set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0 int 16 regular {array 460 { 0 3 } 0 1 }  }
	{ Y_buf_1 int 16 regular {array 460 { 0 3 } 0 1 }  }
	{ Y_buf_2 int 16 regular {array 460 { 0 3 } 0 1 }  }
	{ Y_buf_3 int 16 regular {array 460 { 0 3 } 0 1 }  }
	{ X_buf_0 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_1 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_2 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_3 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_4 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_5 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_6 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_7 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_8 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_9 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_10 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_11 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_12 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_13 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_14 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_15 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_16 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_17 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_18 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_19 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_20 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_21 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_22 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_23 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_24 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_25 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_26 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_27 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_28 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_29 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_30 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_31 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_32 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_33 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_34 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_35 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_36 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_37 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_38 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_39 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_40 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_41 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_42 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_43 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_44 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ W_buf_0 int 16 regular {array 84 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1 int 16 regular {array 84 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2 int 16 regular {array 84 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3 int 16 regular {array 84 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4 int 16 regular {array 84 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5 int 16 regular {array 84 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6 int 16 regular {array 84 { 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_7", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_8", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_9", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_10", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_11", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_12", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_13", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_14", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_15", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_16", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_17", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_18", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_19", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_20", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_21", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_22", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_23", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_24", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_25", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_26", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_27", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_28", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_29", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_30", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_31", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_32", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_33", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_34", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_35", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_36", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_37", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_38", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_39", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_40", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_41", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_42", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_43", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_44", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 338
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_address0 sc_out sc_lv 9 signal 0 } 
	{ Y_buf_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_address0 sc_out sc_lv 9 signal 1 } 
	{ Y_buf_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_address0 sc_out sc_lv 9 signal 2 } 
	{ Y_buf_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_address0 sc_out sc_lv 9 signal 3 } 
	{ Y_buf_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_d0 sc_out sc_lv 16 signal 3 } 
	{ X_buf_0_address0 sc_out sc_lv 8 signal 4 } 
	{ X_buf_0_ce0 sc_out sc_logic 1 signal 4 } 
	{ X_buf_0_q0 sc_in sc_lv 16 signal 4 } 
	{ X_buf_0_address1 sc_out sc_lv 8 signal 4 } 
	{ X_buf_0_ce1 sc_out sc_logic 1 signal 4 } 
	{ X_buf_0_q1 sc_in sc_lv 16 signal 4 } 
	{ X_buf_1_address0 sc_out sc_lv 8 signal 5 } 
	{ X_buf_1_ce0 sc_out sc_logic 1 signal 5 } 
	{ X_buf_1_q0 sc_in sc_lv 16 signal 5 } 
	{ X_buf_1_address1 sc_out sc_lv 8 signal 5 } 
	{ X_buf_1_ce1 sc_out sc_logic 1 signal 5 } 
	{ X_buf_1_q1 sc_in sc_lv 16 signal 5 } 
	{ X_buf_2_address0 sc_out sc_lv 8 signal 6 } 
	{ X_buf_2_ce0 sc_out sc_logic 1 signal 6 } 
	{ X_buf_2_q0 sc_in sc_lv 16 signal 6 } 
	{ X_buf_2_address1 sc_out sc_lv 8 signal 6 } 
	{ X_buf_2_ce1 sc_out sc_logic 1 signal 6 } 
	{ X_buf_2_q1 sc_in sc_lv 16 signal 6 } 
	{ X_buf_3_address0 sc_out sc_lv 8 signal 7 } 
	{ X_buf_3_ce0 sc_out sc_logic 1 signal 7 } 
	{ X_buf_3_q0 sc_in sc_lv 16 signal 7 } 
	{ X_buf_3_address1 sc_out sc_lv 8 signal 7 } 
	{ X_buf_3_ce1 sc_out sc_logic 1 signal 7 } 
	{ X_buf_3_q1 sc_in sc_lv 16 signal 7 } 
	{ X_buf_4_address0 sc_out sc_lv 8 signal 8 } 
	{ X_buf_4_ce0 sc_out sc_logic 1 signal 8 } 
	{ X_buf_4_q0 sc_in sc_lv 16 signal 8 } 
	{ X_buf_4_address1 sc_out sc_lv 8 signal 8 } 
	{ X_buf_4_ce1 sc_out sc_logic 1 signal 8 } 
	{ X_buf_4_q1 sc_in sc_lv 16 signal 8 } 
	{ X_buf_5_address0 sc_out sc_lv 8 signal 9 } 
	{ X_buf_5_ce0 sc_out sc_logic 1 signal 9 } 
	{ X_buf_5_q0 sc_in sc_lv 16 signal 9 } 
	{ X_buf_5_address1 sc_out sc_lv 8 signal 9 } 
	{ X_buf_5_ce1 sc_out sc_logic 1 signal 9 } 
	{ X_buf_5_q1 sc_in sc_lv 16 signal 9 } 
	{ X_buf_6_address0 sc_out sc_lv 8 signal 10 } 
	{ X_buf_6_ce0 sc_out sc_logic 1 signal 10 } 
	{ X_buf_6_q0 sc_in sc_lv 16 signal 10 } 
	{ X_buf_6_address1 sc_out sc_lv 8 signal 10 } 
	{ X_buf_6_ce1 sc_out sc_logic 1 signal 10 } 
	{ X_buf_6_q1 sc_in sc_lv 16 signal 10 } 
	{ X_buf_7_address0 sc_out sc_lv 8 signal 11 } 
	{ X_buf_7_ce0 sc_out sc_logic 1 signal 11 } 
	{ X_buf_7_q0 sc_in sc_lv 16 signal 11 } 
	{ X_buf_7_address1 sc_out sc_lv 8 signal 11 } 
	{ X_buf_7_ce1 sc_out sc_logic 1 signal 11 } 
	{ X_buf_7_q1 sc_in sc_lv 16 signal 11 } 
	{ X_buf_8_address0 sc_out sc_lv 8 signal 12 } 
	{ X_buf_8_ce0 sc_out sc_logic 1 signal 12 } 
	{ X_buf_8_q0 sc_in sc_lv 16 signal 12 } 
	{ X_buf_8_address1 sc_out sc_lv 8 signal 12 } 
	{ X_buf_8_ce1 sc_out sc_logic 1 signal 12 } 
	{ X_buf_8_q1 sc_in sc_lv 16 signal 12 } 
	{ X_buf_9_address0 sc_out sc_lv 8 signal 13 } 
	{ X_buf_9_ce0 sc_out sc_logic 1 signal 13 } 
	{ X_buf_9_q0 sc_in sc_lv 16 signal 13 } 
	{ X_buf_9_address1 sc_out sc_lv 8 signal 13 } 
	{ X_buf_9_ce1 sc_out sc_logic 1 signal 13 } 
	{ X_buf_9_q1 sc_in sc_lv 16 signal 13 } 
	{ X_buf_10_address0 sc_out sc_lv 8 signal 14 } 
	{ X_buf_10_ce0 sc_out sc_logic 1 signal 14 } 
	{ X_buf_10_q0 sc_in sc_lv 16 signal 14 } 
	{ X_buf_10_address1 sc_out sc_lv 8 signal 14 } 
	{ X_buf_10_ce1 sc_out sc_logic 1 signal 14 } 
	{ X_buf_10_q1 sc_in sc_lv 16 signal 14 } 
	{ X_buf_11_address0 sc_out sc_lv 8 signal 15 } 
	{ X_buf_11_ce0 sc_out sc_logic 1 signal 15 } 
	{ X_buf_11_q0 sc_in sc_lv 16 signal 15 } 
	{ X_buf_11_address1 sc_out sc_lv 8 signal 15 } 
	{ X_buf_11_ce1 sc_out sc_logic 1 signal 15 } 
	{ X_buf_11_q1 sc_in sc_lv 16 signal 15 } 
	{ X_buf_12_address0 sc_out sc_lv 8 signal 16 } 
	{ X_buf_12_ce0 sc_out sc_logic 1 signal 16 } 
	{ X_buf_12_q0 sc_in sc_lv 16 signal 16 } 
	{ X_buf_12_address1 sc_out sc_lv 8 signal 16 } 
	{ X_buf_12_ce1 sc_out sc_logic 1 signal 16 } 
	{ X_buf_12_q1 sc_in sc_lv 16 signal 16 } 
	{ X_buf_13_address0 sc_out sc_lv 8 signal 17 } 
	{ X_buf_13_ce0 sc_out sc_logic 1 signal 17 } 
	{ X_buf_13_q0 sc_in sc_lv 16 signal 17 } 
	{ X_buf_13_address1 sc_out sc_lv 8 signal 17 } 
	{ X_buf_13_ce1 sc_out sc_logic 1 signal 17 } 
	{ X_buf_13_q1 sc_in sc_lv 16 signal 17 } 
	{ X_buf_14_address0 sc_out sc_lv 8 signal 18 } 
	{ X_buf_14_ce0 sc_out sc_logic 1 signal 18 } 
	{ X_buf_14_q0 sc_in sc_lv 16 signal 18 } 
	{ X_buf_14_address1 sc_out sc_lv 8 signal 18 } 
	{ X_buf_14_ce1 sc_out sc_logic 1 signal 18 } 
	{ X_buf_14_q1 sc_in sc_lv 16 signal 18 } 
	{ X_buf_15_address0 sc_out sc_lv 8 signal 19 } 
	{ X_buf_15_ce0 sc_out sc_logic 1 signal 19 } 
	{ X_buf_15_q0 sc_in sc_lv 16 signal 19 } 
	{ X_buf_15_address1 sc_out sc_lv 8 signal 19 } 
	{ X_buf_15_ce1 sc_out sc_logic 1 signal 19 } 
	{ X_buf_15_q1 sc_in sc_lv 16 signal 19 } 
	{ X_buf_16_address0 sc_out sc_lv 8 signal 20 } 
	{ X_buf_16_ce0 sc_out sc_logic 1 signal 20 } 
	{ X_buf_16_q0 sc_in sc_lv 16 signal 20 } 
	{ X_buf_16_address1 sc_out sc_lv 8 signal 20 } 
	{ X_buf_16_ce1 sc_out sc_logic 1 signal 20 } 
	{ X_buf_16_q1 sc_in sc_lv 16 signal 20 } 
	{ X_buf_17_address0 sc_out sc_lv 8 signal 21 } 
	{ X_buf_17_ce0 sc_out sc_logic 1 signal 21 } 
	{ X_buf_17_q0 sc_in sc_lv 16 signal 21 } 
	{ X_buf_17_address1 sc_out sc_lv 8 signal 21 } 
	{ X_buf_17_ce1 sc_out sc_logic 1 signal 21 } 
	{ X_buf_17_q1 sc_in sc_lv 16 signal 21 } 
	{ X_buf_18_address0 sc_out sc_lv 8 signal 22 } 
	{ X_buf_18_ce0 sc_out sc_logic 1 signal 22 } 
	{ X_buf_18_q0 sc_in sc_lv 16 signal 22 } 
	{ X_buf_18_address1 sc_out sc_lv 8 signal 22 } 
	{ X_buf_18_ce1 sc_out sc_logic 1 signal 22 } 
	{ X_buf_18_q1 sc_in sc_lv 16 signal 22 } 
	{ X_buf_19_address0 sc_out sc_lv 8 signal 23 } 
	{ X_buf_19_ce0 sc_out sc_logic 1 signal 23 } 
	{ X_buf_19_q0 sc_in sc_lv 16 signal 23 } 
	{ X_buf_19_address1 sc_out sc_lv 8 signal 23 } 
	{ X_buf_19_ce1 sc_out sc_logic 1 signal 23 } 
	{ X_buf_19_q1 sc_in sc_lv 16 signal 23 } 
	{ X_buf_20_address0 sc_out sc_lv 8 signal 24 } 
	{ X_buf_20_ce0 sc_out sc_logic 1 signal 24 } 
	{ X_buf_20_q0 sc_in sc_lv 16 signal 24 } 
	{ X_buf_20_address1 sc_out sc_lv 8 signal 24 } 
	{ X_buf_20_ce1 sc_out sc_logic 1 signal 24 } 
	{ X_buf_20_q1 sc_in sc_lv 16 signal 24 } 
	{ X_buf_21_address0 sc_out sc_lv 8 signal 25 } 
	{ X_buf_21_ce0 sc_out sc_logic 1 signal 25 } 
	{ X_buf_21_q0 sc_in sc_lv 16 signal 25 } 
	{ X_buf_21_address1 sc_out sc_lv 8 signal 25 } 
	{ X_buf_21_ce1 sc_out sc_logic 1 signal 25 } 
	{ X_buf_21_q1 sc_in sc_lv 16 signal 25 } 
	{ X_buf_22_address0 sc_out sc_lv 8 signal 26 } 
	{ X_buf_22_ce0 sc_out sc_logic 1 signal 26 } 
	{ X_buf_22_q0 sc_in sc_lv 16 signal 26 } 
	{ X_buf_22_address1 sc_out sc_lv 8 signal 26 } 
	{ X_buf_22_ce1 sc_out sc_logic 1 signal 26 } 
	{ X_buf_22_q1 sc_in sc_lv 16 signal 26 } 
	{ X_buf_23_address0 sc_out sc_lv 8 signal 27 } 
	{ X_buf_23_ce0 sc_out sc_logic 1 signal 27 } 
	{ X_buf_23_q0 sc_in sc_lv 16 signal 27 } 
	{ X_buf_23_address1 sc_out sc_lv 8 signal 27 } 
	{ X_buf_23_ce1 sc_out sc_logic 1 signal 27 } 
	{ X_buf_23_q1 sc_in sc_lv 16 signal 27 } 
	{ X_buf_24_address0 sc_out sc_lv 8 signal 28 } 
	{ X_buf_24_ce0 sc_out sc_logic 1 signal 28 } 
	{ X_buf_24_q0 sc_in sc_lv 16 signal 28 } 
	{ X_buf_24_address1 sc_out sc_lv 8 signal 28 } 
	{ X_buf_24_ce1 sc_out sc_logic 1 signal 28 } 
	{ X_buf_24_q1 sc_in sc_lv 16 signal 28 } 
	{ X_buf_25_address0 sc_out sc_lv 8 signal 29 } 
	{ X_buf_25_ce0 sc_out sc_logic 1 signal 29 } 
	{ X_buf_25_q0 sc_in sc_lv 16 signal 29 } 
	{ X_buf_25_address1 sc_out sc_lv 8 signal 29 } 
	{ X_buf_25_ce1 sc_out sc_logic 1 signal 29 } 
	{ X_buf_25_q1 sc_in sc_lv 16 signal 29 } 
	{ X_buf_26_address0 sc_out sc_lv 8 signal 30 } 
	{ X_buf_26_ce0 sc_out sc_logic 1 signal 30 } 
	{ X_buf_26_q0 sc_in sc_lv 16 signal 30 } 
	{ X_buf_26_address1 sc_out sc_lv 8 signal 30 } 
	{ X_buf_26_ce1 sc_out sc_logic 1 signal 30 } 
	{ X_buf_26_q1 sc_in sc_lv 16 signal 30 } 
	{ X_buf_27_address0 sc_out sc_lv 8 signal 31 } 
	{ X_buf_27_ce0 sc_out sc_logic 1 signal 31 } 
	{ X_buf_27_q0 sc_in sc_lv 16 signal 31 } 
	{ X_buf_27_address1 sc_out sc_lv 8 signal 31 } 
	{ X_buf_27_ce1 sc_out sc_logic 1 signal 31 } 
	{ X_buf_27_q1 sc_in sc_lv 16 signal 31 } 
	{ X_buf_28_address0 sc_out sc_lv 8 signal 32 } 
	{ X_buf_28_ce0 sc_out sc_logic 1 signal 32 } 
	{ X_buf_28_q0 sc_in sc_lv 16 signal 32 } 
	{ X_buf_28_address1 sc_out sc_lv 8 signal 32 } 
	{ X_buf_28_ce1 sc_out sc_logic 1 signal 32 } 
	{ X_buf_28_q1 sc_in sc_lv 16 signal 32 } 
	{ X_buf_29_address0 sc_out sc_lv 8 signal 33 } 
	{ X_buf_29_ce0 sc_out sc_logic 1 signal 33 } 
	{ X_buf_29_q0 sc_in sc_lv 16 signal 33 } 
	{ X_buf_29_address1 sc_out sc_lv 8 signal 33 } 
	{ X_buf_29_ce1 sc_out sc_logic 1 signal 33 } 
	{ X_buf_29_q1 sc_in sc_lv 16 signal 33 } 
	{ X_buf_30_address0 sc_out sc_lv 8 signal 34 } 
	{ X_buf_30_ce0 sc_out sc_logic 1 signal 34 } 
	{ X_buf_30_q0 sc_in sc_lv 16 signal 34 } 
	{ X_buf_30_address1 sc_out sc_lv 8 signal 34 } 
	{ X_buf_30_ce1 sc_out sc_logic 1 signal 34 } 
	{ X_buf_30_q1 sc_in sc_lv 16 signal 34 } 
	{ X_buf_31_address0 sc_out sc_lv 8 signal 35 } 
	{ X_buf_31_ce0 sc_out sc_logic 1 signal 35 } 
	{ X_buf_31_q0 sc_in sc_lv 16 signal 35 } 
	{ X_buf_31_address1 sc_out sc_lv 8 signal 35 } 
	{ X_buf_31_ce1 sc_out sc_logic 1 signal 35 } 
	{ X_buf_31_q1 sc_in sc_lv 16 signal 35 } 
	{ X_buf_32_address0 sc_out sc_lv 8 signal 36 } 
	{ X_buf_32_ce0 sc_out sc_logic 1 signal 36 } 
	{ X_buf_32_q0 sc_in sc_lv 16 signal 36 } 
	{ X_buf_32_address1 sc_out sc_lv 8 signal 36 } 
	{ X_buf_32_ce1 sc_out sc_logic 1 signal 36 } 
	{ X_buf_32_q1 sc_in sc_lv 16 signal 36 } 
	{ X_buf_33_address0 sc_out sc_lv 8 signal 37 } 
	{ X_buf_33_ce0 sc_out sc_logic 1 signal 37 } 
	{ X_buf_33_q0 sc_in sc_lv 16 signal 37 } 
	{ X_buf_33_address1 sc_out sc_lv 8 signal 37 } 
	{ X_buf_33_ce1 sc_out sc_logic 1 signal 37 } 
	{ X_buf_33_q1 sc_in sc_lv 16 signal 37 } 
	{ X_buf_34_address0 sc_out sc_lv 8 signal 38 } 
	{ X_buf_34_ce0 sc_out sc_logic 1 signal 38 } 
	{ X_buf_34_q0 sc_in sc_lv 16 signal 38 } 
	{ X_buf_34_address1 sc_out sc_lv 8 signal 38 } 
	{ X_buf_34_ce1 sc_out sc_logic 1 signal 38 } 
	{ X_buf_34_q1 sc_in sc_lv 16 signal 38 } 
	{ X_buf_35_address0 sc_out sc_lv 8 signal 39 } 
	{ X_buf_35_ce0 sc_out sc_logic 1 signal 39 } 
	{ X_buf_35_q0 sc_in sc_lv 16 signal 39 } 
	{ X_buf_35_address1 sc_out sc_lv 8 signal 39 } 
	{ X_buf_35_ce1 sc_out sc_logic 1 signal 39 } 
	{ X_buf_35_q1 sc_in sc_lv 16 signal 39 } 
	{ X_buf_36_address0 sc_out sc_lv 8 signal 40 } 
	{ X_buf_36_ce0 sc_out sc_logic 1 signal 40 } 
	{ X_buf_36_q0 sc_in sc_lv 16 signal 40 } 
	{ X_buf_36_address1 sc_out sc_lv 8 signal 40 } 
	{ X_buf_36_ce1 sc_out sc_logic 1 signal 40 } 
	{ X_buf_36_q1 sc_in sc_lv 16 signal 40 } 
	{ X_buf_37_address0 sc_out sc_lv 8 signal 41 } 
	{ X_buf_37_ce0 sc_out sc_logic 1 signal 41 } 
	{ X_buf_37_q0 sc_in sc_lv 16 signal 41 } 
	{ X_buf_37_address1 sc_out sc_lv 8 signal 41 } 
	{ X_buf_37_ce1 sc_out sc_logic 1 signal 41 } 
	{ X_buf_37_q1 sc_in sc_lv 16 signal 41 } 
	{ X_buf_38_address0 sc_out sc_lv 8 signal 42 } 
	{ X_buf_38_ce0 sc_out sc_logic 1 signal 42 } 
	{ X_buf_38_q0 sc_in sc_lv 16 signal 42 } 
	{ X_buf_38_address1 sc_out sc_lv 8 signal 42 } 
	{ X_buf_38_ce1 sc_out sc_logic 1 signal 42 } 
	{ X_buf_38_q1 sc_in sc_lv 16 signal 42 } 
	{ X_buf_39_address0 sc_out sc_lv 8 signal 43 } 
	{ X_buf_39_ce0 sc_out sc_logic 1 signal 43 } 
	{ X_buf_39_q0 sc_in sc_lv 16 signal 43 } 
	{ X_buf_39_address1 sc_out sc_lv 8 signal 43 } 
	{ X_buf_39_ce1 sc_out sc_logic 1 signal 43 } 
	{ X_buf_39_q1 sc_in sc_lv 16 signal 43 } 
	{ X_buf_40_address0 sc_out sc_lv 8 signal 44 } 
	{ X_buf_40_ce0 sc_out sc_logic 1 signal 44 } 
	{ X_buf_40_q0 sc_in sc_lv 16 signal 44 } 
	{ X_buf_40_address1 sc_out sc_lv 8 signal 44 } 
	{ X_buf_40_ce1 sc_out sc_logic 1 signal 44 } 
	{ X_buf_40_q1 sc_in sc_lv 16 signal 44 } 
	{ X_buf_41_address0 sc_out sc_lv 8 signal 45 } 
	{ X_buf_41_ce0 sc_out sc_logic 1 signal 45 } 
	{ X_buf_41_q0 sc_in sc_lv 16 signal 45 } 
	{ X_buf_41_address1 sc_out sc_lv 8 signal 45 } 
	{ X_buf_41_ce1 sc_out sc_logic 1 signal 45 } 
	{ X_buf_41_q1 sc_in sc_lv 16 signal 45 } 
	{ X_buf_42_address0 sc_out sc_lv 8 signal 46 } 
	{ X_buf_42_ce0 sc_out sc_logic 1 signal 46 } 
	{ X_buf_42_q0 sc_in sc_lv 16 signal 46 } 
	{ X_buf_42_address1 sc_out sc_lv 8 signal 46 } 
	{ X_buf_42_ce1 sc_out sc_logic 1 signal 46 } 
	{ X_buf_42_q1 sc_in sc_lv 16 signal 46 } 
	{ X_buf_43_address0 sc_out sc_lv 8 signal 47 } 
	{ X_buf_43_ce0 sc_out sc_logic 1 signal 47 } 
	{ X_buf_43_q0 sc_in sc_lv 16 signal 47 } 
	{ X_buf_43_address1 sc_out sc_lv 8 signal 47 } 
	{ X_buf_43_ce1 sc_out sc_logic 1 signal 47 } 
	{ X_buf_43_q1 sc_in sc_lv 16 signal 47 } 
	{ X_buf_44_address0 sc_out sc_lv 8 signal 48 } 
	{ X_buf_44_ce0 sc_out sc_logic 1 signal 48 } 
	{ X_buf_44_q0 sc_in sc_lv 16 signal 48 } 
	{ X_buf_44_address1 sc_out sc_lv 8 signal 48 } 
	{ X_buf_44_ce1 sc_out sc_logic 1 signal 48 } 
	{ X_buf_44_q1 sc_in sc_lv 16 signal 48 } 
	{ W_buf_0_address0 sc_out sc_lv 7 signal 49 } 
	{ W_buf_0_ce0 sc_out sc_logic 1 signal 49 } 
	{ W_buf_0_q0 sc_in sc_lv 16 signal 49 } 
	{ W_buf_0_address1 sc_out sc_lv 7 signal 49 } 
	{ W_buf_0_ce1 sc_out sc_logic 1 signal 49 } 
	{ W_buf_0_q1 sc_in sc_lv 16 signal 49 } 
	{ W_buf_1_address0 sc_out sc_lv 7 signal 50 } 
	{ W_buf_1_ce0 sc_out sc_logic 1 signal 50 } 
	{ W_buf_1_q0 sc_in sc_lv 16 signal 50 } 
	{ W_buf_1_address1 sc_out sc_lv 7 signal 50 } 
	{ W_buf_1_ce1 sc_out sc_logic 1 signal 50 } 
	{ W_buf_1_q1 sc_in sc_lv 16 signal 50 } 
	{ W_buf_2_address0 sc_out sc_lv 7 signal 51 } 
	{ W_buf_2_ce0 sc_out sc_logic 1 signal 51 } 
	{ W_buf_2_q0 sc_in sc_lv 16 signal 51 } 
	{ W_buf_2_address1 sc_out sc_lv 7 signal 51 } 
	{ W_buf_2_ce1 sc_out sc_logic 1 signal 51 } 
	{ W_buf_2_q1 sc_in sc_lv 16 signal 51 } 
	{ W_buf_3_address0 sc_out sc_lv 7 signal 52 } 
	{ W_buf_3_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_3_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_3_address1 sc_out sc_lv 7 signal 52 } 
	{ W_buf_3_ce1 sc_out sc_logic 1 signal 52 } 
	{ W_buf_3_q1 sc_in sc_lv 16 signal 52 } 
	{ W_buf_4_address0 sc_out sc_lv 7 signal 53 } 
	{ W_buf_4_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_4_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_4_address1 sc_out sc_lv 7 signal 53 } 
	{ W_buf_4_ce1 sc_out sc_logic 1 signal 53 } 
	{ W_buf_4_q1 sc_in sc_lv 16 signal 53 } 
	{ W_buf_5_address0 sc_out sc_lv 7 signal 54 } 
	{ W_buf_5_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_5_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_5_address1 sc_out sc_lv 7 signal 54 } 
	{ W_buf_5_ce1 sc_out sc_logic 1 signal 54 } 
	{ W_buf_5_q1 sc_in sc_lv 16 signal 54 } 
	{ W_buf_6_address0 sc_out sc_lv 7 signal 55 } 
	{ W_buf_6_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_6_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_6_address1 sc_out sc_lv 7 signal 55 } 
	{ W_buf_6_ce1 sc_out sc_logic 1 signal 55 } 
	{ W_buf_6_q1 sc_in sc_lv 16 signal 55 } 
	{ p_read sc_in sc_lv 16 signal 56 } 
	{ p_read1 sc_in sc_lv 16 signal 57 } 
	{ p_read2 sc_in sc_lv 16 signal 58 } 
	{ p_read3 sc_in sc_lv 16 signal 59 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "d0" }} , 
 	{ "name": "X_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0", "role": "address0" }} , 
 	{ "name": "X_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0", "role": "ce0" }} , 
 	{ "name": "X_buf_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0", "role": "q0" }} , 
 	{ "name": "X_buf_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0", "role": "address1" }} , 
 	{ "name": "X_buf_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0", "role": "ce1" }} , 
 	{ "name": "X_buf_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0", "role": "q1" }} , 
 	{ "name": "X_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1", "role": "address0" }} , 
 	{ "name": "X_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1", "role": "ce0" }} , 
 	{ "name": "X_buf_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1", "role": "q0" }} , 
 	{ "name": "X_buf_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1", "role": "address1" }} , 
 	{ "name": "X_buf_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1", "role": "ce1" }} , 
 	{ "name": "X_buf_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1", "role": "q1" }} , 
 	{ "name": "X_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2", "role": "address0" }} , 
 	{ "name": "X_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2", "role": "ce0" }} , 
 	{ "name": "X_buf_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2", "role": "q0" }} , 
 	{ "name": "X_buf_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2", "role": "address1" }} , 
 	{ "name": "X_buf_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2", "role": "ce1" }} , 
 	{ "name": "X_buf_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2", "role": "q1" }} , 
 	{ "name": "X_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3", "role": "address0" }} , 
 	{ "name": "X_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3", "role": "ce0" }} , 
 	{ "name": "X_buf_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3", "role": "q0" }} , 
 	{ "name": "X_buf_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3", "role": "address1" }} , 
 	{ "name": "X_buf_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3", "role": "ce1" }} , 
 	{ "name": "X_buf_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3", "role": "q1" }} , 
 	{ "name": "X_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4", "role": "address0" }} , 
 	{ "name": "X_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4", "role": "ce0" }} , 
 	{ "name": "X_buf_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4", "role": "q0" }} , 
 	{ "name": "X_buf_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4", "role": "address1" }} , 
 	{ "name": "X_buf_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4", "role": "ce1" }} , 
 	{ "name": "X_buf_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4", "role": "q1" }} , 
 	{ "name": "X_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5", "role": "address0" }} , 
 	{ "name": "X_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5", "role": "ce0" }} , 
 	{ "name": "X_buf_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5", "role": "q0" }} , 
 	{ "name": "X_buf_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5", "role": "address1" }} , 
 	{ "name": "X_buf_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5", "role": "ce1" }} , 
 	{ "name": "X_buf_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5", "role": "q1" }} , 
 	{ "name": "X_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6", "role": "address0" }} , 
 	{ "name": "X_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6", "role": "ce0" }} , 
 	{ "name": "X_buf_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6", "role": "q0" }} , 
 	{ "name": "X_buf_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6", "role": "address1" }} , 
 	{ "name": "X_buf_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6", "role": "ce1" }} , 
 	{ "name": "X_buf_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6", "role": "q1" }} , 
 	{ "name": "X_buf_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_7", "role": "address0" }} , 
 	{ "name": "X_buf_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_7", "role": "ce0" }} , 
 	{ "name": "X_buf_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_7", "role": "q0" }} , 
 	{ "name": "X_buf_7_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_7", "role": "address1" }} , 
 	{ "name": "X_buf_7_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_7", "role": "ce1" }} , 
 	{ "name": "X_buf_7_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_7", "role": "q1" }} , 
 	{ "name": "X_buf_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_8", "role": "address0" }} , 
 	{ "name": "X_buf_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_8", "role": "ce0" }} , 
 	{ "name": "X_buf_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_8", "role": "q0" }} , 
 	{ "name": "X_buf_8_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_8", "role": "address1" }} , 
 	{ "name": "X_buf_8_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_8", "role": "ce1" }} , 
 	{ "name": "X_buf_8_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_8", "role": "q1" }} , 
 	{ "name": "X_buf_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_9", "role": "address0" }} , 
 	{ "name": "X_buf_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_9", "role": "ce0" }} , 
 	{ "name": "X_buf_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_9", "role": "q0" }} , 
 	{ "name": "X_buf_9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_9", "role": "address1" }} , 
 	{ "name": "X_buf_9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_9", "role": "ce1" }} , 
 	{ "name": "X_buf_9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_9", "role": "q1" }} , 
 	{ "name": "X_buf_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_10", "role": "address0" }} , 
 	{ "name": "X_buf_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_10", "role": "ce0" }} , 
 	{ "name": "X_buf_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_10", "role": "q0" }} , 
 	{ "name": "X_buf_10_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_10", "role": "address1" }} , 
 	{ "name": "X_buf_10_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_10", "role": "ce1" }} , 
 	{ "name": "X_buf_10_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_10", "role": "q1" }} , 
 	{ "name": "X_buf_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_11", "role": "address0" }} , 
 	{ "name": "X_buf_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_11", "role": "ce0" }} , 
 	{ "name": "X_buf_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_11", "role": "q0" }} , 
 	{ "name": "X_buf_11_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_11", "role": "address1" }} , 
 	{ "name": "X_buf_11_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_11", "role": "ce1" }} , 
 	{ "name": "X_buf_11_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_11", "role": "q1" }} , 
 	{ "name": "X_buf_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_12", "role": "address0" }} , 
 	{ "name": "X_buf_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_12", "role": "ce0" }} , 
 	{ "name": "X_buf_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_12", "role": "q0" }} , 
 	{ "name": "X_buf_12_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_12", "role": "address1" }} , 
 	{ "name": "X_buf_12_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_12", "role": "ce1" }} , 
 	{ "name": "X_buf_12_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_12", "role": "q1" }} , 
 	{ "name": "X_buf_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_13", "role": "address0" }} , 
 	{ "name": "X_buf_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_13", "role": "ce0" }} , 
 	{ "name": "X_buf_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_13", "role": "q0" }} , 
 	{ "name": "X_buf_13_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_13", "role": "address1" }} , 
 	{ "name": "X_buf_13_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_13", "role": "ce1" }} , 
 	{ "name": "X_buf_13_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_13", "role": "q1" }} , 
 	{ "name": "X_buf_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_14", "role": "address0" }} , 
 	{ "name": "X_buf_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_14", "role": "ce0" }} , 
 	{ "name": "X_buf_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_14", "role": "q0" }} , 
 	{ "name": "X_buf_14_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_14", "role": "address1" }} , 
 	{ "name": "X_buf_14_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_14", "role": "ce1" }} , 
 	{ "name": "X_buf_14_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_14", "role": "q1" }} , 
 	{ "name": "X_buf_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_15", "role": "address0" }} , 
 	{ "name": "X_buf_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_15", "role": "ce0" }} , 
 	{ "name": "X_buf_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_15", "role": "q0" }} , 
 	{ "name": "X_buf_15_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_15", "role": "address1" }} , 
 	{ "name": "X_buf_15_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_15", "role": "ce1" }} , 
 	{ "name": "X_buf_15_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_15", "role": "q1" }} , 
 	{ "name": "X_buf_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_16", "role": "address0" }} , 
 	{ "name": "X_buf_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_16", "role": "ce0" }} , 
 	{ "name": "X_buf_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_16", "role": "q0" }} , 
 	{ "name": "X_buf_16_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_16", "role": "address1" }} , 
 	{ "name": "X_buf_16_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_16", "role": "ce1" }} , 
 	{ "name": "X_buf_16_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_16", "role": "q1" }} , 
 	{ "name": "X_buf_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_17", "role": "address0" }} , 
 	{ "name": "X_buf_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_17", "role": "ce0" }} , 
 	{ "name": "X_buf_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_17", "role": "q0" }} , 
 	{ "name": "X_buf_17_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_17", "role": "address1" }} , 
 	{ "name": "X_buf_17_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_17", "role": "ce1" }} , 
 	{ "name": "X_buf_17_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_17", "role": "q1" }} , 
 	{ "name": "X_buf_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_18", "role": "address0" }} , 
 	{ "name": "X_buf_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_18", "role": "ce0" }} , 
 	{ "name": "X_buf_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_18", "role": "q0" }} , 
 	{ "name": "X_buf_18_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_18", "role": "address1" }} , 
 	{ "name": "X_buf_18_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_18", "role": "ce1" }} , 
 	{ "name": "X_buf_18_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_18", "role": "q1" }} , 
 	{ "name": "X_buf_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_19", "role": "address0" }} , 
 	{ "name": "X_buf_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_19", "role": "ce0" }} , 
 	{ "name": "X_buf_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_19", "role": "q0" }} , 
 	{ "name": "X_buf_19_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_19", "role": "address1" }} , 
 	{ "name": "X_buf_19_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_19", "role": "ce1" }} , 
 	{ "name": "X_buf_19_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_19", "role": "q1" }} , 
 	{ "name": "X_buf_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_20", "role": "address0" }} , 
 	{ "name": "X_buf_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_20", "role": "ce0" }} , 
 	{ "name": "X_buf_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_20", "role": "q0" }} , 
 	{ "name": "X_buf_20_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_20", "role": "address1" }} , 
 	{ "name": "X_buf_20_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_20", "role": "ce1" }} , 
 	{ "name": "X_buf_20_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_20", "role": "q1" }} , 
 	{ "name": "X_buf_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_21", "role": "address0" }} , 
 	{ "name": "X_buf_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_21", "role": "ce0" }} , 
 	{ "name": "X_buf_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_21", "role": "q0" }} , 
 	{ "name": "X_buf_21_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_21", "role": "address1" }} , 
 	{ "name": "X_buf_21_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_21", "role": "ce1" }} , 
 	{ "name": "X_buf_21_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_21", "role": "q1" }} , 
 	{ "name": "X_buf_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_22", "role": "address0" }} , 
 	{ "name": "X_buf_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_22", "role": "ce0" }} , 
 	{ "name": "X_buf_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_22", "role": "q0" }} , 
 	{ "name": "X_buf_22_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_22", "role": "address1" }} , 
 	{ "name": "X_buf_22_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_22", "role": "ce1" }} , 
 	{ "name": "X_buf_22_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_22", "role": "q1" }} , 
 	{ "name": "X_buf_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_23", "role": "address0" }} , 
 	{ "name": "X_buf_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_23", "role": "ce0" }} , 
 	{ "name": "X_buf_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_23", "role": "q0" }} , 
 	{ "name": "X_buf_23_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_23", "role": "address1" }} , 
 	{ "name": "X_buf_23_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_23", "role": "ce1" }} , 
 	{ "name": "X_buf_23_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_23", "role": "q1" }} , 
 	{ "name": "X_buf_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_24", "role": "address0" }} , 
 	{ "name": "X_buf_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_24", "role": "ce0" }} , 
 	{ "name": "X_buf_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_24", "role": "q0" }} , 
 	{ "name": "X_buf_24_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_24", "role": "address1" }} , 
 	{ "name": "X_buf_24_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_24", "role": "ce1" }} , 
 	{ "name": "X_buf_24_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_24", "role": "q1" }} , 
 	{ "name": "X_buf_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_25", "role": "address0" }} , 
 	{ "name": "X_buf_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_25", "role": "ce0" }} , 
 	{ "name": "X_buf_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_25", "role": "q0" }} , 
 	{ "name": "X_buf_25_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_25", "role": "address1" }} , 
 	{ "name": "X_buf_25_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_25", "role": "ce1" }} , 
 	{ "name": "X_buf_25_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_25", "role": "q1" }} , 
 	{ "name": "X_buf_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_26", "role": "address0" }} , 
 	{ "name": "X_buf_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_26", "role": "ce0" }} , 
 	{ "name": "X_buf_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_26", "role": "q0" }} , 
 	{ "name": "X_buf_26_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_26", "role": "address1" }} , 
 	{ "name": "X_buf_26_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_26", "role": "ce1" }} , 
 	{ "name": "X_buf_26_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_26", "role": "q1" }} , 
 	{ "name": "X_buf_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_27", "role": "address0" }} , 
 	{ "name": "X_buf_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_27", "role": "ce0" }} , 
 	{ "name": "X_buf_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_27", "role": "q0" }} , 
 	{ "name": "X_buf_27_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_27", "role": "address1" }} , 
 	{ "name": "X_buf_27_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_27", "role": "ce1" }} , 
 	{ "name": "X_buf_27_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_27", "role": "q1" }} , 
 	{ "name": "X_buf_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_28", "role": "address0" }} , 
 	{ "name": "X_buf_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_28", "role": "ce0" }} , 
 	{ "name": "X_buf_28_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_28", "role": "q0" }} , 
 	{ "name": "X_buf_28_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_28", "role": "address1" }} , 
 	{ "name": "X_buf_28_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_28", "role": "ce1" }} , 
 	{ "name": "X_buf_28_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_28", "role": "q1" }} , 
 	{ "name": "X_buf_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_29", "role": "address0" }} , 
 	{ "name": "X_buf_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_29", "role": "ce0" }} , 
 	{ "name": "X_buf_29_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_29", "role": "q0" }} , 
 	{ "name": "X_buf_29_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_29", "role": "address1" }} , 
 	{ "name": "X_buf_29_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_29", "role": "ce1" }} , 
 	{ "name": "X_buf_29_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_29", "role": "q1" }} , 
 	{ "name": "X_buf_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_30", "role": "address0" }} , 
 	{ "name": "X_buf_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_30", "role": "ce0" }} , 
 	{ "name": "X_buf_30_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_30", "role": "q0" }} , 
 	{ "name": "X_buf_30_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_30", "role": "address1" }} , 
 	{ "name": "X_buf_30_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_30", "role": "ce1" }} , 
 	{ "name": "X_buf_30_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_30", "role": "q1" }} , 
 	{ "name": "X_buf_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_31", "role": "address0" }} , 
 	{ "name": "X_buf_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_31", "role": "ce0" }} , 
 	{ "name": "X_buf_31_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_31", "role": "q0" }} , 
 	{ "name": "X_buf_31_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_31", "role": "address1" }} , 
 	{ "name": "X_buf_31_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_31", "role": "ce1" }} , 
 	{ "name": "X_buf_31_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_31", "role": "q1" }} , 
 	{ "name": "X_buf_32_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_32", "role": "address0" }} , 
 	{ "name": "X_buf_32_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_32", "role": "ce0" }} , 
 	{ "name": "X_buf_32_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_32", "role": "q0" }} , 
 	{ "name": "X_buf_32_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_32", "role": "address1" }} , 
 	{ "name": "X_buf_32_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_32", "role": "ce1" }} , 
 	{ "name": "X_buf_32_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_32", "role": "q1" }} , 
 	{ "name": "X_buf_33_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_33", "role": "address0" }} , 
 	{ "name": "X_buf_33_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_33", "role": "ce0" }} , 
 	{ "name": "X_buf_33_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_33", "role": "q0" }} , 
 	{ "name": "X_buf_33_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_33", "role": "address1" }} , 
 	{ "name": "X_buf_33_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_33", "role": "ce1" }} , 
 	{ "name": "X_buf_33_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_33", "role": "q1" }} , 
 	{ "name": "X_buf_34_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_34", "role": "address0" }} , 
 	{ "name": "X_buf_34_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_34", "role": "ce0" }} , 
 	{ "name": "X_buf_34_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_34", "role": "q0" }} , 
 	{ "name": "X_buf_34_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_34", "role": "address1" }} , 
 	{ "name": "X_buf_34_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_34", "role": "ce1" }} , 
 	{ "name": "X_buf_34_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_34", "role": "q1" }} , 
 	{ "name": "X_buf_35_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_35", "role": "address0" }} , 
 	{ "name": "X_buf_35_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_35", "role": "ce0" }} , 
 	{ "name": "X_buf_35_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_35", "role": "q0" }} , 
 	{ "name": "X_buf_35_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_35", "role": "address1" }} , 
 	{ "name": "X_buf_35_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_35", "role": "ce1" }} , 
 	{ "name": "X_buf_35_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_35", "role": "q1" }} , 
 	{ "name": "X_buf_36_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_36", "role": "address0" }} , 
 	{ "name": "X_buf_36_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_36", "role": "ce0" }} , 
 	{ "name": "X_buf_36_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_36", "role": "q0" }} , 
 	{ "name": "X_buf_36_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_36", "role": "address1" }} , 
 	{ "name": "X_buf_36_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_36", "role": "ce1" }} , 
 	{ "name": "X_buf_36_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_36", "role": "q1" }} , 
 	{ "name": "X_buf_37_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_37", "role": "address0" }} , 
 	{ "name": "X_buf_37_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_37", "role": "ce0" }} , 
 	{ "name": "X_buf_37_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_37", "role": "q0" }} , 
 	{ "name": "X_buf_37_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_37", "role": "address1" }} , 
 	{ "name": "X_buf_37_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_37", "role": "ce1" }} , 
 	{ "name": "X_buf_37_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_37", "role": "q1" }} , 
 	{ "name": "X_buf_38_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_38", "role": "address0" }} , 
 	{ "name": "X_buf_38_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_38", "role": "ce0" }} , 
 	{ "name": "X_buf_38_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_38", "role": "q0" }} , 
 	{ "name": "X_buf_38_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_38", "role": "address1" }} , 
 	{ "name": "X_buf_38_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_38", "role": "ce1" }} , 
 	{ "name": "X_buf_38_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_38", "role": "q1" }} , 
 	{ "name": "X_buf_39_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_39", "role": "address0" }} , 
 	{ "name": "X_buf_39_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_39", "role": "ce0" }} , 
 	{ "name": "X_buf_39_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_39", "role": "q0" }} , 
 	{ "name": "X_buf_39_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_39", "role": "address1" }} , 
 	{ "name": "X_buf_39_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_39", "role": "ce1" }} , 
 	{ "name": "X_buf_39_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_39", "role": "q1" }} , 
 	{ "name": "X_buf_40_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_40", "role": "address0" }} , 
 	{ "name": "X_buf_40_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_40", "role": "ce0" }} , 
 	{ "name": "X_buf_40_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_40", "role": "q0" }} , 
 	{ "name": "X_buf_40_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_40", "role": "address1" }} , 
 	{ "name": "X_buf_40_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_40", "role": "ce1" }} , 
 	{ "name": "X_buf_40_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_40", "role": "q1" }} , 
 	{ "name": "X_buf_41_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_41", "role": "address0" }} , 
 	{ "name": "X_buf_41_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_41", "role": "ce0" }} , 
 	{ "name": "X_buf_41_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_41", "role": "q0" }} , 
 	{ "name": "X_buf_41_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_41", "role": "address1" }} , 
 	{ "name": "X_buf_41_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_41", "role": "ce1" }} , 
 	{ "name": "X_buf_41_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_41", "role": "q1" }} , 
 	{ "name": "X_buf_42_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_42", "role": "address0" }} , 
 	{ "name": "X_buf_42_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_42", "role": "ce0" }} , 
 	{ "name": "X_buf_42_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_42", "role": "q0" }} , 
 	{ "name": "X_buf_42_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_42", "role": "address1" }} , 
 	{ "name": "X_buf_42_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_42", "role": "ce1" }} , 
 	{ "name": "X_buf_42_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_42", "role": "q1" }} , 
 	{ "name": "X_buf_43_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_43", "role": "address0" }} , 
 	{ "name": "X_buf_43_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_43", "role": "ce0" }} , 
 	{ "name": "X_buf_43_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_43", "role": "q0" }} , 
 	{ "name": "X_buf_43_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_43", "role": "address1" }} , 
 	{ "name": "X_buf_43_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_43", "role": "ce1" }} , 
 	{ "name": "X_buf_43_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_43", "role": "q1" }} , 
 	{ "name": "X_buf_44_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_44", "role": "address0" }} , 
 	{ "name": "X_buf_44_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_44", "role": "ce0" }} , 
 	{ "name": "X_buf_44_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_44", "role": "q0" }} , 
 	{ "name": "X_buf_44_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_44", "role": "address1" }} , 
 	{ "name": "X_buf_44_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_44", "role": "ce1" }} , 
 	{ "name": "X_buf_44_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_44", "role": "q1" }} , 
 	{ "name": "W_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_0", "role": "address1" }} , 
 	{ "name": "W_buf_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0", "role": "ce1" }} , 
 	{ "name": "W_buf_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0", "role": "q1" }} , 
 	{ "name": "W_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_1", "role": "address1" }} , 
 	{ "name": "W_buf_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1", "role": "ce1" }} , 
 	{ "name": "W_buf_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1", "role": "q1" }} , 
 	{ "name": "W_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_2", "role": "address1" }} , 
 	{ "name": "W_buf_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2", "role": "ce1" }} , 
 	{ "name": "W_buf_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2", "role": "q1" }} , 
 	{ "name": "W_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_3", "role": "address1" }} , 
 	{ "name": "W_buf_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3", "role": "ce1" }} , 
 	{ "name": "W_buf_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3", "role": "q1" }} , 
 	{ "name": "W_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_4", "role": "address1" }} , 
 	{ "name": "W_buf_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4", "role": "ce1" }} , 
 	{ "name": "W_buf_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4", "role": "q1" }} , 
 	{ "name": "W_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_5", "role": "address1" }} , 
 	{ "name": "W_buf_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5", "role": "ce1" }} , 
 	{ "name": "W_buf_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5", "role": "q1" }} , 
 	{ "name": "W_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "W_buf_6", "role": "address1" }} , 
 	{ "name": "W_buf_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6", "role": "ce1" }} , 
 	{ "name": "W_buf_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6", "role": "q1" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168", "169", "170", "171", "172", "173", "174", "175", "176", "177", "178", "179", "180", "181", "182", "183", "184", "185", "186", "187", "188", "189", "190", "191", "192", "193", "194", "195", "196", "197", "198", "199", "200", "201", "202", "203", "204", "205", "206", "207", "208", "209", "210", "211", "212", "213", "214", "215", "216", "217", "218", "219", "220", "221", "222", "223", "224", "225", "226", "227", "228", "229", "230", "231", "232", "233", "234", "235", "236", "237", "238", "239", "240", "241", "242", "243", "244", "245", "246", "247", "248", "249", "250", "251", "252", "253", "254", "255", "256", "257", "258", "259", "260", "261", "262", "263", "264", "265", "266", "267", "268", "269", "270", "271", "272", "273", "274", "275", "276", "277", "278", "279", "280", "281", "282", "283", "284", "285", "286", "287", "288", "289", "290", "291", "292", "293", "294", "295", "296", "297"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "20254", "EstimateLatencyMax" : "20254",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_7", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_8", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_9", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_10", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_11", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_12", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_13", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_14", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_15", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_16", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_17", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_18", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_19", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_20", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_21", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_22", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_23", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_24", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_25", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_26", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_27", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_28", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_29", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_30", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_31", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_32", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_33", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_34", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_35", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_36", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_37", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_38", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_39", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_40", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_41", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_42", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_43", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_44", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "11", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage1", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage1_subdone", "QuitState" : "ap_ST_fsm_pp0_stage1", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage1_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_3ns_6ns_8_1_1_U74", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U75", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U76", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U77", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U78", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U79", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U80", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U81", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U82", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U83", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U84", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U85", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U86", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U87", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U88", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U89", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U90", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U91", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U92", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U93", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U94", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U95", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U96", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U97", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U98", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U99", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U100", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U101", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U102", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U103", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U104", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U105", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U106", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U107", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U108", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U109", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U110", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U111", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U112", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U113", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U114", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U115", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U116", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U117", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U118", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U119", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U120", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U121", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U122", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U123", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U124", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U125", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U126", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U127", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U128", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U129", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U130", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U131", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U132", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U133", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U134", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U135", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U136", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U137", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U138", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U139", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U140", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U141", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U142", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U143", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U144", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U145", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U146", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U147", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U148", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U149", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U150", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U151", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U152", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U153", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U154", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U155", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U156", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U157", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U158", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U159", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U160", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U161", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U162", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U163", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U164", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U165", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U166", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U167", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U168", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U169", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U170", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U171", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U172", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U173", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U174", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U175", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U176", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U177", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U178", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U179", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U180", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U181", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U182", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U183", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U184", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U185", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U186", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U187", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U188", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U189", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U190", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U191", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U192", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U193", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U194", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U195", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U196", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U197", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U198", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U199", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U200", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U201", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U202", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U203", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U204", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U205", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U206", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U207", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U208", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U209", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U210", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U211", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U212", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U213", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U214", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U215", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U216", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U217", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U218", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U219", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U220", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U221", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U222", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U223", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U224", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U225", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U226", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U227", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U228", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U229", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U230", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U231", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U232", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U233", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U234", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U235", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U236", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U237", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U238", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U239", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U240", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U241", "Parent" : "0"},
	{"ID" : "169", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U242", "Parent" : "0"},
	{"ID" : "170", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U243", "Parent" : "0"},
	{"ID" : "171", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U244", "Parent" : "0"},
	{"ID" : "172", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U245", "Parent" : "0"},
	{"ID" : "173", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U246", "Parent" : "0"},
	{"ID" : "174", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U247", "Parent" : "0"},
	{"ID" : "175", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U248", "Parent" : "0"},
	{"ID" : "176", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U249", "Parent" : "0"},
	{"ID" : "177", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U250", "Parent" : "0"},
	{"ID" : "178", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U251", "Parent" : "0"},
	{"ID" : "179", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U252", "Parent" : "0"},
	{"ID" : "180", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U253", "Parent" : "0"},
	{"ID" : "181", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U254", "Parent" : "0"},
	{"ID" : "182", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U255", "Parent" : "0"},
	{"ID" : "183", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U256", "Parent" : "0"},
	{"ID" : "184", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U257", "Parent" : "0"},
	{"ID" : "185", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U258", "Parent" : "0"},
	{"ID" : "186", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U259", "Parent" : "0"},
	{"ID" : "187", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U260", "Parent" : "0"},
	{"ID" : "188", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U261", "Parent" : "0"},
	{"ID" : "189", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U262", "Parent" : "0"},
	{"ID" : "190", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U263", "Parent" : "0"},
	{"ID" : "191", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U264", "Parent" : "0"},
	{"ID" : "192", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U265", "Parent" : "0"},
	{"ID" : "193", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U266", "Parent" : "0"},
	{"ID" : "194", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U267", "Parent" : "0"},
	{"ID" : "195", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U268", "Parent" : "0"},
	{"ID" : "196", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U269", "Parent" : "0"},
	{"ID" : "197", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U270", "Parent" : "0"},
	{"ID" : "198", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U271", "Parent" : "0"},
	{"ID" : "199", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U272", "Parent" : "0"},
	{"ID" : "200", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U273", "Parent" : "0"},
	{"ID" : "201", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U274", "Parent" : "0"},
	{"ID" : "202", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U275", "Parent" : "0"},
	{"ID" : "203", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U276", "Parent" : "0"},
	{"ID" : "204", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U277", "Parent" : "0"},
	{"ID" : "205", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U278", "Parent" : "0"},
	{"ID" : "206", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U279", "Parent" : "0"},
	{"ID" : "207", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U280", "Parent" : "0"},
	{"ID" : "208", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U281", "Parent" : "0"},
	{"ID" : "209", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U282", "Parent" : "0"},
	{"ID" : "210", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U283", "Parent" : "0"},
	{"ID" : "211", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U284", "Parent" : "0"},
	{"ID" : "212", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U285", "Parent" : "0"},
	{"ID" : "213", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U286", "Parent" : "0"},
	{"ID" : "214", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U287", "Parent" : "0"},
	{"ID" : "215", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U288", "Parent" : "0"},
	{"ID" : "216", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U289", "Parent" : "0"},
	{"ID" : "217", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U290", "Parent" : "0"},
	{"ID" : "218", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U291", "Parent" : "0"},
	{"ID" : "219", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U292", "Parent" : "0"},
	{"ID" : "220", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U293", "Parent" : "0"},
	{"ID" : "221", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U294", "Parent" : "0"},
	{"ID" : "222", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U295", "Parent" : "0"},
	{"ID" : "223", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U296", "Parent" : "0"},
	{"ID" : "224", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U297", "Parent" : "0"},
	{"ID" : "225", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U298", "Parent" : "0"},
	{"ID" : "226", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U299", "Parent" : "0"},
	{"ID" : "227", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U300", "Parent" : "0"},
	{"ID" : "228", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U301", "Parent" : "0"},
	{"ID" : "229", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U302", "Parent" : "0"},
	{"ID" : "230", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U303", "Parent" : "0"},
	{"ID" : "231", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U304", "Parent" : "0"},
	{"ID" : "232", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U305", "Parent" : "0"},
	{"ID" : "233", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U306", "Parent" : "0"},
	{"ID" : "234", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U307", "Parent" : "0"},
	{"ID" : "235", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U308", "Parent" : "0"},
	{"ID" : "236", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U309", "Parent" : "0"},
	{"ID" : "237", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U310", "Parent" : "0"},
	{"ID" : "238", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U311", "Parent" : "0"},
	{"ID" : "239", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U312", "Parent" : "0"},
	{"ID" : "240", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U313", "Parent" : "0"},
	{"ID" : "241", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U314", "Parent" : "0"},
	{"ID" : "242", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U315", "Parent" : "0"},
	{"ID" : "243", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U316", "Parent" : "0"},
	{"ID" : "244", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U317", "Parent" : "0"},
	{"ID" : "245", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U318", "Parent" : "0"},
	{"ID" : "246", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U319", "Parent" : "0"},
	{"ID" : "247", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U320", "Parent" : "0"},
	{"ID" : "248", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U321", "Parent" : "0"},
	{"ID" : "249", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U322", "Parent" : "0"},
	{"ID" : "250", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U323", "Parent" : "0"},
	{"ID" : "251", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U324", "Parent" : "0"},
	{"ID" : "252", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U325", "Parent" : "0"},
	{"ID" : "253", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U326", "Parent" : "0"},
	{"ID" : "254", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U327", "Parent" : "0"},
	{"ID" : "255", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U328", "Parent" : "0"},
	{"ID" : "256", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U329", "Parent" : "0"},
	{"ID" : "257", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U330", "Parent" : "0"},
	{"ID" : "258", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U331", "Parent" : "0"},
	{"ID" : "259", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U332", "Parent" : "0"},
	{"ID" : "260", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U333", "Parent" : "0"},
	{"ID" : "261", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U334", "Parent" : "0"},
	{"ID" : "262", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U335", "Parent" : "0"},
	{"ID" : "263", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U336", "Parent" : "0"},
	{"ID" : "264", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U337", "Parent" : "0"},
	{"ID" : "265", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U338", "Parent" : "0"},
	{"ID" : "266", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U339", "Parent" : "0"},
	{"ID" : "267", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U340", "Parent" : "0"},
	{"ID" : "268", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U341", "Parent" : "0"},
	{"ID" : "269", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U342", "Parent" : "0"},
	{"ID" : "270", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U343", "Parent" : "0"},
	{"ID" : "271", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U344", "Parent" : "0"},
	{"ID" : "272", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U345", "Parent" : "0"},
	{"ID" : "273", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U346", "Parent" : "0"},
	{"ID" : "274", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U347", "Parent" : "0"},
	{"ID" : "275", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U348", "Parent" : "0"},
	{"ID" : "276", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U349", "Parent" : "0"},
	{"ID" : "277", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U350", "Parent" : "0"},
	{"ID" : "278", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U351", "Parent" : "0"},
	{"ID" : "279", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U352", "Parent" : "0"},
	{"ID" : "280", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U353", "Parent" : "0"},
	{"ID" : "281", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U354", "Parent" : "0"},
	{"ID" : "282", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U355", "Parent" : "0"},
	{"ID" : "283", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U356", "Parent" : "0"},
	{"ID" : "284", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U357", "Parent" : "0"},
	{"ID" : "285", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U358", "Parent" : "0"},
	{"ID" : "286", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U359", "Parent" : "0"},
	{"ID" : "287", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U360", "Parent" : "0"},
	{"ID" : "288", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U361", "Parent" : "0"},
	{"ID" : "289", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U362", "Parent" : "0"},
	{"ID" : "290", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U363", "Parent" : "0"},
	{"ID" : "291", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U364", "Parent" : "0"},
	{"ID" : "292", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U365", "Parent" : "0"},
	{"ID" : "293", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U366", "Parent" : "0"},
	{"ID" : "294", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U367", "Parent" : "0"},
	{"ID" : "295", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U368", "Parent" : "0"},
	{"ID" : "296", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U369", "Parent" : "0"},
	{"ID" : "297", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0 {Type O LastRead -1 FirstWrite 21}
		Y_buf_1 {Type O LastRead -1 FirstWrite 21}
		Y_buf_2 {Type O LastRead -1 FirstWrite 21}
		Y_buf_3 {Type O LastRead -1 FirstWrite 21}
		X_buf_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_7 {Type I LastRead 12 FirstWrite -1}
		X_buf_8 {Type I LastRead 12 FirstWrite -1}
		X_buf_9 {Type I LastRead 12 FirstWrite -1}
		X_buf_10 {Type I LastRead 12 FirstWrite -1}
		X_buf_11 {Type I LastRead 12 FirstWrite -1}
		X_buf_12 {Type I LastRead 12 FirstWrite -1}
		X_buf_13 {Type I LastRead 12 FirstWrite -1}
		X_buf_14 {Type I LastRead 12 FirstWrite -1}
		X_buf_15 {Type I LastRead 12 FirstWrite -1}
		X_buf_16 {Type I LastRead 12 FirstWrite -1}
		X_buf_17 {Type I LastRead 12 FirstWrite -1}
		X_buf_18 {Type I LastRead 12 FirstWrite -1}
		X_buf_19 {Type I LastRead 12 FirstWrite -1}
		X_buf_20 {Type I LastRead 12 FirstWrite -1}
		X_buf_21 {Type I LastRead 12 FirstWrite -1}
		X_buf_22 {Type I LastRead 12 FirstWrite -1}
		X_buf_23 {Type I LastRead 12 FirstWrite -1}
		X_buf_24 {Type I LastRead 12 FirstWrite -1}
		X_buf_25 {Type I LastRead 12 FirstWrite -1}
		X_buf_26 {Type I LastRead 12 FirstWrite -1}
		X_buf_27 {Type I LastRead 12 FirstWrite -1}
		X_buf_28 {Type I LastRead 12 FirstWrite -1}
		X_buf_29 {Type I LastRead 12 FirstWrite -1}
		X_buf_30 {Type I LastRead 12 FirstWrite -1}
		X_buf_31 {Type I LastRead 12 FirstWrite -1}
		X_buf_32 {Type I LastRead 12 FirstWrite -1}
		X_buf_33 {Type I LastRead 12 FirstWrite -1}
		X_buf_34 {Type I LastRead 12 FirstWrite -1}
		X_buf_35 {Type I LastRead 12 FirstWrite -1}
		X_buf_36 {Type I LastRead 12 FirstWrite -1}
		X_buf_37 {Type I LastRead 12 FirstWrite -1}
		X_buf_38 {Type I LastRead 12 FirstWrite -1}
		X_buf_39 {Type I LastRead 12 FirstWrite -1}
		X_buf_40 {Type I LastRead 12 FirstWrite -1}
		X_buf_41 {Type I LastRead 12 FirstWrite -1}
		X_buf_42 {Type I LastRead 12 FirstWrite -1}
		X_buf_43 {Type I LastRead 12 FirstWrite -1}
		X_buf_44 {Type I LastRead 12 FirstWrite -1}
		W_buf_0 {Type I LastRead 12 FirstWrite -1}
		W_buf_1 {Type I LastRead 12 FirstWrite -1}
		W_buf_2 {Type I LastRead 12 FirstWrite -1}
		W_buf_3 {Type I LastRead 12 FirstWrite -1}
		W_buf_4 {Type I LastRead 12 FirstWrite -1}
		W_buf_5 {Type I LastRead 12 FirstWrite -1}
		W_buf_6 {Type I LastRead 12 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "20254", "Max" : "20254"}
	, {"Name" : "Interval", "Min" : "20254", "Max" : "20254"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0 { ap_memory {  { Y_buf_0_address0 mem_address 1 9 }  { Y_buf_0_ce0 mem_ce 1 1 }  { Y_buf_0_we0 mem_we 1 1 }  { Y_buf_0_d0 mem_din 1 16 } } }
	Y_buf_1 { ap_memory {  { Y_buf_1_address0 mem_address 1 9 }  { Y_buf_1_ce0 mem_ce 1 1 }  { Y_buf_1_we0 mem_we 1 1 }  { Y_buf_1_d0 mem_din 1 16 } } }
	Y_buf_2 { ap_memory {  { Y_buf_2_address0 mem_address 1 9 }  { Y_buf_2_ce0 mem_ce 1 1 }  { Y_buf_2_we0 mem_we 1 1 }  { Y_buf_2_d0 mem_din 1 16 } } }
	Y_buf_3 { ap_memory {  { Y_buf_3_address0 mem_address 1 9 }  { Y_buf_3_ce0 mem_ce 1 1 }  { Y_buf_3_we0 mem_we 1 1 }  { Y_buf_3_d0 mem_din 1 16 } } }
	X_buf_0 { ap_memory {  { X_buf_0_address0 mem_address 1 8 }  { X_buf_0_ce0 mem_ce 1 1 }  { X_buf_0_q0 in_data 0 16 }  { X_buf_0_address1 MemPortADDR2 1 8 }  { X_buf_0_ce1 MemPortCE2 1 1 }  { X_buf_0_q1 in_data 0 16 } } }
	X_buf_1 { ap_memory {  { X_buf_1_address0 mem_address 1 8 }  { X_buf_1_ce0 mem_ce 1 1 }  { X_buf_1_q0 in_data 0 16 }  { X_buf_1_address1 MemPortADDR2 1 8 }  { X_buf_1_ce1 MemPortCE2 1 1 }  { X_buf_1_q1 in_data 0 16 } } }
	X_buf_2 { ap_memory {  { X_buf_2_address0 mem_address 1 8 }  { X_buf_2_ce0 mem_ce 1 1 }  { X_buf_2_q0 in_data 0 16 }  { X_buf_2_address1 MemPortADDR2 1 8 }  { X_buf_2_ce1 MemPortCE2 1 1 }  { X_buf_2_q1 in_data 0 16 } } }
	X_buf_3 { ap_memory {  { X_buf_3_address0 mem_address 1 8 }  { X_buf_3_ce0 mem_ce 1 1 }  { X_buf_3_q0 in_data 0 16 }  { X_buf_3_address1 MemPortADDR2 1 8 }  { X_buf_3_ce1 MemPortCE2 1 1 }  { X_buf_3_q1 in_data 0 16 } } }
	X_buf_4 { ap_memory {  { X_buf_4_address0 mem_address 1 8 }  { X_buf_4_ce0 mem_ce 1 1 }  { X_buf_4_q0 in_data 0 16 }  { X_buf_4_address1 MemPortADDR2 1 8 }  { X_buf_4_ce1 MemPortCE2 1 1 }  { X_buf_4_q1 in_data 0 16 } } }
	X_buf_5 { ap_memory {  { X_buf_5_address0 mem_address 1 8 }  { X_buf_5_ce0 mem_ce 1 1 }  { X_buf_5_q0 in_data 0 16 }  { X_buf_5_address1 MemPortADDR2 1 8 }  { X_buf_5_ce1 MemPortCE2 1 1 }  { X_buf_5_q1 in_data 0 16 } } }
	X_buf_6 { ap_memory {  { X_buf_6_address0 mem_address 1 8 }  { X_buf_6_ce0 mem_ce 1 1 }  { X_buf_6_q0 in_data 0 16 }  { X_buf_6_address1 MemPortADDR2 1 8 }  { X_buf_6_ce1 MemPortCE2 1 1 }  { X_buf_6_q1 in_data 0 16 } } }
	X_buf_7 { ap_memory {  { X_buf_7_address0 mem_address 1 8 }  { X_buf_7_ce0 mem_ce 1 1 }  { X_buf_7_q0 in_data 0 16 }  { X_buf_7_address1 MemPortADDR2 1 8 }  { X_buf_7_ce1 MemPortCE2 1 1 }  { X_buf_7_q1 in_data 0 16 } } }
	X_buf_8 { ap_memory {  { X_buf_8_address0 mem_address 1 8 }  { X_buf_8_ce0 mem_ce 1 1 }  { X_buf_8_q0 in_data 0 16 }  { X_buf_8_address1 MemPortADDR2 1 8 }  { X_buf_8_ce1 MemPortCE2 1 1 }  { X_buf_8_q1 in_data 0 16 } } }
	X_buf_9 { ap_memory {  { X_buf_9_address0 mem_address 1 8 }  { X_buf_9_ce0 mem_ce 1 1 }  { X_buf_9_q0 in_data 0 16 }  { X_buf_9_address1 MemPortADDR2 1 8 }  { X_buf_9_ce1 MemPortCE2 1 1 }  { X_buf_9_q1 in_data 0 16 } } }
	X_buf_10 { ap_memory {  { X_buf_10_address0 mem_address 1 8 }  { X_buf_10_ce0 mem_ce 1 1 }  { X_buf_10_q0 in_data 0 16 }  { X_buf_10_address1 MemPortADDR2 1 8 }  { X_buf_10_ce1 MemPortCE2 1 1 }  { X_buf_10_q1 in_data 0 16 } } }
	X_buf_11 { ap_memory {  { X_buf_11_address0 mem_address 1 8 }  { X_buf_11_ce0 mem_ce 1 1 }  { X_buf_11_q0 in_data 0 16 }  { X_buf_11_address1 MemPortADDR2 1 8 }  { X_buf_11_ce1 MemPortCE2 1 1 }  { X_buf_11_q1 in_data 0 16 } } }
	X_buf_12 { ap_memory {  { X_buf_12_address0 mem_address 1 8 }  { X_buf_12_ce0 mem_ce 1 1 }  { X_buf_12_q0 in_data 0 16 }  { X_buf_12_address1 MemPortADDR2 1 8 }  { X_buf_12_ce1 MemPortCE2 1 1 }  { X_buf_12_q1 in_data 0 16 } } }
	X_buf_13 { ap_memory {  { X_buf_13_address0 mem_address 1 8 }  { X_buf_13_ce0 mem_ce 1 1 }  { X_buf_13_q0 in_data 0 16 }  { X_buf_13_address1 MemPortADDR2 1 8 }  { X_buf_13_ce1 MemPortCE2 1 1 }  { X_buf_13_q1 in_data 0 16 } } }
	X_buf_14 { ap_memory {  { X_buf_14_address0 mem_address 1 8 }  { X_buf_14_ce0 mem_ce 1 1 }  { X_buf_14_q0 in_data 0 16 }  { X_buf_14_address1 MemPortADDR2 1 8 }  { X_buf_14_ce1 MemPortCE2 1 1 }  { X_buf_14_q1 in_data 0 16 } } }
	X_buf_15 { ap_memory {  { X_buf_15_address0 mem_address 1 8 }  { X_buf_15_ce0 mem_ce 1 1 }  { X_buf_15_q0 in_data 0 16 }  { X_buf_15_address1 MemPortADDR2 1 8 }  { X_buf_15_ce1 MemPortCE2 1 1 }  { X_buf_15_q1 in_data 0 16 } } }
	X_buf_16 { ap_memory {  { X_buf_16_address0 mem_address 1 8 }  { X_buf_16_ce0 mem_ce 1 1 }  { X_buf_16_q0 in_data 0 16 }  { X_buf_16_address1 MemPortADDR2 1 8 }  { X_buf_16_ce1 MemPortCE2 1 1 }  { X_buf_16_q1 in_data 0 16 } } }
	X_buf_17 { ap_memory {  { X_buf_17_address0 mem_address 1 8 }  { X_buf_17_ce0 mem_ce 1 1 }  { X_buf_17_q0 in_data 0 16 }  { X_buf_17_address1 MemPortADDR2 1 8 }  { X_buf_17_ce1 MemPortCE2 1 1 }  { X_buf_17_q1 in_data 0 16 } } }
	X_buf_18 { ap_memory {  { X_buf_18_address0 mem_address 1 8 }  { X_buf_18_ce0 mem_ce 1 1 }  { X_buf_18_q0 in_data 0 16 }  { X_buf_18_address1 MemPortADDR2 1 8 }  { X_buf_18_ce1 MemPortCE2 1 1 }  { X_buf_18_q1 in_data 0 16 } } }
	X_buf_19 { ap_memory {  { X_buf_19_address0 mem_address 1 8 }  { X_buf_19_ce0 mem_ce 1 1 }  { X_buf_19_q0 in_data 0 16 }  { X_buf_19_address1 MemPortADDR2 1 8 }  { X_buf_19_ce1 MemPortCE2 1 1 }  { X_buf_19_q1 in_data 0 16 } } }
	X_buf_20 { ap_memory {  { X_buf_20_address0 mem_address 1 8 }  { X_buf_20_ce0 mem_ce 1 1 }  { X_buf_20_q0 in_data 0 16 }  { X_buf_20_address1 MemPortADDR2 1 8 }  { X_buf_20_ce1 MemPortCE2 1 1 }  { X_buf_20_q1 in_data 0 16 } } }
	X_buf_21 { ap_memory {  { X_buf_21_address0 mem_address 1 8 }  { X_buf_21_ce0 mem_ce 1 1 }  { X_buf_21_q0 in_data 0 16 }  { X_buf_21_address1 MemPortADDR2 1 8 }  { X_buf_21_ce1 MemPortCE2 1 1 }  { X_buf_21_q1 in_data 0 16 } } }
	X_buf_22 { ap_memory {  { X_buf_22_address0 mem_address 1 8 }  { X_buf_22_ce0 mem_ce 1 1 }  { X_buf_22_q0 in_data 0 16 }  { X_buf_22_address1 MemPortADDR2 1 8 }  { X_buf_22_ce1 MemPortCE2 1 1 }  { X_buf_22_q1 in_data 0 16 } } }
	X_buf_23 { ap_memory {  { X_buf_23_address0 mem_address 1 8 }  { X_buf_23_ce0 mem_ce 1 1 }  { X_buf_23_q0 in_data 0 16 }  { X_buf_23_address1 MemPortADDR2 1 8 }  { X_buf_23_ce1 MemPortCE2 1 1 }  { X_buf_23_q1 in_data 0 16 } } }
	X_buf_24 { ap_memory {  { X_buf_24_address0 mem_address 1 8 }  { X_buf_24_ce0 mem_ce 1 1 }  { X_buf_24_q0 in_data 0 16 }  { X_buf_24_address1 MemPortADDR2 1 8 }  { X_buf_24_ce1 MemPortCE2 1 1 }  { X_buf_24_q1 in_data 0 16 } } }
	X_buf_25 { ap_memory {  { X_buf_25_address0 mem_address 1 8 }  { X_buf_25_ce0 mem_ce 1 1 }  { X_buf_25_q0 in_data 0 16 }  { X_buf_25_address1 MemPortADDR2 1 8 }  { X_buf_25_ce1 MemPortCE2 1 1 }  { X_buf_25_q1 in_data 0 16 } } }
	X_buf_26 { ap_memory {  { X_buf_26_address0 mem_address 1 8 }  { X_buf_26_ce0 mem_ce 1 1 }  { X_buf_26_q0 in_data 0 16 }  { X_buf_26_address1 MemPortADDR2 1 8 }  { X_buf_26_ce1 MemPortCE2 1 1 }  { X_buf_26_q1 in_data 0 16 } } }
	X_buf_27 { ap_memory {  { X_buf_27_address0 mem_address 1 8 }  { X_buf_27_ce0 mem_ce 1 1 }  { X_buf_27_q0 in_data 0 16 }  { X_buf_27_address1 MemPortADDR2 1 8 }  { X_buf_27_ce1 MemPortCE2 1 1 }  { X_buf_27_q1 in_data 0 16 } } }
	X_buf_28 { ap_memory {  { X_buf_28_address0 mem_address 1 8 }  { X_buf_28_ce0 mem_ce 1 1 }  { X_buf_28_q0 in_data 0 16 }  { X_buf_28_address1 MemPortADDR2 1 8 }  { X_buf_28_ce1 MemPortCE2 1 1 }  { X_buf_28_q1 in_data 0 16 } } }
	X_buf_29 { ap_memory {  { X_buf_29_address0 mem_address 1 8 }  { X_buf_29_ce0 mem_ce 1 1 }  { X_buf_29_q0 in_data 0 16 }  { X_buf_29_address1 MemPortADDR2 1 8 }  { X_buf_29_ce1 MemPortCE2 1 1 }  { X_buf_29_q1 in_data 0 16 } } }
	X_buf_30 { ap_memory {  { X_buf_30_address0 mem_address 1 8 }  { X_buf_30_ce0 mem_ce 1 1 }  { X_buf_30_q0 in_data 0 16 }  { X_buf_30_address1 MemPortADDR2 1 8 }  { X_buf_30_ce1 MemPortCE2 1 1 }  { X_buf_30_q1 in_data 0 16 } } }
	X_buf_31 { ap_memory {  { X_buf_31_address0 mem_address 1 8 }  { X_buf_31_ce0 mem_ce 1 1 }  { X_buf_31_q0 in_data 0 16 }  { X_buf_31_address1 MemPortADDR2 1 8 }  { X_buf_31_ce1 MemPortCE2 1 1 }  { X_buf_31_q1 in_data 0 16 } } }
	X_buf_32 { ap_memory {  { X_buf_32_address0 mem_address 1 8 }  { X_buf_32_ce0 mem_ce 1 1 }  { X_buf_32_q0 in_data 0 16 }  { X_buf_32_address1 MemPortADDR2 1 8 }  { X_buf_32_ce1 MemPortCE2 1 1 }  { X_buf_32_q1 in_data 0 16 } } }
	X_buf_33 { ap_memory {  { X_buf_33_address0 mem_address 1 8 }  { X_buf_33_ce0 mem_ce 1 1 }  { X_buf_33_q0 in_data 0 16 }  { X_buf_33_address1 MemPortADDR2 1 8 }  { X_buf_33_ce1 MemPortCE2 1 1 }  { X_buf_33_q1 in_data 0 16 } } }
	X_buf_34 { ap_memory {  { X_buf_34_address0 mem_address 1 8 }  { X_buf_34_ce0 mem_ce 1 1 }  { X_buf_34_q0 in_data 0 16 }  { X_buf_34_address1 MemPortADDR2 1 8 }  { X_buf_34_ce1 MemPortCE2 1 1 }  { X_buf_34_q1 in_data 0 16 } } }
	X_buf_35 { ap_memory {  { X_buf_35_address0 mem_address 1 8 }  { X_buf_35_ce0 mem_ce 1 1 }  { X_buf_35_q0 in_data 0 16 }  { X_buf_35_address1 MemPortADDR2 1 8 }  { X_buf_35_ce1 MemPortCE2 1 1 }  { X_buf_35_q1 in_data 0 16 } } }
	X_buf_36 { ap_memory {  { X_buf_36_address0 mem_address 1 8 }  { X_buf_36_ce0 mem_ce 1 1 }  { X_buf_36_q0 in_data 0 16 }  { X_buf_36_address1 MemPortADDR2 1 8 }  { X_buf_36_ce1 MemPortCE2 1 1 }  { X_buf_36_q1 in_data 0 16 } } }
	X_buf_37 { ap_memory {  { X_buf_37_address0 mem_address 1 8 }  { X_buf_37_ce0 mem_ce 1 1 }  { X_buf_37_q0 in_data 0 16 }  { X_buf_37_address1 MemPortADDR2 1 8 }  { X_buf_37_ce1 MemPortCE2 1 1 }  { X_buf_37_q1 in_data 0 16 } } }
	X_buf_38 { ap_memory {  { X_buf_38_address0 mem_address 1 8 }  { X_buf_38_ce0 mem_ce 1 1 }  { X_buf_38_q0 in_data 0 16 }  { X_buf_38_address1 MemPortADDR2 1 8 }  { X_buf_38_ce1 MemPortCE2 1 1 }  { X_buf_38_q1 in_data 0 16 } } }
	X_buf_39 { ap_memory {  { X_buf_39_address0 mem_address 1 8 }  { X_buf_39_ce0 mem_ce 1 1 }  { X_buf_39_q0 in_data 0 16 }  { X_buf_39_address1 MemPortADDR2 1 8 }  { X_buf_39_ce1 MemPortCE2 1 1 }  { X_buf_39_q1 in_data 0 16 } } }
	X_buf_40 { ap_memory {  { X_buf_40_address0 mem_address 1 8 }  { X_buf_40_ce0 mem_ce 1 1 }  { X_buf_40_q0 in_data 0 16 }  { X_buf_40_address1 MemPortADDR2 1 8 }  { X_buf_40_ce1 MemPortCE2 1 1 }  { X_buf_40_q1 in_data 0 16 } } }
	X_buf_41 { ap_memory {  { X_buf_41_address0 mem_address 1 8 }  { X_buf_41_ce0 mem_ce 1 1 }  { X_buf_41_q0 in_data 0 16 }  { X_buf_41_address1 MemPortADDR2 1 8 }  { X_buf_41_ce1 MemPortCE2 1 1 }  { X_buf_41_q1 in_data 0 16 } } }
	X_buf_42 { ap_memory {  { X_buf_42_address0 mem_address 1 8 }  { X_buf_42_ce0 mem_ce 1 1 }  { X_buf_42_q0 in_data 0 16 }  { X_buf_42_address1 MemPortADDR2 1 8 }  { X_buf_42_ce1 MemPortCE2 1 1 }  { X_buf_42_q1 in_data 0 16 } } }
	X_buf_43 { ap_memory {  { X_buf_43_address0 mem_address 1 8 }  { X_buf_43_ce0 mem_ce 1 1 }  { X_buf_43_q0 in_data 0 16 }  { X_buf_43_address1 MemPortADDR2 1 8 }  { X_buf_43_ce1 MemPortCE2 1 1 }  { X_buf_43_q1 in_data 0 16 } } }
	X_buf_44 { ap_memory {  { X_buf_44_address0 mem_address 1 8 }  { X_buf_44_ce0 mem_ce 1 1 }  { X_buf_44_q0 in_data 0 16 }  { X_buf_44_address1 MemPortADDR2 1 8 }  { X_buf_44_ce1 MemPortCE2 1 1 }  { X_buf_44_q1 in_data 0 16 } } }
	W_buf_0 { ap_memory {  { W_buf_0_address0 mem_address 1 7 }  { W_buf_0_ce0 mem_ce 1 1 }  { W_buf_0_q0 mem_dout 0 16 }  { W_buf_0_address1 MemPortADDR2 1 7 }  { W_buf_0_ce1 MemPortCE2 1 1 }  { W_buf_0_q1 MemPortDOUT2 0 16 } } }
	W_buf_1 { ap_memory {  { W_buf_1_address0 mem_address 1 7 }  { W_buf_1_ce0 mem_ce 1 1 }  { W_buf_1_q0 mem_dout 0 16 }  { W_buf_1_address1 MemPortADDR2 1 7 }  { W_buf_1_ce1 MemPortCE2 1 1 }  { W_buf_1_q1 MemPortDOUT2 0 16 } } }
	W_buf_2 { ap_memory {  { W_buf_2_address0 mem_address 1 7 }  { W_buf_2_ce0 mem_ce 1 1 }  { W_buf_2_q0 mem_dout 0 16 }  { W_buf_2_address1 MemPortADDR2 1 7 }  { W_buf_2_ce1 MemPortCE2 1 1 }  { W_buf_2_q1 MemPortDOUT2 0 16 } } }
	W_buf_3 { ap_memory {  { W_buf_3_address0 mem_address 1 7 }  { W_buf_3_ce0 mem_ce 1 1 }  { W_buf_3_q0 mem_dout 0 16 }  { W_buf_3_address1 MemPortADDR2 1 7 }  { W_buf_3_ce1 MemPortCE2 1 1 }  { W_buf_3_q1 MemPortDOUT2 0 16 } } }
	W_buf_4 { ap_memory {  { W_buf_4_address0 mem_address 1 7 }  { W_buf_4_ce0 mem_ce 1 1 }  { W_buf_4_q0 mem_dout 0 16 }  { W_buf_4_address1 MemPortADDR2 1 7 }  { W_buf_4_ce1 MemPortCE2 1 1 }  { W_buf_4_q1 MemPortDOUT2 0 16 } } }
	W_buf_5 { ap_memory {  { W_buf_5_address0 mem_address 1 7 }  { W_buf_5_ce0 mem_ce 1 1 }  { W_buf_5_q0 mem_dout 0 16 }  { W_buf_5_address1 MemPortADDR2 1 7 }  { W_buf_5_ce1 MemPortCE2 1 1 }  { W_buf_5_q1 MemPortDOUT2 0 16 } } }
	W_buf_6 { ap_memory {  { W_buf_6_address0 mem_address 1 7 }  { W_buf_6_ce0 mem_ce 1 1 }  { W_buf_6_q0 mem_dout 0 16 }  { W_buf_6_address1 MemPortADDR2 1 7 }  { W_buf_6_ce1 MemPortCE2 1 1 }  { W_buf_6_q1 MemPortDOUT2 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0_0 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_0_1 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_0_2 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_0_3 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_0_4 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_0_5 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_0_6 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_1_0 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_1_1 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_1_2 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_1_3 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_1_4 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_1_5 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_1_6 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_2_0 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_2_1 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_2_2 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_2_3 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_2_4 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_2_5 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_2_6 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_3_0 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_3_1 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_3_2 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_3_3 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_3_4 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_3_5 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ Y_buf_3_6 int 16 regular {array 80 { 2 3 } 1 1 }  }
	{ X_buf_0_0 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_0_1 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_0_2 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_0_3 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_0_4 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_0_5 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_0_6 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_1_0 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_1_1 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_1_2 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_1_3 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_1_4 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_1_5 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_1_6 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_2_0 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_2_1 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_2_2 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_2_3 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_2_4 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_2_5 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_2_6 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_3_0 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_3_1 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_3_2 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_3_3 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_3_4 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_3_5 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_3_6 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_4_0 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_4_1 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_4_2 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_4_3 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_4_4 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_4_5 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_4_6 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_5_0 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_5_1 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_5_2 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_5_3 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_5_4 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_5_5 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_5_6 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_6_0 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_6_1 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_6_2 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_6_3 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_6_4 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_6_5 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ X_buf_6_6 int 16 regular {array 168 { 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "Y_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READWRITE"} , 
 	{ "Name" : "X_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 591
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_0_address0 sc_out sc_lv 7 signal 0 } 
	{ Y_buf_0_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_0_0_q0 sc_in sc_lv 16 signal 0 } 
	{ Y_buf_0_1_address0 sc_out sc_lv 7 signal 1 } 
	{ Y_buf_0_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_0_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_0_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_0_1_q0 sc_in sc_lv 16 signal 1 } 
	{ Y_buf_0_2_address0 sc_out sc_lv 7 signal 2 } 
	{ Y_buf_0_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_0_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_0_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_0_2_q0 sc_in sc_lv 16 signal 2 } 
	{ Y_buf_0_3_address0 sc_out sc_lv 7 signal 3 } 
	{ Y_buf_0_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_0_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_0_3_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_0_3_q0 sc_in sc_lv 16 signal 3 } 
	{ Y_buf_0_4_address0 sc_out sc_lv 7 signal 4 } 
	{ Y_buf_0_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_0_4_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_0_4_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_0_4_q0 sc_in sc_lv 16 signal 4 } 
	{ Y_buf_0_5_address0 sc_out sc_lv 7 signal 5 } 
	{ Y_buf_0_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_0_5_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_0_5_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_0_5_q0 sc_in sc_lv 16 signal 5 } 
	{ Y_buf_0_6_address0 sc_out sc_lv 7 signal 6 } 
	{ Y_buf_0_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_0_6_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_0_6_d0 sc_out sc_lv 16 signal 6 } 
	{ Y_buf_0_6_q0 sc_in sc_lv 16 signal 6 } 
	{ Y_buf_1_0_address0 sc_out sc_lv 7 signal 7 } 
	{ Y_buf_1_0_ce0 sc_out sc_logic 1 signal 7 } 
	{ Y_buf_1_0_we0 sc_out sc_logic 1 signal 7 } 
	{ Y_buf_1_0_d0 sc_out sc_lv 16 signal 7 } 
	{ Y_buf_1_0_q0 sc_in sc_lv 16 signal 7 } 
	{ Y_buf_1_1_address0 sc_out sc_lv 7 signal 8 } 
	{ Y_buf_1_1_ce0 sc_out sc_logic 1 signal 8 } 
	{ Y_buf_1_1_we0 sc_out sc_logic 1 signal 8 } 
	{ Y_buf_1_1_d0 sc_out sc_lv 16 signal 8 } 
	{ Y_buf_1_1_q0 sc_in sc_lv 16 signal 8 } 
	{ Y_buf_1_2_address0 sc_out sc_lv 7 signal 9 } 
	{ Y_buf_1_2_ce0 sc_out sc_logic 1 signal 9 } 
	{ Y_buf_1_2_we0 sc_out sc_logic 1 signal 9 } 
	{ Y_buf_1_2_d0 sc_out sc_lv 16 signal 9 } 
	{ Y_buf_1_2_q0 sc_in sc_lv 16 signal 9 } 
	{ Y_buf_1_3_address0 sc_out sc_lv 7 signal 10 } 
	{ Y_buf_1_3_ce0 sc_out sc_logic 1 signal 10 } 
	{ Y_buf_1_3_we0 sc_out sc_logic 1 signal 10 } 
	{ Y_buf_1_3_d0 sc_out sc_lv 16 signal 10 } 
	{ Y_buf_1_3_q0 sc_in sc_lv 16 signal 10 } 
	{ Y_buf_1_4_address0 sc_out sc_lv 7 signal 11 } 
	{ Y_buf_1_4_ce0 sc_out sc_logic 1 signal 11 } 
	{ Y_buf_1_4_we0 sc_out sc_logic 1 signal 11 } 
	{ Y_buf_1_4_d0 sc_out sc_lv 16 signal 11 } 
	{ Y_buf_1_4_q0 sc_in sc_lv 16 signal 11 } 
	{ Y_buf_1_5_address0 sc_out sc_lv 7 signal 12 } 
	{ Y_buf_1_5_ce0 sc_out sc_logic 1 signal 12 } 
	{ Y_buf_1_5_we0 sc_out sc_logic 1 signal 12 } 
	{ Y_buf_1_5_d0 sc_out sc_lv 16 signal 12 } 
	{ Y_buf_1_5_q0 sc_in sc_lv 16 signal 12 } 
	{ Y_buf_1_6_address0 sc_out sc_lv 7 signal 13 } 
	{ Y_buf_1_6_ce0 sc_out sc_logic 1 signal 13 } 
	{ Y_buf_1_6_we0 sc_out sc_logic 1 signal 13 } 
	{ Y_buf_1_6_d0 sc_out sc_lv 16 signal 13 } 
	{ Y_buf_1_6_q0 sc_in sc_lv 16 signal 13 } 
	{ Y_buf_2_0_address0 sc_out sc_lv 7 signal 14 } 
	{ Y_buf_2_0_ce0 sc_out sc_logic 1 signal 14 } 
	{ Y_buf_2_0_we0 sc_out sc_logic 1 signal 14 } 
	{ Y_buf_2_0_d0 sc_out sc_lv 16 signal 14 } 
	{ Y_buf_2_0_q0 sc_in sc_lv 16 signal 14 } 
	{ Y_buf_2_1_address0 sc_out sc_lv 7 signal 15 } 
	{ Y_buf_2_1_ce0 sc_out sc_logic 1 signal 15 } 
	{ Y_buf_2_1_we0 sc_out sc_logic 1 signal 15 } 
	{ Y_buf_2_1_d0 sc_out sc_lv 16 signal 15 } 
	{ Y_buf_2_1_q0 sc_in sc_lv 16 signal 15 } 
	{ Y_buf_2_2_address0 sc_out sc_lv 7 signal 16 } 
	{ Y_buf_2_2_ce0 sc_out sc_logic 1 signal 16 } 
	{ Y_buf_2_2_we0 sc_out sc_logic 1 signal 16 } 
	{ Y_buf_2_2_d0 sc_out sc_lv 16 signal 16 } 
	{ Y_buf_2_2_q0 sc_in sc_lv 16 signal 16 } 
	{ Y_buf_2_3_address0 sc_out sc_lv 7 signal 17 } 
	{ Y_buf_2_3_ce0 sc_out sc_logic 1 signal 17 } 
	{ Y_buf_2_3_we0 sc_out sc_logic 1 signal 17 } 
	{ Y_buf_2_3_d0 sc_out sc_lv 16 signal 17 } 
	{ Y_buf_2_3_q0 sc_in sc_lv 16 signal 17 } 
	{ Y_buf_2_4_address0 sc_out sc_lv 7 signal 18 } 
	{ Y_buf_2_4_ce0 sc_out sc_logic 1 signal 18 } 
	{ Y_buf_2_4_we0 sc_out sc_logic 1 signal 18 } 
	{ Y_buf_2_4_d0 sc_out sc_lv 16 signal 18 } 
	{ Y_buf_2_4_q0 sc_in sc_lv 16 signal 18 } 
	{ Y_buf_2_5_address0 sc_out sc_lv 7 signal 19 } 
	{ Y_buf_2_5_ce0 sc_out sc_logic 1 signal 19 } 
	{ Y_buf_2_5_we0 sc_out sc_logic 1 signal 19 } 
	{ Y_buf_2_5_d0 sc_out sc_lv 16 signal 19 } 
	{ Y_buf_2_5_q0 sc_in sc_lv 16 signal 19 } 
	{ Y_buf_2_6_address0 sc_out sc_lv 7 signal 20 } 
	{ Y_buf_2_6_ce0 sc_out sc_logic 1 signal 20 } 
	{ Y_buf_2_6_we0 sc_out sc_logic 1 signal 20 } 
	{ Y_buf_2_6_d0 sc_out sc_lv 16 signal 20 } 
	{ Y_buf_2_6_q0 sc_in sc_lv 16 signal 20 } 
	{ Y_buf_3_0_address0 sc_out sc_lv 7 signal 21 } 
	{ Y_buf_3_0_ce0 sc_out sc_logic 1 signal 21 } 
	{ Y_buf_3_0_we0 sc_out sc_logic 1 signal 21 } 
	{ Y_buf_3_0_d0 sc_out sc_lv 16 signal 21 } 
	{ Y_buf_3_0_q0 sc_in sc_lv 16 signal 21 } 
	{ Y_buf_3_1_address0 sc_out sc_lv 7 signal 22 } 
	{ Y_buf_3_1_ce0 sc_out sc_logic 1 signal 22 } 
	{ Y_buf_3_1_we0 sc_out sc_logic 1 signal 22 } 
	{ Y_buf_3_1_d0 sc_out sc_lv 16 signal 22 } 
	{ Y_buf_3_1_q0 sc_in sc_lv 16 signal 22 } 
	{ Y_buf_3_2_address0 sc_out sc_lv 7 signal 23 } 
	{ Y_buf_3_2_ce0 sc_out sc_logic 1 signal 23 } 
	{ Y_buf_3_2_we0 sc_out sc_logic 1 signal 23 } 
	{ Y_buf_3_2_d0 sc_out sc_lv 16 signal 23 } 
	{ Y_buf_3_2_q0 sc_in sc_lv 16 signal 23 } 
	{ Y_buf_3_3_address0 sc_out sc_lv 7 signal 24 } 
	{ Y_buf_3_3_ce0 sc_out sc_logic 1 signal 24 } 
	{ Y_buf_3_3_we0 sc_out sc_logic 1 signal 24 } 
	{ Y_buf_3_3_d0 sc_out sc_lv 16 signal 24 } 
	{ Y_buf_3_3_q0 sc_in sc_lv 16 signal 24 } 
	{ Y_buf_3_4_address0 sc_out sc_lv 7 signal 25 } 
	{ Y_buf_3_4_ce0 sc_out sc_logic 1 signal 25 } 
	{ Y_buf_3_4_we0 sc_out sc_logic 1 signal 25 } 
	{ Y_buf_3_4_d0 sc_out sc_lv 16 signal 25 } 
	{ Y_buf_3_4_q0 sc_in sc_lv 16 signal 25 } 
	{ Y_buf_3_5_address0 sc_out sc_lv 7 signal 26 } 
	{ Y_buf_3_5_ce0 sc_out sc_logic 1 signal 26 } 
	{ Y_buf_3_5_we0 sc_out sc_logic 1 signal 26 } 
	{ Y_buf_3_5_d0 sc_out sc_lv 16 signal 26 } 
	{ Y_buf_3_5_q0 sc_in sc_lv 16 signal 26 } 
	{ Y_buf_3_6_address0 sc_out sc_lv 7 signal 27 } 
	{ Y_buf_3_6_ce0 sc_out sc_logic 1 signal 27 } 
	{ Y_buf_3_6_we0 sc_out sc_logic 1 signal 27 } 
	{ Y_buf_3_6_d0 sc_out sc_lv 16 signal 27 } 
	{ Y_buf_3_6_q0 sc_in sc_lv 16 signal 27 } 
	{ X_buf_0_0_address0 sc_out sc_lv 8 signal 28 } 
	{ X_buf_0_0_ce0 sc_out sc_logic 1 signal 28 } 
	{ X_buf_0_0_q0 sc_in sc_lv 16 signal 28 } 
	{ X_buf_0_0_address1 sc_out sc_lv 8 signal 28 } 
	{ X_buf_0_0_ce1 sc_out sc_logic 1 signal 28 } 
	{ X_buf_0_0_q1 sc_in sc_lv 16 signal 28 } 
	{ X_buf_0_1_address0 sc_out sc_lv 8 signal 29 } 
	{ X_buf_0_1_ce0 sc_out sc_logic 1 signal 29 } 
	{ X_buf_0_1_q0 sc_in sc_lv 16 signal 29 } 
	{ X_buf_0_1_address1 sc_out sc_lv 8 signal 29 } 
	{ X_buf_0_1_ce1 sc_out sc_logic 1 signal 29 } 
	{ X_buf_0_1_q1 sc_in sc_lv 16 signal 29 } 
	{ X_buf_0_2_address0 sc_out sc_lv 8 signal 30 } 
	{ X_buf_0_2_ce0 sc_out sc_logic 1 signal 30 } 
	{ X_buf_0_2_q0 sc_in sc_lv 16 signal 30 } 
	{ X_buf_0_2_address1 sc_out sc_lv 8 signal 30 } 
	{ X_buf_0_2_ce1 sc_out sc_logic 1 signal 30 } 
	{ X_buf_0_2_q1 sc_in sc_lv 16 signal 30 } 
	{ X_buf_0_3_address0 sc_out sc_lv 8 signal 31 } 
	{ X_buf_0_3_ce0 sc_out sc_logic 1 signal 31 } 
	{ X_buf_0_3_q0 sc_in sc_lv 16 signal 31 } 
	{ X_buf_0_3_address1 sc_out sc_lv 8 signal 31 } 
	{ X_buf_0_3_ce1 sc_out sc_logic 1 signal 31 } 
	{ X_buf_0_3_q1 sc_in sc_lv 16 signal 31 } 
	{ X_buf_0_4_address0 sc_out sc_lv 8 signal 32 } 
	{ X_buf_0_4_ce0 sc_out sc_logic 1 signal 32 } 
	{ X_buf_0_4_q0 sc_in sc_lv 16 signal 32 } 
	{ X_buf_0_4_address1 sc_out sc_lv 8 signal 32 } 
	{ X_buf_0_4_ce1 sc_out sc_logic 1 signal 32 } 
	{ X_buf_0_4_q1 sc_in sc_lv 16 signal 32 } 
	{ X_buf_0_5_address0 sc_out sc_lv 8 signal 33 } 
	{ X_buf_0_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ X_buf_0_5_q0 sc_in sc_lv 16 signal 33 } 
	{ X_buf_0_5_address1 sc_out sc_lv 8 signal 33 } 
	{ X_buf_0_5_ce1 sc_out sc_logic 1 signal 33 } 
	{ X_buf_0_5_q1 sc_in sc_lv 16 signal 33 } 
	{ X_buf_0_6_address0 sc_out sc_lv 8 signal 34 } 
	{ X_buf_0_6_ce0 sc_out sc_logic 1 signal 34 } 
	{ X_buf_0_6_q0 sc_in sc_lv 16 signal 34 } 
	{ X_buf_0_6_address1 sc_out sc_lv 8 signal 34 } 
	{ X_buf_0_6_ce1 sc_out sc_logic 1 signal 34 } 
	{ X_buf_0_6_q1 sc_in sc_lv 16 signal 34 } 
	{ X_buf_1_0_address0 sc_out sc_lv 8 signal 35 } 
	{ X_buf_1_0_ce0 sc_out sc_logic 1 signal 35 } 
	{ X_buf_1_0_q0 sc_in sc_lv 16 signal 35 } 
	{ X_buf_1_0_address1 sc_out sc_lv 8 signal 35 } 
	{ X_buf_1_0_ce1 sc_out sc_logic 1 signal 35 } 
	{ X_buf_1_0_q1 sc_in sc_lv 16 signal 35 } 
	{ X_buf_1_1_address0 sc_out sc_lv 8 signal 36 } 
	{ X_buf_1_1_ce0 sc_out sc_logic 1 signal 36 } 
	{ X_buf_1_1_q0 sc_in sc_lv 16 signal 36 } 
	{ X_buf_1_1_address1 sc_out sc_lv 8 signal 36 } 
	{ X_buf_1_1_ce1 sc_out sc_logic 1 signal 36 } 
	{ X_buf_1_1_q1 sc_in sc_lv 16 signal 36 } 
	{ X_buf_1_2_address0 sc_out sc_lv 8 signal 37 } 
	{ X_buf_1_2_ce0 sc_out sc_logic 1 signal 37 } 
	{ X_buf_1_2_q0 sc_in sc_lv 16 signal 37 } 
	{ X_buf_1_2_address1 sc_out sc_lv 8 signal 37 } 
	{ X_buf_1_2_ce1 sc_out sc_logic 1 signal 37 } 
	{ X_buf_1_2_q1 sc_in sc_lv 16 signal 37 } 
	{ X_buf_1_3_address0 sc_out sc_lv 8 signal 38 } 
	{ X_buf_1_3_ce0 sc_out sc_logic 1 signal 38 } 
	{ X_buf_1_3_q0 sc_in sc_lv 16 signal 38 } 
	{ X_buf_1_3_address1 sc_out sc_lv 8 signal 38 } 
	{ X_buf_1_3_ce1 sc_out sc_logic 1 signal 38 } 
	{ X_buf_1_3_q1 sc_in sc_lv 16 signal 38 } 
	{ X_buf_1_4_address0 sc_out sc_lv 8 signal 39 } 
	{ X_buf_1_4_ce0 sc_out sc_logic 1 signal 39 } 
	{ X_buf_1_4_q0 sc_in sc_lv 16 signal 39 } 
	{ X_buf_1_4_address1 sc_out sc_lv 8 signal 39 } 
	{ X_buf_1_4_ce1 sc_out sc_logic 1 signal 39 } 
	{ X_buf_1_4_q1 sc_in sc_lv 16 signal 39 } 
	{ X_buf_1_5_address0 sc_out sc_lv 8 signal 40 } 
	{ X_buf_1_5_ce0 sc_out sc_logic 1 signal 40 } 
	{ X_buf_1_5_q0 sc_in sc_lv 16 signal 40 } 
	{ X_buf_1_5_address1 sc_out sc_lv 8 signal 40 } 
	{ X_buf_1_5_ce1 sc_out sc_logic 1 signal 40 } 
	{ X_buf_1_5_q1 sc_in sc_lv 16 signal 40 } 
	{ X_buf_1_6_address0 sc_out sc_lv 8 signal 41 } 
	{ X_buf_1_6_ce0 sc_out sc_logic 1 signal 41 } 
	{ X_buf_1_6_q0 sc_in sc_lv 16 signal 41 } 
	{ X_buf_1_6_address1 sc_out sc_lv 8 signal 41 } 
	{ X_buf_1_6_ce1 sc_out sc_logic 1 signal 41 } 
	{ X_buf_1_6_q1 sc_in sc_lv 16 signal 41 } 
	{ X_buf_2_0_address0 sc_out sc_lv 8 signal 42 } 
	{ X_buf_2_0_ce0 sc_out sc_logic 1 signal 42 } 
	{ X_buf_2_0_q0 sc_in sc_lv 16 signal 42 } 
	{ X_buf_2_0_address1 sc_out sc_lv 8 signal 42 } 
	{ X_buf_2_0_ce1 sc_out sc_logic 1 signal 42 } 
	{ X_buf_2_0_q1 sc_in sc_lv 16 signal 42 } 
	{ X_buf_2_1_address0 sc_out sc_lv 8 signal 43 } 
	{ X_buf_2_1_ce0 sc_out sc_logic 1 signal 43 } 
	{ X_buf_2_1_q0 sc_in sc_lv 16 signal 43 } 
	{ X_buf_2_1_address1 sc_out sc_lv 8 signal 43 } 
	{ X_buf_2_1_ce1 sc_out sc_logic 1 signal 43 } 
	{ X_buf_2_1_q1 sc_in sc_lv 16 signal 43 } 
	{ X_buf_2_2_address0 sc_out sc_lv 8 signal 44 } 
	{ X_buf_2_2_ce0 sc_out sc_logic 1 signal 44 } 
	{ X_buf_2_2_q0 sc_in sc_lv 16 signal 44 } 
	{ X_buf_2_2_address1 sc_out sc_lv 8 signal 44 } 
	{ X_buf_2_2_ce1 sc_out sc_logic 1 signal 44 } 
	{ X_buf_2_2_q1 sc_in sc_lv 16 signal 44 } 
	{ X_buf_2_3_address0 sc_out sc_lv 8 signal 45 } 
	{ X_buf_2_3_ce0 sc_out sc_logic 1 signal 45 } 
	{ X_buf_2_3_q0 sc_in sc_lv 16 signal 45 } 
	{ X_buf_2_3_address1 sc_out sc_lv 8 signal 45 } 
	{ X_buf_2_3_ce1 sc_out sc_logic 1 signal 45 } 
	{ X_buf_2_3_q1 sc_in sc_lv 16 signal 45 } 
	{ X_buf_2_4_address0 sc_out sc_lv 8 signal 46 } 
	{ X_buf_2_4_ce0 sc_out sc_logic 1 signal 46 } 
	{ X_buf_2_4_q0 sc_in sc_lv 16 signal 46 } 
	{ X_buf_2_4_address1 sc_out sc_lv 8 signal 46 } 
	{ X_buf_2_4_ce1 sc_out sc_logic 1 signal 46 } 
	{ X_buf_2_4_q1 sc_in sc_lv 16 signal 46 } 
	{ X_buf_2_5_address0 sc_out sc_lv 8 signal 47 } 
	{ X_buf_2_5_ce0 sc_out sc_logic 1 signal 47 } 
	{ X_buf_2_5_q0 sc_in sc_lv 16 signal 47 } 
	{ X_buf_2_5_address1 sc_out sc_lv 8 signal 47 } 
	{ X_buf_2_5_ce1 sc_out sc_logic 1 signal 47 } 
	{ X_buf_2_5_q1 sc_in sc_lv 16 signal 47 } 
	{ X_buf_2_6_address0 sc_out sc_lv 8 signal 48 } 
	{ X_buf_2_6_ce0 sc_out sc_logic 1 signal 48 } 
	{ X_buf_2_6_q0 sc_in sc_lv 16 signal 48 } 
	{ X_buf_2_6_address1 sc_out sc_lv 8 signal 48 } 
	{ X_buf_2_6_ce1 sc_out sc_logic 1 signal 48 } 
	{ X_buf_2_6_q1 sc_in sc_lv 16 signal 48 } 
	{ X_buf_3_0_address0 sc_out sc_lv 8 signal 49 } 
	{ X_buf_3_0_ce0 sc_out sc_logic 1 signal 49 } 
	{ X_buf_3_0_q0 sc_in sc_lv 16 signal 49 } 
	{ X_buf_3_0_address1 sc_out sc_lv 8 signal 49 } 
	{ X_buf_3_0_ce1 sc_out sc_logic 1 signal 49 } 
	{ X_buf_3_0_q1 sc_in sc_lv 16 signal 49 } 
	{ X_buf_3_1_address0 sc_out sc_lv 8 signal 50 } 
	{ X_buf_3_1_ce0 sc_out sc_logic 1 signal 50 } 
	{ X_buf_3_1_q0 sc_in sc_lv 16 signal 50 } 
	{ X_buf_3_1_address1 sc_out sc_lv 8 signal 50 } 
	{ X_buf_3_1_ce1 sc_out sc_logic 1 signal 50 } 
	{ X_buf_3_1_q1 sc_in sc_lv 16 signal 50 } 
	{ X_buf_3_2_address0 sc_out sc_lv 8 signal 51 } 
	{ X_buf_3_2_ce0 sc_out sc_logic 1 signal 51 } 
	{ X_buf_3_2_q0 sc_in sc_lv 16 signal 51 } 
	{ X_buf_3_2_address1 sc_out sc_lv 8 signal 51 } 
	{ X_buf_3_2_ce1 sc_out sc_logic 1 signal 51 } 
	{ X_buf_3_2_q1 sc_in sc_lv 16 signal 51 } 
	{ X_buf_3_3_address0 sc_out sc_lv 8 signal 52 } 
	{ X_buf_3_3_ce0 sc_out sc_logic 1 signal 52 } 
	{ X_buf_3_3_q0 sc_in sc_lv 16 signal 52 } 
	{ X_buf_3_3_address1 sc_out sc_lv 8 signal 52 } 
	{ X_buf_3_3_ce1 sc_out sc_logic 1 signal 52 } 
	{ X_buf_3_3_q1 sc_in sc_lv 16 signal 52 } 
	{ X_buf_3_4_address0 sc_out sc_lv 8 signal 53 } 
	{ X_buf_3_4_ce0 sc_out sc_logic 1 signal 53 } 
	{ X_buf_3_4_q0 sc_in sc_lv 16 signal 53 } 
	{ X_buf_3_4_address1 sc_out sc_lv 8 signal 53 } 
	{ X_buf_3_4_ce1 sc_out sc_logic 1 signal 53 } 
	{ X_buf_3_4_q1 sc_in sc_lv 16 signal 53 } 
	{ X_buf_3_5_address0 sc_out sc_lv 8 signal 54 } 
	{ X_buf_3_5_ce0 sc_out sc_logic 1 signal 54 } 
	{ X_buf_3_5_q0 sc_in sc_lv 16 signal 54 } 
	{ X_buf_3_5_address1 sc_out sc_lv 8 signal 54 } 
	{ X_buf_3_5_ce1 sc_out sc_logic 1 signal 54 } 
	{ X_buf_3_5_q1 sc_in sc_lv 16 signal 54 } 
	{ X_buf_3_6_address0 sc_out sc_lv 8 signal 55 } 
	{ X_buf_3_6_ce0 sc_out sc_logic 1 signal 55 } 
	{ X_buf_3_6_q0 sc_in sc_lv 16 signal 55 } 
	{ X_buf_3_6_address1 sc_out sc_lv 8 signal 55 } 
	{ X_buf_3_6_ce1 sc_out sc_logic 1 signal 55 } 
	{ X_buf_3_6_q1 sc_in sc_lv 16 signal 55 } 
	{ X_buf_4_0_address0 sc_out sc_lv 8 signal 56 } 
	{ X_buf_4_0_ce0 sc_out sc_logic 1 signal 56 } 
	{ X_buf_4_0_q0 sc_in sc_lv 16 signal 56 } 
	{ X_buf_4_0_address1 sc_out sc_lv 8 signal 56 } 
	{ X_buf_4_0_ce1 sc_out sc_logic 1 signal 56 } 
	{ X_buf_4_0_q1 sc_in sc_lv 16 signal 56 } 
	{ X_buf_4_1_address0 sc_out sc_lv 8 signal 57 } 
	{ X_buf_4_1_ce0 sc_out sc_logic 1 signal 57 } 
	{ X_buf_4_1_q0 sc_in sc_lv 16 signal 57 } 
	{ X_buf_4_1_address1 sc_out sc_lv 8 signal 57 } 
	{ X_buf_4_1_ce1 sc_out sc_logic 1 signal 57 } 
	{ X_buf_4_1_q1 sc_in sc_lv 16 signal 57 } 
	{ X_buf_4_2_address0 sc_out sc_lv 8 signal 58 } 
	{ X_buf_4_2_ce0 sc_out sc_logic 1 signal 58 } 
	{ X_buf_4_2_q0 sc_in sc_lv 16 signal 58 } 
	{ X_buf_4_2_address1 sc_out sc_lv 8 signal 58 } 
	{ X_buf_4_2_ce1 sc_out sc_logic 1 signal 58 } 
	{ X_buf_4_2_q1 sc_in sc_lv 16 signal 58 } 
	{ X_buf_4_3_address0 sc_out sc_lv 8 signal 59 } 
	{ X_buf_4_3_ce0 sc_out sc_logic 1 signal 59 } 
	{ X_buf_4_3_q0 sc_in sc_lv 16 signal 59 } 
	{ X_buf_4_3_address1 sc_out sc_lv 8 signal 59 } 
	{ X_buf_4_3_ce1 sc_out sc_logic 1 signal 59 } 
	{ X_buf_4_3_q1 sc_in sc_lv 16 signal 59 } 
	{ X_buf_4_4_address0 sc_out sc_lv 8 signal 60 } 
	{ X_buf_4_4_ce0 sc_out sc_logic 1 signal 60 } 
	{ X_buf_4_4_q0 sc_in sc_lv 16 signal 60 } 
	{ X_buf_4_4_address1 sc_out sc_lv 8 signal 60 } 
	{ X_buf_4_4_ce1 sc_out sc_logic 1 signal 60 } 
	{ X_buf_4_4_q1 sc_in sc_lv 16 signal 60 } 
	{ X_buf_4_5_address0 sc_out sc_lv 8 signal 61 } 
	{ X_buf_4_5_ce0 sc_out sc_logic 1 signal 61 } 
	{ X_buf_4_5_q0 sc_in sc_lv 16 signal 61 } 
	{ X_buf_4_5_address1 sc_out sc_lv 8 signal 61 } 
	{ X_buf_4_5_ce1 sc_out sc_logic 1 signal 61 } 
	{ X_buf_4_5_q1 sc_in sc_lv 16 signal 61 } 
	{ X_buf_4_6_address0 sc_out sc_lv 8 signal 62 } 
	{ X_buf_4_6_ce0 sc_out sc_logic 1 signal 62 } 
	{ X_buf_4_6_q0 sc_in sc_lv 16 signal 62 } 
	{ X_buf_4_6_address1 sc_out sc_lv 8 signal 62 } 
	{ X_buf_4_6_ce1 sc_out sc_logic 1 signal 62 } 
	{ X_buf_4_6_q1 sc_in sc_lv 16 signal 62 } 
	{ X_buf_5_0_address0 sc_out sc_lv 8 signal 63 } 
	{ X_buf_5_0_ce0 sc_out sc_logic 1 signal 63 } 
	{ X_buf_5_0_q0 sc_in sc_lv 16 signal 63 } 
	{ X_buf_5_0_address1 sc_out sc_lv 8 signal 63 } 
	{ X_buf_5_0_ce1 sc_out sc_logic 1 signal 63 } 
	{ X_buf_5_0_q1 sc_in sc_lv 16 signal 63 } 
	{ X_buf_5_1_address0 sc_out sc_lv 8 signal 64 } 
	{ X_buf_5_1_ce0 sc_out sc_logic 1 signal 64 } 
	{ X_buf_5_1_q0 sc_in sc_lv 16 signal 64 } 
	{ X_buf_5_1_address1 sc_out sc_lv 8 signal 64 } 
	{ X_buf_5_1_ce1 sc_out sc_logic 1 signal 64 } 
	{ X_buf_5_1_q1 sc_in sc_lv 16 signal 64 } 
	{ X_buf_5_2_address0 sc_out sc_lv 8 signal 65 } 
	{ X_buf_5_2_ce0 sc_out sc_logic 1 signal 65 } 
	{ X_buf_5_2_q0 sc_in sc_lv 16 signal 65 } 
	{ X_buf_5_2_address1 sc_out sc_lv 8 signal 65 } 
	{ X_buf_5_2_ce1 sc_out sc_logic 1 signal 65 } 
	{ X_buf_5_2_q1 sc_in sc_lv 16 signal 65 } 
	{ X_buf_5_3_address0 sc_out sc_lv 8 signal 66 } 
	{ X_buf_5_3_ce0 sc_out sc_logic 1 signal 66 } 
	{ X_buf_5_3_q0 sc_in sc_lv 16 signal 66 } 
	{ X_buf_5_3_address1 sc_out sc_lv 8 signal 66 } 
	{ X_buf_5_3_ce1 sc_out sc_logic 1 signal 66 } 
	{ X_buf_5_3_q1 sc_in sc_lv 16 signal 66 } 
	{ X_buf_5_4_address0 sc_out sc_lv 8 signal 67 } 
	{ X_buf_5_4_ce0 sc_out sc_logic 1 signal 67 } 
	{ X_buf_5_4_q0 sc_in sc_lv 16 signal 67 } 
	{ X_buf_5_4_address1 sc_out sc_lv 8 signal 67 } 
	{ X_buf_5_4_ce1 sc_out sc_logic 1 signal 67 } 
	{ X_buf_5_4_q1 sc_in sc_lv 16 signal 67 } 
	{ X_buf_5_5_address0 sc_out sc_lv 8 signal 68 } 
	{ X_buf_5_5_ce0 sc_out sc_logic 1 signal 68 } 
	{ X_buf_5_5_q0 sc_in sc_lv 16 signal 68 } 
	{ X_buf_5_5_address1 sc_out sc_lv 8 signal 68 } 
	{ X_buf_5_5_ce1 sc_out sc_logic 1 signal 68 } 
	{ X_buf_5_5_q1 sc_in sc_lv 16 signal 68 } 
	{ X_buf_5_6_address0 sc_out sc_lv 8 signal 69 } 
	{ X_buf_5_6_ce0 sc_out sc_logic 1 signal 69 } 
	{ X_buf_5_6_q0 sc_in sc_lv 16 signal 69 } 
	{ X_buf_5_6_address1 sc_out sc_lv 8 signal 69 } 
	{ X_buf_5_6_ce1 sc_out sc_logic 1 signal 69 } 
	{ X_buf_5_6_q1 sc_in sc_lv 16 signal 69 } 
	{ X_buf_6_0_address0 sc_out sc_lv 8 signal 70 } 
	{ X_buf_6_0_ce0 sc_out sc_logic 1 signal 70 } 
	{ X_buf_6_0_q0 sc_in sc_lv 16 signal 70 } 
	{ X_buf_6_0_address1 sc_out sc_lv 8 signal 70 } 
	{ X_buf_6_0_ce1 sc_out sc_logic 1 signal 70 } 
	{ X_buf_6_0_q1 sc_in sc_lv 16 signal 70 } 
	{ X_buf_6_1_address0 sc_out sc_lv 8 signal 71 } 
	{ X_buf_6_1_ce0 sc_out sc_logic 1 signal 71 } 
	{ X_buf_6_1_q0 sc_in sc_lv 16 signal 71 } 
	{ X_buf_6_1_address1 sc_out sc_lv 8 signal 71 } 
	{ X_buf_6_1_ce1 sc_out sc_logic 1 signal 71 } 
	{ X_buf_6_1_q1 sc_in sc_lv 16 signal 71 } 
	{ X_buf_6_2_address0 sc_out sc_lv 8 signal 72 } 
	{ X_buf_6_2_ce0 sc_out sc_logic 1 signal 72 } 
	{ X_buf_6_2_q0 sc_in sc_lv 16 signal 72 } 
	{ X_buf_6_2_address1 sc_out sc_lv 8 signal 72 } 
	{ X_buf_6_2_ce1 sc_out sc_logic 1 signal 72 } 
	{ X_buf_6_2_q1 sc_in sc_lv 16 signal 72 } 
	{ X_buf_6_3_address0 sc_out sc_lv 8 signal 73 } 
	{ X_buf_6_3_ce0 sc_out sc_logic 1 signal 73 } 
	{ X_buf_6_3_q0 sc_in sc_lv 16 signal 73 } 
	{ X_buf_6_3_address1 sc_out sc_lv 8 signal 73 } 
	{ X_buf_6_3_ce1 sc_out sc_logic 1 signal 73 } 
	{ X_buf_6_3_q1 sc_in sc_lv 16 signal 73 } 
	{ X_buf_6_4_address0 sc_out sc_lv 8 signal 74 } 
	{ X_buf_6_4_ce0 sc_out sc_logic 1 signal 74 } 
	{ X_buf_6_4_q0 sc_in sc_lv 16 signal 74 } 
	{ X_buf_6_4_address1 sc_out sc_lv 8 signal 74 } 
	{ X_buf_6_4_ce1 sc_out sc_logic 1 signal 74 } 
	{ X_buf_6_4_q1 sc_in sc_lv 16 signal 74 } 
	{ X_buf_6_5_address0 sc_out sc_lv 8 signal 75 } 
	{ X_buf_6_5_ce0 sc_out sc_logic 1 signal 75 } 
	{ X_buf_6_5_q0 sc_in sc_lv 16 signal 75 } 
	{ X_buf_6_5_address1 sc_out sc_lv 8 signal 75 } 
	{ X_buf_6_5_ce1 sc_out sc_logic 1 signal 75 } 
	{ X_buf_6_5_q1 sc_in sc_lv 16 signal 75 } 
	{ X_buf_6_6_address0 sc_out sc_lv 8 signal 76 } 
	{ X_buf_6_6_ce0 sc_out sc_logic 1 signal 76 } 
	{ X_buf_6_6_q0 sc_in sc_lv 16 signal 76 } 
	{ X_buf_6_6_address1 sc_out sc_lv 8 signal 76 } 
	{ X_buf_6_6_ce1 sc_out sc_logic 1 signal 76 } 
	{ X_buf_6_6_q1 sc_in sc_lv 16 signal 76 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 77 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 77 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 77 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 78 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 78 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 78 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 79 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 79 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 79 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 80 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 80 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 80 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 81 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 81 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 81 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 82 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 82 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 82 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 83 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 83 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 83 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 84 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 84 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 84 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 85 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 85 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 85 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 86 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 86 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 86 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 87 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 87 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 87 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 88 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 88 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 88 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 89 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 89 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 89 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 90 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 90 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 90 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 91 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 91 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 91 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 92 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 92 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 92 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 93 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 93 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 93 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 94 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 94 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 94 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 95 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 95 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 95 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 96 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 96 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 96 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 97 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 97 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 97 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 98 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 98 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 98 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 99 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 99 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 99 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 100 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 100 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 100 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 101 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 101 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 101 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 102 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 102 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 102 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 103 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 103 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 103 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 104 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 104 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 104 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 105 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 105 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 105 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 106 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 106 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 106 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 107 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 107 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 107 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 108 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 108 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 108 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 109 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 109 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 109 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 110 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 110 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 110 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 111 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 111 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 111 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 112 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 112 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 112 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 113 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 113 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 113 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 114 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 114 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 114 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 115 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 115 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 115 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 116 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 116 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 116 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 117 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 117 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 117 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 118 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 118 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 118 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 119 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 119 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 119 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 120 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 120 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 120 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 121 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 121 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 121 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 122 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 122 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 122 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 123 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 123 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 123 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 124 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 124 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 124 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 125 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 125 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 125 } 
	{ p_read sc_in sc_lv 16 signal 126 } 
	{ p_read1 sc_in sc_lv 16 signal 127 } 
	{ p_read2 sc_in sc_lv 16 signal 128 } 
	{ p_read3 sc_in sc_lv 16 signal 129 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_0", "role": "d0" }} , 
 	{ "name": "Y_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_0", "role": "q0" }} , 
 	{ "name": "Y_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0_1", "role": "address0" }} , 
 	{ "name": "Y_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_1", "role": "we0" }} , 
 	{ "name": "Y_buf_0_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_1", "role": "d0" }} , 
 	{ "name": "Y_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_1", "role": "q0" }} , 
 	{ "name": "Y_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0_2", "role": "address0" }} , 
 	{ "name": "Y_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_2", "role": "we0" }} , 
 	{ "name": "Y_buf_0_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_2", "role": "d0" }} , 
 	{ "name": "Y_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_2", "role": "q0" }} , 
 	{ "name": "Y_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0_3", "role": "address0" }} , 
 	{ "name": "Y_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_3", "role": "we0" }} , 
 	{ "name": "Y_buf_0_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_3", "role": "d0" }} , 
 	{ "name": "Y_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_3", "role": "q0" }} , 
 	{ "name": "Y_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0_4", "role": "address0" }} , 
 	{ "name": "Y_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_4", "role": "we0" }} , 
 	{ "name": "Y_buf_0_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_4", "role": "d0" }} , 
 	{ "name": "Y_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_4", "role": "q0" }} , 
 	{ "name": "Y_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0_5", "role": "address0" }} , 
 	{ "name": "Y_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_5", "role": "we0" }} , 
 	{ "name": "Y_buf_0_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_5", "role": "d0" }} , 
 	{ "name": "Y_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_5", "role": "q0" }} , 
 	{ "name": "Y_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0_6", "role": "address0" }} , 
 	{ "name": "Y_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_6", "role": "we0" }} , 
 	{ "name": "Y_buf_0_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_6", "role": "d0" }} , 
 	{ "name": "Y_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_6", "role": "q0" }} , 
 	{ "name": "Y_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1_0", "role": "address0" }} , 
 	{ "name": "Y_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_0", "role": "we0" }} , 
 	{ "name": "Y_buf_1_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_0", "role": "q0" }} , 
 	{ "name": "Y_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_1", "role": "d0" }} , 
 	{ "name": "Y_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_1", "role": "q0" }} , 
 	{ "name": "Y_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1_2", "role": "address0" }} , 
 	{ "name": "Y_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_2", "role": "we0" }} , 
 	{ "name": "Y_buf_1_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_2", "role": "d0" }} , 
 	{ "name": "Y_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_2", "role": "q0" }} , 
 	{ "name": "Y_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1_3", "role": "address0" }} , 
 	{ "name": "Y_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_3", "role": "we0" }} , 
 	{ "name": "Y_buf_1_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_3", "role": "d0" }} , 
 	{ "name": "Y_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_3", "role": "q0" }} , 
 	{ "name": "Y_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1_4", "role": "address0" }} , 
 	{ "name": "Y_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_4", "role": "we0" }} , 
 	{ "name": "Y_buf_1_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_4", "role": "d0" }} , 
 	{ "name": "Y_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_4", "role": "q0" }} , 
 	{ "name": "Y_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1_5", "role": "address0" }} , 
 	{ "name": "Y_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_5", "role": "we0" }} , 
 	{ "name": "Y_buf_1_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_5", "role": "d0" }} , 
 	{ "name": "Y_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_5", "role": "q0" }} , 
 	{ "name": "Y_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1_6", "role": "address0" }} , 
 	{ "name": "Y_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_6", "role": "we0" }} , 
 	{ "name": "Y_buf_1_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_6", "role": "d0" }} , 
 	{ "name": "Y_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_6", "role": "q0" }} , 
 	{ "name": "Y_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2_0", "role": "address0" }} , 
 	{ "name": "Y_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_0", "role": "we0" }} , 
 	{ "name": "Y_buf_2_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_0", "role": "d0" }} , 
 	{ "name": "Y_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_0", "role": "q0" }} , 
 	{ "name": "Y_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2_1", "role": "address0" }} , 
 	{ "name": "Y_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_1", "role": "we0" }} , 
 	{ "name": "Y_buf_2_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_1", "role": "q0" }} , 
 	{ "name": "Y_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_2", "role": "d0" }} , 
 	{ "name": "Y_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_2", "role": "q0" }} , 
 	{ "name": "Y_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2_3", "role": "address0" }} , 
 	{ "name": "Y_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_3", "role": "we0" }} , 
 	{ "name": "Y_buf_2_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_3", "role": "d0" }} , 
 	{ "name": "Y_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_3", "role": "q0" }} , 
 	{ "name": "Y_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2_4", "role": "address0" }} , 
 	{ "name": "Y_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_4", "role": "we0" }} , 
 	{ "name": "Y_buf_2_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_4", "role": "d0" }} , 
 	{ "name": "Y_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_4", "role": "q0" }} , 
 	{ "name": "Y_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2_5", "role": "address0" }} , 
 	{ "name": "Y_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_5", "role": "we0" }} , 
 	{ "name": "Y_buf_2_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_5", "role": "d0" }} , 
 	{ "name": "Y_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_5", "role": "q0" }} , 
 	{ "name": "Y_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2_6", "role": "address0" }} , 
 	{ "name": "Y_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_6", "role": "we0" }} , 
 	{ "name": "Y_buf_2_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_6", "role": "d0" }} , 
 	{ "name": "Y_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_6", "role": "q0" }} , 
 	{ "name": "Y_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3_0", "role": "address0" }} , 
 	{ "name": "Y_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_0", "role": "we0" }} , 
 	{ "name": "Y_buf_3_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_0", "role": "d0" }} , 
 	{ "name": "Y_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_0", "role": "q0" }} , 
 	{ "name": "Y_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3_1", "role": "address0" }} , 
 	{ "name": "Y_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_1", "role": "we0" }} , 
 	{ "name": "Y_buf_3_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_1", "role": "d0" }} , 
 	{ "name": "Y_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_1", "role": "q0" }} , 
 	{ "name": "Y_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3_2", "role": "address0" }} , 
 	{ "name": "Y_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_2", "role": "we0" }} , 
 	{ "name": "Y_buf_3_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_2", "role": "q0" }} , 
 	{ "name": "Y_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_3", "role": "d0" }} , 
 	{ "name": "Y_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_3", "role": "q0" }} , 
 	{ "name": "Y_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3_4", "role": "address0" }} , 
 	{ "name": "Y_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_4", "role": "we0" }} , 
 	{ "name": "Y_buf_3_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_4", "role": "d0" }} , 
 	{ "name": "Y_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_4", "role": "q0" }} , 
 	{ "name": "Y_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3_5", "role": "address0" }} , 
 	{ "name": "Y_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_5", "role": "we0" }} , 
 	{ "name": "Y_buf_3_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_5", "role": "d0" }} , 
 	{ "name": "Y_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_5", "role": "q0" }} , 
 	{ "name": "Y_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3_6", "role": "address0" }} , 
 	{ "name": "Y_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_6", "role": "we0" }} , 
 	{ "name": "Y_buf_3_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_6", "role": "d0" }} , 
 	{ "name": "Y_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_6", "role": "q0" }} , 
 	{ "name": "X_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_0", "role": "address0" }} , 
 	{ "name": "X_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_0", "role": "ce0" }} , 
 	{ "name": "X_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_0", "role": "q0" }} , 
 	{ "name": "X_buf_0_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_0", "role": "address1" }} , 
 	{ "name": "X_buf_0_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_0", "role": "ce1" }} , 
 	{ "name": "X_buf_0_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_0", "role": "q1" }} , 
 	{ "name": "X_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_1", "role": "address0" }} , 
 	{ "name": "X_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_1", "role": "ce0" }} , 
 	{ "name": "X_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_1", "role": "q0" }} , 
 	{ "name": "X_buf_0_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_1", "role": "address1" }} , 
 	{ "name": "X_buf_0_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_1", "role": "ce1" }} , 
 	{ "name": "X_buf_0_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_1", "role": "q1" }} , 
 	{ "name": "X_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_2", "role": "address0" }} , 
 	{ "name": "X_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_2", "role": "ce0" }} , 
 	{ "name": "X_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_2", "role": "q0" }} , 
 	{ "name": "X_buf_0_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_2", "role": "address1" }} , 
 	{ "name": "X_buf_0_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_2", "role": "ce1" }} , 
 	{ "name": "X_buf_0_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_2", "role": "q1" }} , 
 	{ "name": "X_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_3", "role": "address0" }} , 
 	{ "name": "X_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_3", "role": "ce0" }} , 
 	{ "name": "X_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_3", "role": "q0" }} , 
 	{ "name": "X_buf_0_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_3", "role": "address1" }} , 
 	{ "name": "X_buf_0_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_3", "role": "ce1" }} , 
 	{ "name": "X_buf_0_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_3", "role": "q1" }} , 
 	{ "name": "X_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_4", "role": "address0" }} , 
 	{ "name": "X_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_4", "role": "ce0" }} , 
 	{ "name": "X_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_4", "role": "q0" }} , 
 	{ "name": "X_buf_0_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_4", "role": "address1" }} , 
 	{ "name": "X_buf_0_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_4", "role": "ce1" }} , 
 	{ "name": "X_buf_0_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_4", "role": "q1" }} , 
 	{ "name": "X_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_5", "role": "address0" }} , 
 	{ "name": "X_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_5", "role": "ce0" }} , 
 	{ "name": "X_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_5", "role": "q0" }} , 
 	{ "name": "X_buf_0_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_5", "role": "address1" }} , 
 	{ "name": "X_buf_0_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_5", "role": "ce1" }} , 
 	{ "name": "X_buf_0_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_5", "role": "q1" }} , 
 	{ "name": "X_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_6", "role": "address0" }} , 
 	{ "name": "X_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_6", "role": "ce0" }} , 
 	{ "name": "X_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_6", "role": "q0" }} , 
 	{ "name": "X_buf_0_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0_6", "role": "address1" }} , 
 	{ "name": "X_buf_0_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0_6", "role": "ce1" }} , 
 	{ "name": "X_buf_0_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0_6", "role": "q1" }} , 
 	{ "name": "X_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_0", "role": "address0" }} , 
 	{ "name": "X_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_0", "role": "ce0" }} , 
 	{ "name": "X_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_0", "role": "q0" }} , 
 	{ "name": "X_buf_1_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_0", "role": "address1" }} , 
 	{ "name": "X_buf_1_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_0", "role": "ce1" }} , 
 	{ "name": "X_buf_1_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_0", "role": "q1" }} , 
 	{ "name": "X_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_1", "role": "address0" }} , 
 	{ "name": "X_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_1", "role": "ce0" }} , 
 	{ "name": "X_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_1", "role": "q0" }} , 
 	{ "name": "X_buf_1_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_1", "role": "address1" }} , 
 	{ "name": "X_buf_1_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_1", "role": "ce1" }} , 
 	{ "name": "X_buf_1_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_1", "role": "q1" }} , 
 	{ "name": "X_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_2", "role": "address0" }} , 
 	{ "name": "X_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_2", "role": "ce0" }} , 
 	{ "name": "X_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_2", "role": "q0" }} , 
 	{ "name": "X_buf_1_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_2", "role": "address1" }} , 
 	{ "name": "X_buf_1_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_2", "role": "ce1" }} , 
 	{ "name": "X_buf_1_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_2", "role": "q1" }} , 
 	{ "name": "X_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_3", "role": "address0" }} , 
 	{ "name": "X_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_3", "role": "ce0" }} , 
 	{ "name": "X_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_3", "role": "q0" }} , 
 	{ "name": "X_buf_1_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_3", "role": "address1" }} , 
 	{ "name": "X_buf_1_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_3", "role": "ce1" }} , 
 	{ "name": "X_buf_1_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_3", "role": "q1" }} , 
 	{ "name": "X_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_4", "role": "address0" }} , 
 	{ "name": "X_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_4", "role": "ce0" }} , 
 	{ "name": "X_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_4", "role": "q0" }} , 
 	{ "name": "X_buf_1_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_4", "role": "address1" }} , 
 	{ "name": "X_buf_1_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_4", "role": "ce1" }} , 
 	{ "name": "X_buf_1_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_4", "role": "q1" }} , 
 	{ "name": "X_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_5", "role": "address0" }} , 
 	{ "name": "X_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_5", "role": "ce0" }} , 
 	{ "name": "X_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_5", "role": "q0" }} , 
 	{ "name": "X_buf_1_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_5", "role": "address1" }} , 
 	{ "name": "X_buf_1_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_5", "role": "ce1" }} , 
 	{ "name": "X_buf_1_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_5", "role": "q1" }} , 
 	{ "name": "X_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_6", "role": "address0" }} , 
 	{ "name": "X_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_6", "role": "ce0" }} , 
 	{ "name": "X_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_6", "role": "q0" }} , 
 	{ "name": "X_buf_1_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1_6", "role": "address1" }} , 
 	{ "name": "X_buf_1_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1_6", "role": "ce1" }} , 
 	{ "name": "X_buf_1_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1_6", "role": "q1" }} , 
 	{ "name": "X_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_0", "role": "address0" }} , 
 	{ "name": "X_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_0", "role": "ce0" }} , 
 	{ "name": "X_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_0", "role": "q0" }} , 
 	{ "name": "X_buf_2_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_0", "role": "address1" }} , 
 	{ "name": "X_buf_2_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_0", "role": "ce1" }} , 
 	{ "name": "X_buf_2_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_0", "role": "q1" }} , 
 	{ "name": "X_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_1", "role": "address0" }} , 
 	{ "name": "X_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_1", "role": "ce0" }} , 
 	{ "name": "X_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_1", "role": "q0" }} , 
 	{ "name": "X_buf_2_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_1", "role": "address1" }} , 
 	{ "name": "X_buf_2_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_1", "role": "ce1" }} , 
 	{ "name": "X_buf_2_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_1", "role": "q1" }} , 
 	{ "name": "X_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_2", "role": "address0" }} , 
 	{ "name": "X_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_2", "role": "ce0" }} , 
 	{ "name": "X_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_2", "role": "q0" }} , 
 	{ "name": "X_buf_2_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_2", "role": "address1" }} , 
 	{ "name": "X_buf_2_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_2", "role": "ce1" }} , 
 	{ "name": "X_buf_2_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_2", "role": "q1" }} , 
 	{ "name": "X_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_3", "role": "address0" }} , 
 	{ "name": "X_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_3", "role": "ce0" }} , 
 	{ "name": "X_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_3", "role": "q0" }} , 
 	{ "name": "X_buf_2_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_3", "role": "address1" }} , 
 	{ "name": "X_buf_2_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_3", "role": "ce1" }} , 
 	{ "name": "X_buf_2_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_3", "role": "q1" }} , 
 	{ "name": "X_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_4", "role": "address0" }} , 
 	{ "name": "X_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_4", "role": "ce0" }} , 
 	{ "name": "X_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_4", "role": "q0" }} , 
 	{ "name": "X_buf_2_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_4", "role": "address1" }} , 
 	{ "name": "X_buf_2_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_4", "role": "ce1" }} , 
 	{ "name": "X_buf_2_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_4", "role": "q1" }} , 
 	{ "name": "X_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_5", "role": "address0" }} , 
 	{ "name": "X_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_5", "role": "ce0" }} , 
 	{ "name": "X_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_5", "role": "q0" }} , 
 	{ "name": "X_buf_2_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_5", "role": "address1" }} , 
 	{ "name": "X_buf_2_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_5", "role": "ce1" }} , 
 	{ "name": "X_buf_2_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_5", "role": "q1" }} , 
 	{ "name": "X_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_6", "role": "address0" }} , 
 	{ "name": "X_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_6", "role": "ce0" }} , 
 	{ "name": "X_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_6", "role": "q0" }} , 
 	{ "name": "X_buf_2_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2_6", "role": "address1" }} , 
 	{ "name": "X_buf_2_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2_6", "role": "ce1" }} , 
 	{ "name": "X_buf_2_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2_6", "role": "q1" }} , 
 	{ "name": "X_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_0", "role": "address0" }} , 
 	{ "name": "X_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_0", "role": "ce0" }} , 
 	{ "name": "X_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_0", "role": "q0" }} , 
 	{ "name": "X_buf_3_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_0", "role": "address1" }} , 
 	{ "name": "X_buf_3_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_0", "role": "ce1" }} , 
 	{ "name": "X_buf_3_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_0", "role": "q1" }} , 
 	{ "name": "X_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_1", "role": "address0" }} , 
 	{ "name": "X_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_1", "role": "ce0" }} , 
 	{ "name": "X_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_1", "role": "q0" }} , 
 	{ "name": "X_buf_3_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_1", "role": "address1" }} , 
 	{ "name": "X_buf_3_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_1", "role": "ce1" }} , 
 	{ "name": "X_buf_3_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_1", "role": "q1" }} , 
 	{ "name": "X_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_2", "role": "address0" }} , 
 	{ "name": "X_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_2", "role": "ce0" }} , 
 	{ "name": "X_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_2", "role": "q0" }} , 
 	{ "name": "X_buf_3_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_2", "role": "address1" }} , 
 	{ "name": "X_buf_3_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_2", "role": "ce1" }} , 
 	{ "name": "X_buf_3_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_2", "role": "q1" }} , 
 	{ "name": "X_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_3", "role": "address0" }} , 
 	{ "name": "X_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_3", "role": "ce0" }} , 
 	{ "name": "X_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_3", "role": "q0" }} , 
 	{ "name": "X_buf_3_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_3", "role": "address1" }} , 
 	{ "name": "X_buf_3_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_3", "role": "ce1" }} , 
 	{ "name": "X_buf_3_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_3", "role": "q1" }} , 
 	{ "name": "X_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_4", "role": "address0" }} , 
 	{ "name": "X_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_4", "role": "ce0" }} , 
 	{ "name": "X_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_4", "role": "q0" }} , 
 	{ "name": "X_buf_3_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_4", "role": "address1" }} , 
 	{ "name": "X_buf_3_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_4", "role": "ce1" }} , 
 	{ "name": "X_buf_3_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_4", "role": "q1" }} , 
 	{ "name": "X_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_5", "role": "address0" }} , 
 	{ "name": "X_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_5", "role": "ce0" }} , 
 	{ "name": "X_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_5", "role": "q0" }} , 
 	{ "name": "X_buf_3_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_5", "role": "address1" }} , 
 	{ "name": "X_buf_3_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_5", "role": "ce1" }} , 
 	{ "name": "X_buf_3_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_5", "role": "q1" }} , 
 	{ "name": "X_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_6", "role": "address0" }} , 
 	{ "name": "X_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_6", "role": "ce0" }} , 
 	{ "name": "X_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_6", "role": "q0" }} , 
 	{ "name": "X_buf_3_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3_6", "role": "address1" }} , 
 	{ "name": "X_buf_3_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3_6", "role": "ce1" }} , 
 	{ "name": "X_buf_3_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3_6", "role": "q1" }} , 
 	{ "name": "X_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_0", "role": "address0" }} , 
 	{ "name": "X_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_0", "role": "ce0" }} , 
 	{ "name": "X_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_0", "role": "q0" }} , 
 	{ "name": "X_buf_4_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_0", "role": "address1" }} , 
 	{ "name": "X_buf_4_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_0", "role": "ce1" }} , 
 	{ "name": "X_buf_4_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_0", "role": "q1" }} , 
 	{ "name": "X_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_1", "role": "address0" }} , 
 	{ "name": "X_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_1", "role": "ce0" }} , 
 	{ "name": "X_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_1", "role": "q0" }} , 
 	{ "name": "X_buf_4_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_1", "role": "address1" }} , 
 	{ "name": "X_buf_4_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_1", "role": "ce1" }} , 
 	{ "name": "X_buf_4_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_1", "role": "q1" }} , 
 	{ "name": "X_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_2", "role": "address0" }} , 
 	{ "name": "X_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_2", "role": "ce0" }} , 
 	{ "name": "X_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_2", "role": "q0" }} , 
 	{ "name": "X_buf_4_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_2", "role": "address1" }} , 
 	{ "name": "X_buf_4_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_2", "role": "ce1" }} , 
 	{ "name": "X_buf_4_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_2", "role": "q1" }} , 
 	{ "name": "X_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_3", "role": "address0" }} , 
 	{ "name": "X_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_3", "role": "ce0" }} , 
 	{ "name": "X_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_3", "role": "q0" }} , 
 	{ "name": "X_buf_4_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_3", "role": "address1" }} , 
 	{ "name": "X_buf_4_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_3", "role": "ce1" }} , 
 	{ "name": "X_buf_4_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_3", "role": "q1" }} , 
 	{ "name": "X_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_4", "role": "address0" }} , 
 	{ "name": "X_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_4", "role": "ce0" }} , 
 	{ "name": "X_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_4", "role": "q0" }} , 
 	{ "name": "X_buf_4_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_4", "role": "address1" }} , 
 	{ "name": "X_buf_4_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_4", "role": "ce1" }} , 
 	{ "name": "X_buf_4_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_4", "role": "q1" }} , 
 	{ "name": "X_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_5", "role": "address0" }} , 
 	{ "name": "X_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_5", "role": "ce0" }} , 
 	{ "name": "X_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_5", "role": "q0" }} , 
 	{ "name": "X_buf_4_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_5", "role": "address1" }} , 
 	{ "name": "X_buf_4_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_5", "role": "ce1" }} , 
 	{ "name": "X_buf_4_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_5", "role": "q1" }} , 
 	{ "name": "X_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_6", "role": "address0" }} , 
 	{ "name": "X_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_6", "role": "ce0" }} , 
 	{ "name": "X_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_6", "role": "q0" }} , 
 	{ "name": "X_buf_4_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4_6", "role": "address1" }} , 
 	{ "name": "X_buf_4_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4_6", "role": "ce1" }} , 
 	{ "name": "X_buf_4_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4_6", "role": "q1" }} , 
 	{ "name": "X_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_0", "role": "address0" }} , 
 	{ "name": "X_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_0", "role": "ce0" }} , 
 	{ "name": "X_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_0", "role": "q0" }} , 
 	{ "name": "X_buf_5_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_0", "role": "address1" }} , 
 	{ "name": "X_buf_5_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_0", "role": "ce1" }} , 
 	{ "name": "X_buf_5_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_0", "role": "q1" }} , 
 	{ "name": "X_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_1", "role": "address0" }} , 
 	{ "name": "X_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_1", "role": "ce0" }} , 
 	{ "name": "X_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_1", "role": "q0" }} , 
 	{ "name": "X_buf_5_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_1", "role": "address1" }} , 
 	{ "name": "X_buf_5_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_1", "role": "ce1" }} , 
 	{ "name": "X_buf_5_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_1", "role": "q1" }} , 
 	{ "name": "X_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_2", "role": "address0" }} , 
 	{ "name": "X_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_2", "role": "ce0" }} , 
 	{ "name": "X_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_2", "role": "q0" }} , 
 	{ "name": "X_buf_5_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_2", "role": "address1" }} , 
 	{ "name": "X_buf_5_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_2", "role": "ce1" }} , 
 	{ "name": "X_buf_5_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_2", "role": "q1" }} , 
 	{ "name": "X_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_3", "role": "address0" }} , 
 	{ "name": "X_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_3", "role": "ce0" }} , 
 	{ "name": "X_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_3", "role": "q0" }} , 
 	{ "name": "X_buf_5_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_3", "role": "address1" }} , 
 	{ "name": "X_buf_5_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_3", "role": "ce1" }} , 
 	{ "name": "X_buf_5_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_3", "role": "q1" }} , 
 	{ "name": "X_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_4", "role": "address0" }} , 
 	{ "name": "X_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_4", "role": "ce0" }} , 
 	{ "name": "X_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_4", "role": "q0" }} , 
 	{ "name": "X_buf_5_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_4", "role": "address1" }} , 
 	{ "name": "X_buf_5_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_4", "role": "ce1" }} , 
 	{ "name": "X_buf_5_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_4", "role": "q1" }} , 
 	{ "name": "X_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_5", "role": "address0" }} , 
 	{ "name": "X_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_5", "role": "ce0" }} , 
 	{ "name": "X_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_5", "role": "q0" }} , 
 	{ "name": "X_buf_5_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_5", "role": "address1" }} , 
 	{ "name": "X_buf_5_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_5", "role": "ce1" }} , 
 	{ "name": "X_buf_5_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_5", "role": "q1" }} , 
 	{ "name": "X_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_6", "role": "address0" }} , 
 	{ "name": "X_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_6", "role": "ce0" }} , 
 	{ "name": "X_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_6", "role": "q0" }} , 
 	{ "name": "X_buf_5_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5_6", "role": "address1" }} , 
 	{ "name": "X_buf_5_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5_6", "role": "ce1" }} , 
 	{ "name": "X_buf_5_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5_6", "role": "q1" }} , 
 	{ "name": "X_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_0", "role": "address0" }} , 
 	{ "name": "X_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_0", "role": "ce0" }} , 
 	{ "name": "X_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_0", "role": "q0" }} , 
 	{ "name": "X_buf_6_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_0", "role": "address1" }} , 
 	{ "name": "X_buf_6_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_0", "role": "ce1" }} , 
 	{ "name": "X_buf_6_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_0", "role": "q1" }} , 
 	{ "name": "X_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_1", "role": "address0" }} , 
 	{ "name": "X_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_1", "role": "ce0" }} , 
 	{ "name": "X_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_1", "role": "q0" }} , 
 	{ "name": "X_buf_6_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_1", "role": "address1" }} , 
 	{ "name": "X_buf_6_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_1", "role": "ce1" }} , 
 	{ "name": "X_buf_6_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_1", "role": "q1" }} , 
 	{ "name": "X_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_2", "role": "address0" }} , 
 	{ "name": "X_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_2", "role": "ce0" }} , 
 	{ "name": "X_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_2", "role": "q0" }} , 
 	{ "name": "X_buf_6_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_2", "role": "address1" }} , 
 	{ "name": "X_buf_6_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_2", "role": "ce1" }} , 
 	{ "name": "X_buf_6_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_2", "role": "q1" }} , 
 	{ "name": "X_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_3", "role": "address0" }} , 
 	{ "name": "X_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_3", "role": "ce0" }} , 
 	{ "name": "X_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_3", "role": "q0" }} , 
 	{ "name": "X_buf_6_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_3", "role": "address1" }} , 
 	{ "name": "X_buf_6_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_3", "role": "ce1" }} , 
 	{ "name": "X_buf_6_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_3", "role": "q1" }} , 
 	{ "name": "X_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_4", "role": "address0" }} , 
 	{ "name": "X_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_4", "role": "ce0" }} , 
 	{ "name": "X_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_4", "role": "q0" }} , 
 	{ "name": "X_buf_6_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_4", "role": "address1" }} , 
 	{ "name": "X_buf_6_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_4", "role": "ce1" }} , 
 	{ "name": "X_buf_6_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_4", "role": "q1" }} , 
 	{ "name": "X_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_5", "role": "address0" }} , 
 	{ "name": "X_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_5", "role": "ce0" }} , 
 	{ "name": "X_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_5", "role": "q0" }} , 
 	{ "name": "X_buf_6_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_5", "role": "address1" }} , 
 	{ "name": "X_buf_6_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_5", "role": "ce1" }} , 
 	{ "name": "X_buf_6_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_5", "role": "q1" }} , 
 	{ "name": "X_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_6", "role": "address0" }} , 
 	{ "name": "X_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_6", "role": "ce0" }} , 
 	{ "name": "X_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_6", "role": "q0" }} , 
 	{ "name": "X_buf_6_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6_6", "role": "address1" }} , 
 	{ "name": "X_buf_6_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6_6", "role": "ce1" }} , 
 	{ "name": "X_buf_6_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6_6", "role": "q1" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "1081936", "EstimateLatencyMax" : "1081936",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0_0", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_0_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_0_1", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_0_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_0_2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_0_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_0_3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_0_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_0_4", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_0_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_0_5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_0_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_0_6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_0_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_1_0", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_1_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_1_1", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_1_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_1_2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_1_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_1_3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_1_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_1_4", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_1_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_1_5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_1_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_1_6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_1_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_2_0", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_2_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_2_1", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_2_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_2_2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_2_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_2_3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_2_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_2_4", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_2_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_2_5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_2_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_2_6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_2_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_3_0", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_3_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_3_1", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_3_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_3_2", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_3_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_3_3", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_3_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_3_4", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_3_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_3_5", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_3_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "Y_buf_3_6", "Type" : "Memory", "Direction" : "IO",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "Y_buf_3_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_0_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_0_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_0_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_0_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_0_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_0_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_0_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_0_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_0_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_0_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_0_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_0_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_0_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_0_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_1_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_1_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_1_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_1_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_1_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_1_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_1_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_1_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_1_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_1_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_1_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_1_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_1_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_1_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_2_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_2_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_2_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_2_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_2_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_2_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_2_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_2_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_2_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_2_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_2_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_2_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_2_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_2_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_3_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_3_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_3_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_3_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_3_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_3_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_3_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_3_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_3_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_3_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_3_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_3_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_3_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_3_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_4_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_4_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_4_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_4_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_4_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_4_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_4_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_4_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_4_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_4_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_4_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_4_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_4_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_4_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_5_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_5_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_5_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_5_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_5_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_5_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_5_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_5_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_5_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_5_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_5_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_5_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_5_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_5_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_6_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_6_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_6_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_6_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_6_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_6_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_6_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_6_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_6_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_6_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_6_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_6_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "X_buf_6_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "X_buf_6_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_0_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_0_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_0_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_0_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_0_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_0_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_0_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_1_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_1_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_1_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_1_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_1_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_1_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_1_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_2_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_2_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_2_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_2_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_2_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_2_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_2_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_3_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_3_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_3_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_3_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_3_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_3_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_3_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_4_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_4_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_4_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_4_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_4_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_4_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_4_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_5_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_5_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_5_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_5_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_5_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_5_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_5_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_6_0", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_6_1", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_6_2", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_6_3", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_6_4", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_6_5", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I",
				"SubConnect" : [
					{"ID" : "1", "SubInstance" : "grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Port" : "W_buf_6_6", "Inst_start_state" : "3", "Inst_end_state" : "4"}]},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304", "Parent" : "0", "Child" : ["2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61"],
		"CDFG" : "conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "1081933", "EstimateLatencyMax" : "1081933",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "sext_ln1319_2", "Type" : "None", "Direction" : "I"},
			{"Name" : "Y_buf_0_0", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_0_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_0_2", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_0_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_0_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_0_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_0_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_1_0", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_1_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_1_2", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_1_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_1_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_1_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_1_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_2_0", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_2_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_2_2", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_2_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_2_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_2_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_2_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_3_0", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_3_1", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_3_2", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_3_3", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_3_4", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_3_5", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "Y_buf_3_6", "Type" : "Memory", "Direction" : "IO"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_KERNEL_KERN_I_KERN_J", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "4", "FirstState" : "ap_ST_fsm_pp0_stage1", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage1_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter4", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter4", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "2", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.urem_6ns_4ns_3_10_1_U126", "Parent" : "1"},
	{"ID" : "3", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.urem_5ns_4ns_5_9_1_U127", "Parent" : "1"},
	{"ID" : "4", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.urem_6ns_4ns_3_10_1_U128", "Parent" : "1"},
	{"ID" : "5", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.urem_6ns_4ns_3_10_1_U129", "Parent" : "1"},
	{"ID" : "6", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.urem_6ns_4ns_3_10_1_U130", "Parent" : "1"},
	{"ID" : "7", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.urem_6ns_4ns_6_10_1_U131", "Parent" : "1"},
	{"ID" : "8", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.urem_6ns_4ns_3_10_1_U132", "Parent" : "1"},
	{"ID" : "9", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U133", "Parent" : "1"},
	{"ID" : "10", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U134", "Parent" : "1"},
	{"ID" : "11", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U135", "Parent" : "1"},
	{"ID" : "12", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U136", "Parent" : "1"},
	{"ID" : "13", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U137", "Parent" : "1"},
	{"ID" : "14", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U138", "Parent" : "1"},
	{"ID" : "15", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U139", "Parent" : "1"},
	{"ID" : "16", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U140", "Parent" : "1"},
	{"ID" : "17", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_6ns_8ns_13_1_1_U141", "Parent" : "1"},
	{"ID" : "18", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U142", "Parent" : "1"},
	{"ID" : "19", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U143", "Parent" : "1"},
	{"ID" : "20", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U144", "Parent" : "1"},
	{"ID" : "21", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U145", "Parent" : "1"},
	{"ID" : "22", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U146", "Parent" : "1"},
	{"ID" : "23", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U147", "Parent" : "1"},
	{"ID" : "24", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U148", "Parent" : "1"},
	{"ID" : "25", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U149", "Parent" : "1"},
	{"ID" : "26", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U150", "Parent" : "1"},
	{"ID" : "27", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U151", "Parent" : "1"},
	{"ID" : "28", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U152", "Parent" : "1"},
	{"ID" : "29", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U153", "Parent" : "1"},
	{"ID" : "30", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U154", "Parent" : "1"},
	{"ID" : "31", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U155", "Parent" : "1"},
	{"ID" : "32", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_5ns_7ns_11_1_1_U156", "Parent" : "1"},
	{"ID" : "33", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U157", "Parent" : "1"},
	{"ID" : "34", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U158", "Parent" : "1"},
	{"ID" : "35", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U159", "Parent" : "1"},
	{"ID" : "36", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U160", "Parent" : "1"},
	{"ID" : "37", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U161", "Parent" : "1"},
	{"ID" : "38", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U162", "Parent" : "1"},
	{"ID" : "39", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U163", "Parent" : "1"},
	{"ID" : "40", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U164", "Parent" : "1"},
	{"ID" : "41", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U165", "Parent" : "1"},
	{"ID" : "42", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_76_16_1_1_U166", "Parent" : "1"},
	{"ID" : "43", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_76_16_1_1_U167", "Parent" : "1"},
	{"ID" : "44", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_76_16_1_1_U168", "Parent" : "1"},
	{"ID" : "45", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_76_16_1_1_U169", "Parent" : "1"},
	{"ID" : "46", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_76_16_1_1_U170", "Parent" : "1"},
	{"ID" : "47", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_76_16_1_1_U171", "Parent" : "1"},
	{"ID" : "48", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_76_16_1_1_U172", "Parent" : "1"},
	{"ID" : "49", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U173", "Parent" : "1"},
	{"ID" : "50", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U174", "Parent" : "1"},
	{"ID" : "51", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_75_16_1_1_U175", "Parent" : "1"},
	{"ID" : "52", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_75_16_1_1_U176", "Parent" : "1"},
	{"ID" : "53", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_75_16_1_1_U177", "Parent" : "1"},
	{"ID" : "54", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_75_16_1_1_U178", "Parent" : "1"},
	{"ID" : "55", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_43_16_1_1_U179", "Parent" : "1"},
	{"ID" : "56", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_73_16_1_1_U180", "Parent" : "1"},
	{"ID" : "57", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mux_43_16_1_1_U181", "Parent" : "1"},
	{"ID" : "58", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mac_muladd_16s_16s_29s_32_1_1_U182", "Parent" : "1"},
	{"ID" : "59", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mac_muladd_16s_16s_29s_32_1_1_U183", "Parent" : "1"},
	{"ID" : "60", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.mul_mul_16s_16s_29_1_1_U184", "Parent" : "1"},
	{"ID" : "61", "Level" : "2", "Path" : "`AUTOTB_DUT_INST.grp_conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J_fu_304.flow_control_loop_pipe_sequential_init_U", "Parent" : "1"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0_0 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_1 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_2 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_3 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_4 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_5 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_6 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_0 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_1 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_2 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_3 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_4 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_5 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_6 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_0 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_1 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_2 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_3 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_4 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_5 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_6 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_0 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_1 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_2 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_3 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_4 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_5 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_6 {Type IO LastRead 13 FirstWrite 15}
		X_buf_0_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_6 {Type I LastRead 12 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 4 FirstWrite -1}
		p_read {Type I LastRead 2 FirstWrite -1}
		p_read1 {Type I LastRead 2 FirstWrite -1}
		p_read2 {Type I LastRead 2 FirstWrite -1}
		p_read3 {Type I LastRead 2 FirstWrite -1}}
	conv_7x7_Pipeline_HEIGHT_KERNEL_KERN_I_KERN_J {
		W_buf_6_6 {Type I LastRead 4 FirstWrite -1}
		sext_ln1319_2 {Type I LastRead 0 FirstWrite -1}
		Y_buf_0_0 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_1 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_2 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_3 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_4 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_5 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_0_6 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_0 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_1 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_2 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_3 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_4 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_5 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_1_6 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_0 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_1 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_2 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_3 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_4 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_5 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_2_6 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_0 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_1 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_2 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_3 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_4 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_5 {Type IO LastRead 13 FirstWrite 15}
		Y_buf_3_6 {Type IO LastRead 13 FirstWrite 15}
		W_buf_0_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 11 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 11 FirstWrite -1}
		X_buf_0_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_0_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_1_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_2_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_3_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_4_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_5_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_6_6 {Type I LastRead 12 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "1081936", "Max" : "1081936"}
	, {"Name" : "Interval", "Min" : "1081936", "Max" : "1081936"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	Y_buf_0_0 { ap_memory {  { Y_buf_0_0_address0 mem_address 1 7 }  { Y_buf_0_0_ce0 mem_ce 1 1 }  { Y_buf_0_0_we0 mem_we 1 1 }  { Y_buf_0_0_d0 mem_din 1 16 }  { Y_buf_0_0_q0 mem_dout 0 16 } } }
	Y_buf_0_1 { ap_memory {  { Y_buf_0_1_address0 mem_address 1 7 }  { Y_buf_0_1_ce0 mem_ce 1 1 }  { Y_buf_0_1_we0 mem_we 1 1 }  { Y_buf_0_1_d0 mem_din 1 16 }  { Y_buf_0_1_q0 mem_dout 0 16 } } }
	Y_buf_0_2 { ap_memory {  { Y_buf_0_2_address0 mem_address 1 7 }  { Y_buf_0_2_ce0 mem_ce 1 1 }  { Y_buf_0_2_we0 mem_we 1 1 }  { Y_buf_0_2_d0 mem_din 1 16 }  { Y_buf_0_2_q0 mem_dout 0 16 } } }
	Y_buf_0_3 { ap_memory {  { Y_buf_0_3_address0 mem_address 1 7 }  { Y_buf_0_3_ce0 mem_ce 1 1 }  { Y_buf_0_3_we0 mem_we 1 1 }  { Y_buf_0_3_d0 mem_din 1 16 }  { Y_buf_0_3_q0 mem_dout 0 16 } } }
	Y_buf_0_4 { ap_memory {  { Y_buf_0_4_address0 mem_address 1 7 }  { Y_buf_0_4_ce0 mem_ce 1 1 }  { Y_buf_0_4_we0 mem_we 1 1 }  { Y_buf_0_4_d0 mem_din 1 16 }  { Y_buf_0_4_q0 mem_dout 0 16 } } }
	Y_buf_0_5 { ap_memory {  { Y_buf_0_5_address0 mem_address 1 7 }  { Y_buf_0_5_ce0 mem_ce 1 1 }  { Y_buf_0_5_we0 mem_we 1 1 }  { Y_buf_0_5_d0 mem_din 1 16 }  { Y_buf_0_5_q0 mem_dout 0 16 } } }
	Y_buf_0_6 { ap_memory {  { Y_buf_0_6_address0 mem_address 1 7 }  { Y_buf_0_6_ce0 mem_ce 1 1 }  { Y_buf_0_6_we0 mem_we 1 1 }  { Y_buf_0_6_d0 mem_din 1 16 }  { Y_buf_0_6_q0 mem_dout 0 16 } } }
	Y_buf_1_0 { ap_memory {  { Y_buf_1_0_address0 mem_address 1 7 }  { Y_buf_1_0_ce0 mem_ce 1 1 }  { Y_buf_1_0_we0 mem_we 1 1 }  { Y_buf_1_0_d0 mem_din 1 16 }  { Y_buf_1_0_q0 mem_dout 0 16 } } }
	Y_buf_1_1 { ap_memory {  { Y_buf_1_1_address0 mem_address 1 7 }  { Y_buf_1_1_ce0 mem_ce 1 1 }  { Y_buf_1_1_we0 mem_we 1 1 }  { Y_buf_1_1_d0 mem_din 1 16 }  { Y_buf_1_1_q0 mem_dout 0 16 } } }
	Y_buf_1_2 { ap_memory {  { Y_buf_1_2_address0 mem_address 1 7 }  { Y_buf_1_2_ce0 mem_ce 1 1 }  { Y_buf_1_2_we0 mem_we 1 1 }  { Y_buf_1_2_d0 mem_din 1 16 }  { Y_buf_1_2_q0 mem_dout 0 16 } } }
	Y_buf_1_3 { ap_memory {  { Y_buf_1_3_address0 mem_address 1 7 }  { Y_buf_1_3_ce0 mem_ce 1 1 }  { Y_buf_1_3_we0 mem_we 1 1 }  { Y_buf_1_3_d0 mem_din 1 16 }  { Y_buf_1_3_q0 mem_dout 0 16 } } }
	Y_buf_1_4 { ap_memory {  { Y_buf_1_4_address0 mem_address 1 7 }  { Y_buf_1_4_ce0 mem_ce 1 1 }  { Y_buf_1_4_we0 mem_we 1 1 }  { Y_buf_1_4_d0 mem_din 1 16 }  { Y_buf_1_4_q0 mem_dout 0 16 } } }
	Y_buf_1_5 { ap_memory {  { Y_buf_1_5_address0 mem_address 1 7 }  { Y_buf_1_5_ce0 mem_ce 1 1 }  { Y_buf_1_5_we0 mem_we 1 1 }  { Y_buf_1_5_d0 mem_din 1 16 }  { Y_buf_1_5_q0 mem_dout 0 16 } } }
	Y_buf_1_6 { ap_memory {  { Y_buf_1_6_address0 mem_address 1 7 }  { Y_buf_1_6_ce0 mem_ce 1 1 }  { Y_buf_1_6_we0 mem_we 1 1 }  { Y_buf_1_6_d0 mem_din 1 16 }  { Y_buf_1_6_q0 mem_dout 0 16 } } }
	Y_buf_2_0 { ap_memory {  { Y_buf_2_0_address0 mem_address 1 7 }  { Y_buf_2_0_ce0 mem_ce 1 1 }  { Y_buf_2_0_we0 mem_we 1 1 }  { Y_buf_2_0_d0 mem_din 1 16 }  { Y_buf_2_0_q0 mem_dout 0 16 } } }
	Y_buf_2_1 { ap_memory {  { Y_buf_2_1_address0 mem_address 1 7 }  { Y_buf_2_1_ce0 mem_ce 1 1 }  { Y_buf_2_1_we0 mem_we 1 1 }  { Y_buf_2_1_d0 mem_din 1 16 }  { Y_buf_2_1_q0 mem_dout 0 16 } } }
	Y_buf_2_2 { ap_memory {  { Y_buf_2_2_address0 mem_address 1 7 }  { Y_buf_2_2_ce0 mem_ce 1 1 }  { Y_buf_2_2_we0 mem_we 1 1 }  { Y_buf_2_2_d0 mem_din 1 16 }  { Y_buf_2_2_q0 mem_dout 0 16 } } }
	Y_buf_2_3 { ap_memory {  { Y_buf_2_3_address0 mem_address 1 7 }  { Y_buf_2_3_ce0 mem_ce 1 1 }  { Y_buf_2_3_we0 mem_we 1 1 }  { Y_buf_2_3_d0 mem_din 1 16 }  { Y_buf_2_3_q0 mem_dout 0 16 } } }
	Y_buf_2_4 { ap_memory {  { Y_buf_2_4_address0 mem_address 1 7 }  { Y_buf_2_4_ce0 mem_ce 1 1 }  { Y_buf_2_4_we0 mem_we 1 1 }  { Y_buf_2_4_d0 mem_din 1 16 }  { Y_buf_2_4_q0 mem_dout 0 16 } } }
	Y_buf_2_5 { ap_memory {  { Y_buf_2_5_address0 mem_address 1 7 }  { Y_buf_2_5_ce0 mem_ce 1 1 }  { Y_buf_2_5_we0 mem_we 1 1 }  { Y_buf_2_5_d0 mem_din 1 16 }  { Y_buf_2_5_q0 mem_dout 0 16 } } }
	Y_buf_2_6 { ap_memory {  { Y_buf_2_6_address0 mem_address 1 7 }  { Y_buf_2_6_ce0 mem_ce 1 1 }  { Y_buf_2_6_we0 mem_we 1 1 }  { Y_buf_2_6_d0 mem_din 1 16 }  { Y_buf_2_6_q0 mem_dout 0 16 } } }
	Y_buf_3_0 { ap_memory {  { Y_buf_3_0_address0 mem_address 1 7 }  { Y_buf_3_0_ce0 mem_ce 1 1 }  { Y_buf_3_0_we0 mem_we 1 1 }  { Y_buf_3_0_d0 mem_din 1 16 }  { Y_buf_3_0_q0 mem_dout 0 16 } } }
	Y_buf_3_1 { ap_memory {  { Y_buf_3_1_address0 mem_address 1 7 }  { Y_buf_3_1_ce0 mem_ce 1 1 }  { Y_buf_3_1_we0 mem_we 1 1 }  { Y_buf_3_1_d0 mem_din 1 16 }  { Y_buf_3_1_q0 mem_dout 0 16 } } }
	Y_buf_3_2 { ap_memory {  { Y_buf_3_2_address0 mem_address 1 7 }  { Y_buf_3_2_ce0 mem_ce 1 1 }  { Y_buf_3_2_we0 mem_we 1 1 }  { Y_buf_3_2_d0 mem_din 1 16 }  { Y_buf_3_2_q0 mem_dout 0 16 } } }
	Y_buf_3_3 { ap_memory {  { Y_buf_3_3_address0 mem_address 1 7 }  { Y_buf_3_3_ce0 mem_ce 1 1 }  { Y_buf_3_3_we0 mem_we 1 1 }  { Y_buf_3_3_d0 mem_din 1 16 }  { Y_buf_3_3_q0 mem_dout 0 16 } } }
	Y_buf_3_4 { ap_memory {  { Y_buf_3_4_address0 mem_address 1 7 }  { Y_buf_3_4_ce0 mem_ce 1 1 }  { Y_buf_3_4_we0 mem_we 1 1 }  { Y_buf_3_4_d0 mem_din 1 16 }  { Y_buf_3_4_q0 mem_dout 0 16 } } }
	Y_buf_3_5 { ap_memory {  { Y_buf_3_5_address0 mem_address 1 7 }  { Y_buf_3_5_ce0 mem_ce 1 1 }  { Y_buf_3_5_we0 mem_we 1 1 }  { Y_buf_3_5_d0 mem_din 1 16 }  { Y_buf_3_5_q0 mem_dout 0 16 } } }
	Y_buf_3_6 { ap_memory {  { Y_buf_3_6_address0 mem_address 1 7 }  { Y_buf_3_6_ce0 mem_ce 1 1 }  { Y_buf_3_6_we0 mem_we 1 1 }  { Y_buf_3_6_d0 mem_din 1 16 }  { Y_buf_3_6_q0 mem_dout 0 16 } } }
	X_buf_0_0 { ap_memory {  { X_buf_0_0_address0 mem_address 1 8 }  { X_buf_0_0_ce0 mem_ce 1 1 }  { X_buf_0_0_q0 mem_dout 0 16 }  { X_buf_0_0_address1 MemPortADDR2 1 8 }  { X_buf_0_0_ce1 MemPortCE2 1 1 }  { X_buf_0_0_q1 MemPortDOUT2 0 16 } } }
	X_buf_0_1 { ap_memory {  { X_buf_0_1_address0 mem_address 1 8 }  { X_buf_0_1_ce0 mem_ce 1 1 }  { X_buf_0_1_q0 mem_dout 0 16 }  { X_buf_0_1_address1 MemPortADDR2 1 8 }  { X_buf_0_1_ce1 MemPortCE2 1 1 }  { X_buf_0_1_q1 MemPortDOUT2 0 16 } } }
	X_buf_0_2 { ap_memory {  { X_buf_0_2_address0 mem_address 1 8 }  { X_buf_0_2_ce0 mem_ce 1 1 }  { X_buf_0_2_q0 mem_dout 0 16 }  { X_buf_0_2_address1 MemPortADDR2 1 8 }  { X_buf_0_2_ce1 MemPortCE2 1 1 }  { X_buf_0_2_q1 MemPortDOUT2 0 16 } } }
	X_buf_0_3 { ap_memory {  { X_buf_0_3_address0 mem_address 1 8 }  { X_buf_0_3_ce0 mem_ce 1 1 }  { X_buf_0_3_q0 mem_dout 0 16 }  { X_buf_0_3_address1 MemPortADDR2 1 8 }  { X_buf_0_3_ce1 MemPortCE2 1 1 }  { X_buf_0_3_q1 MemPortDOUT2 0 16 } } }
	X_buf_0_4 { ap_memory {  { X_buf_0_4_address0 mem_address 1 8 }  { X_buf_0_4_ce0 mem_ce 1 1 }  { X_buf_0_4_q0 mem_dout 0 16 }  { X_buf_0_4_address1 MemPortADDR2 1 8 }  { X_buf_0_4_ce1 MemPortCE2 1 1 }  { X_buf_0_4_q1 MemPortDOUT2 0 16 } } }
	X_buf_0_5 { ap_memory {  { X_buf_0_5_address0 mem_address 1 8 }  { X_buf_0_5_ce0 mem_ce 1 1 }  { X_buf_0_5_q0 mem_dout 0 16 }  { X_buf_0_5_address1 MemPortADDR2 1 8 }  { X_buf_0_5_ce1 MemPortCE2 1 1 }  { X_buf_0_5_q1 MemPortDOUT2 0 16 } } }
	X_buf_0_6 { ap_memory {  { X_buf_0_6_address0 mem_address 1 8 }  { X_buf_0_6_ce0 mem_ce 1 1 }  { X_buf_0_6_q0 mem_dout 0 16 }  { X_buf_0_6_address1 MemPortADDR2 1 8 }  { X_buf_0_6_ce1 MemPortCE2 1 1 }  { X_buf_0_6_q1 MemPortDOUT2 0 16 } } }
	X_buf_1_0 { ap_memory {  { X_buf_1_0_address0 mem_address 1 8 }  { X_buf_1_0_ce0 mem_ce 1 1 }  { X_buf_1_0_q0 mem_dout 0 16 }  { X_buf_1_0_address1 MemPortADDR2 1 8 }  { X_buf_1_0_ce1 MemPortCE2 1 1 }  { X_buf_1_0_q1 MemPortDOUT2 0 16 } } }
	X_buf_1_1 { ap_memory {  { X_buf_1_1_address0 mem_address 1 8 }  { X_buf_1_1_ce0 mem_ce 1 1 }  { X_buf_1_1_q0 mem_dout 0 16 }  { X_buf_1_1_address1 MemPortADDR2 1 8 }  { X_buf_1_1_ce1 MemPortCE2 1 1 }  { X_buf_1_1_q1 MemPortDOUT2 0 16 } } }
	X_buf_1_2 { ap_memory {  { X_buf_1_2_address0 mem_address 1 8 }  { X_buf_1_2_ce0 mem_ce 1 1 }  { X_buf_1_2_q0 mem_dout 0 16 }  { X_buf_1_2_address1 MemPortADDR2 1 8 }  { X_buf_1_2_ce1 MemPortCE2 1 1 }  { X_buf_1_2_q1 MemPortDOUT2 0 16 } } }
	X_buf_1_3 { ap_memory {  { X_buf_1_3_address0 mem_address 1 8 }  { X_buf_1_3_ce0 mem_ce 1 1 }  { X_buf_1_3_q0 mem_dout 0 16 }  { X_buf_1_3_address1 MemPortADDR2 1 8 }  { X_buf_1_3_ce1 MemPortCE2 1 1 }  { X_buf_1_3_q1 MemPortDOUT2 0 16 } } }
	X_buf_1_4 { ap_memory {  { X_buf_1_4_address0 mem_address 1 8 }  { X_buf_1_4_ce0 mem_ce 1 1 }  { X_buf_1_4_q0 mem_dout 0 16 }  { X_buf_1_4_address1 MemPortADDR2 1 8 }  { X_buf_1_4_ce1 MemPortCE2 1 1 }  { X_buf_1_4_q1 MemPortDOUT2 0 16 } } }
	X_buf_1_5 { ap_memory {  { X_buf_1_5_address0 mem_address 1 8 }  { X_buf_1_5_ce0 mem_ce 1 1 }  { X_buf_1_5_q0 mem_dout 0 16 }  { X_buf_1_5_address1 MemPortADDR2 1 8 }  { X_buf_1_5_ce1 MemPortCE2 1 1 }  { X_buf_1_5_q1 MemPortDOUT2 0 16 } } }
	X_buf_1_6 { ap_memory {  { X_buf_1_6_address0 mem_address 1 8 }  { X_buf_1_6_ce0 mem_ce 1 1 }  { X_buf_1_6_q0 mem_dout 0 16 }  { X_buf_1_6_address1 MemPortADDR2 1 8 }  { X_buf_1_6_ce1 MemPortCE2 1 1 }  { X_buf_1_6_q1 MemPortDOUT2 0 16 } } }
	X_buf_2_0 { ap_memory {  { X_buf_2_0_address0 mem_address 1 8 }  { X_buf_2_0_ce0 mem_ce 1 1 }  { X_buf_2_0_q0 mem_dout 0 16 }  { X_buf_2_0_address1 MemPortADDR2 1 8 }  { X_buf_2_0_ce1 MemPortCE2 1 1 }  { X_buf_2_0_q1 MemPortDOUT2 0 16 } } }
	X_buf_2_1 { ap_memory {  { X_buf_2_1_address0 mem_address 1 8 }  { X_buf_2_1_ce0 mem_ce 1 1 }  { X_buf_2_1_q0 mem_dout 0 16 }  { X_buf_2_1_address1 MemPortADDR2 1 8 }  { X_buf_2_1_ce1 MemPortCE2 1 1 }  { X_buf_2_1_q1 MemPortDOUT2 0 16 } } }
	X_buf_2_2 { ap_memory {  { X_buf_2_2_address0 mem_address 1 8 }  { X_buf_2_2_ce0 mem_ce 1 1 }  { X_buf_2_2_q0 mem_dout 0 16 }  { X_buf_2_2_address1 MemPortADDR2 1 8 }  { X_buf_2_2_ce1 MemPortCE2 1 1 }  { X_buf_2_2_q1 MemPortDOUT2 0 16 } } }
	X_buf_2_3 { ap_memory {  { X_buf_2_3_address0 mem_address 1 8 }  { X_buf_2_3_ce0 mem_ce 1 1 }  { X_buf_2_3_q0 mem_dout 0 16 }  { X_buf_2_3_address1 MemPortADDR2 1 8 }  { X_buf_2_3_ce1 MemPortCE2 1 1 }  { X_buf_2_3_q1 MemPortDOUT2 0 16 } } }
	X_buf_2_4 { ap_memory {  { X_buf_2_4_address0 mem_address 1 8 }  { X_buf_2_4_ce0 mem_ce 1 1 }  { X_buf_2_4_q0 mem_dout 0 16 }  { X_buf_2_4_address1 MemPortADDR2 1 8 }  { X_buf_2_4_ce1 MemPortCE2 1 1 }  { X_buf_2_4_q1 MemPortDOUT2 0 16 } } }
	X_buf_2_5 { ap_memory {  { X_buf_2_5_address0 mem_address 1 8 }  { X_buf_2_5_ce0 mem_ce 1 1 }  { X_buf_2_5_q0 mem_dout 0 16 }  { X_buf_2_5_address1 MemPortADDR2 1 8 }  { X_buf_2_5_ce1 MemPortCE2 1 1 }  { X_buf_2_5_q1 MemPortDOUT2 0 16 } } }
	X_buf_2_6 { ap_memory {  { X_buf_2_6_address0 mem_address 1 8 }  { X_buf_2_6_ce0 mem_ce 1 1 }  { X_buf_2_6_q0 mem_dout 0 16 }  { X_buf_2_6_address1 MemPortADDR2 1 8 }  { X_buf_2_6_ce1 MemPortCE2 1 1 }  { X_buf_2_6_q1 MemPortDOUT2 0 16 } } }
	X_buf_3_0 { ap_memory {  { X_buf_3_0_address0 mem_address 1 8 }  { X_buf_3_0_ce0 mem_ce 1 1 }  { X_buf_3_0_q0 mem_dout 0 16 }  { X_buf_3_0_address1 MemPortADDR2 1 8 }  { X_buf_3_0_ce1 MemPortCE2 1 1 }  { X_buf_3_0_q1 MemPortDOUT2 0 16 } } }
	X_buf_3_1 { ap_memory {  { X_buf_3_1_address0 mem_address 1 8 }  { X_buf_3_1_ce0 mem_ce 1 1 }  { X_buf_3_1_q0 mem_dout 0 16 }  { X_buf_3_1_address1 MemPortADDR2 1 8 }  { X_buf_3_1_ce1 MemPortCE2 1 1 }  { X_buf_3_1_q1 MemPortDOUT2 0 16 } } }
	X_buf_3_2 { ap_memory {  { X_buf_3_2_address0 mem_address 1 8 }  { X_buf_3_2_ce0 mem_ce 1 1 }  { X_buf_3_2_q0 mem_dout 0 16 }  { X_buf_3_2_address1 MemPortADDR2 1 8 }  { X_buf_3_2_ce1 MemPortCE2 1 1 }  { X_buf_3_2_q1 MemPortDOUT2 0 16 } } }
	X_buf_3_3 { ap_memory {  { X_buf_3_3_address0 mem_address 1 8 }  { X_buf_3_3_ce0 mem_ce 1 1 }  { X_buf_3_3_q0 mem_dout 0 16 }  { X_buf_3_3_address1 MemPortADDR2 1 8 }  { X_buf_3_3_ce1 MemPortCE2 1 1 }  { X_buf_3_3_q1 MemPortDOUT2 0 16 } } }
	X_buf_3_4 { ap_memory {  { X_buf_3_4_address0 mem_address 1 8 }  { X_buf_3_4_ce0 mem_ce 1 1 }  { X_buf_3_4_q0 mem_dout 0 16 }  { X_buf_3_4_address1 MemPortADDR2 1 8 }  { X_buf_3_4_ce1 MemPortCE2 1 1 }  { X_buf_3_4_q1 MemPortDOUT2 0 16 } } }
	X_buf_3_5 { ap_memory {  { X_buf_3_5_address0 mem_address 1 8 }  { X_buf_3_5_ce0 mem_ce 1 1 }  { X_buf_3_5_q0 mem_dout 0 16 }  { X_buf_3_5_address1 MemPortADDR2 1 8 }  { X_buf_3_5_ce1 MemPortCE2 1 1 }  { X_buf_3_5_q1 MemPortDOUT2 0 16 } } }
	X_buf_3_6 { ap_memory {  { X_buf_3_6_address0 mem_address 1 8 }  { X_buf_3_6_ce0 mem_ce 1 1 }  { X_buf_3_6_q0 mem_dout 0 16 }  { X_buf_3_6_address1 MemPortADDR2 1 8 }  { X_buf_3_6_ce1 MemPortCE2 1 1 }  { X_buf_3_6_q1 MemPortDOUT2 0 16 } } }
	X_buf_4_0 { ap_memory {  { X_buf_4_0_address0 mem_address 1 8 }  { X_buf_4_0_ce0 mem_ce 1 1 }  { X_buf_4_0_q0 mem_dout 0 16 }  { X_buf_4_0_address1 MemPortADDR2 1 8 }  { X_buf_4_0_ce1 MemPortCE2 1 1 }  { X_buf_4_0_q1 MemPortDOUT2 0 16 } } }
	X_buf_4_1 { ap_memory {  { X_buf_4_1_address0 mem_address 1 8 }  { X_buf_4_1_ce0 mem_ce 1 1 }  { X_buf_4_1_q0 mem_dout 0 16 }  { X_buf_4_1_address1 MemPortADDR2 1 8 }  { X_buf_4_1_ce1 MemPortCE2 1 1 }  { X_buf_4_1_q1 MemPortDOUT2 0 16 } } }
	X_buf_4_2 { ap_memory {  { X_buf_4_2_address0 mem_address 1 8 }  { X_buf_4_2_ce0 mem_ce 1 1 }  { X_buf_4_2_q0 mem_dout 0 16 }  { X_buf_4_2_address1 MemPortADDR2 1 8 }  { X_buf_4_2_ce1 MemPortCE2 1 1 }  { X_buf_4_2_q1 MemPortDOUT2 0 16 } } }
	X_buf_4_3 { ap_memory {  { X_buf_4_3_address0 mem_address 1 8 }  { X_buf_4_3_ce0 mem_ce 1 1 }  { X_buf_4_3_q0 mem_dout 0 16 }  { X_buf_4_3_address1 MemPortADDR2 1 8 }  { X_buf_4_3_ce1 MemPortCE2 1 1 }  { X_buf_4_3_q1 MemPortDOUT2 0 16 } } }
	X_buf_4_4 { ap_memory {  { X_buf_4_4_address0 mem_address 1 8 }  { X_buf_4_4_ce0 mem_ce 1 1 }  { X_buf_4_4_q0 mem_dout 0 16 }  { X_buf_4_4_address1 MemPortADDR2 1 8 }  { X_buf_4_4_ce1 MemPortCE2 1 1 }  { X_buf_4_4_q1 MemPortDOUT2 0 16 } } }
	X_buf_4_5 { ap_memory {  { X_buf_4_5_address0 mem_address 1 8 }  { X_buf_4_5_ce0 mem_ce 1 1 }  { X_buf_4_5_q0 mem_dout 0 16 }  { X_buf_4_5_address1 MemPortADDR2 1 8 }  { X_buf_4_5_ce1 MemPortCE2 1 1 }  { X_buf_4_5_q1 MemPortDOUT2 0 16 } } }
	X_buf_4_6 { ap_memory {  { X_buf_4_6_address0 mem_address 1 8 }  { X_buf_4_6_ce0 mem_ce 1 1 }  { X_buf_4_6_q0 mem_dout 0 16 }  { X_buf_4_6_address1 MemPortADDR2 1 8 }  { X_buf_4_6_ce1 MemPortCE2 1 1 }  { X_buf_4_6_q1 MemPortDOUT2 0 16 } } }
	X_buf_5_0 { ap_memory {  { X_buf_5_0_address0 mem_address 1 8 }  { X_buf_5_0_ce0 mem_ce 1 1 }  { X_buf_5_0_q0 mem_dout 0 16 }  { X_buf_5_0_address1 MemPortADDR2 1 8 }  { X_buf_5_0_ce1 MemPortCE2 1 1 }  { X_buf_5_0_q1 MemPortDOUT2 0 16 } } }
	X_buf_5_1 { ap_memory {  { X_buf_5_1_address0 mem_address 1 8 }  { X_buf_5_1_ce0 mem_ce 1 1 }  { X_buf_5_1_q0 mem_dout 0 16 }  { X_buf_5_1_address1 MemPortADDR2 1 8 }  { X_buf_5_1_ce1 MemPortCE2 1 1 }  { X_buf_5_1_q1 MemPortDOUT2 0 16 } } }
	X_buf_5_2 { ap_memory {  { X_buf_5_2_address0 mem_address 1 8 }  { X_buf_5_2_ce0 mem_ce 1 1 }  { X_buf_5_2_q0 mem_dout 0 16 }  { X_buf_5_2_address1 MemPortADDR2 1 8 }  { X_buf_5_2_ce1 MemPortCE2 1 1 }  { X_buf_5_2_q1 MemPortDOUT2 0 16 } } }
	X_buf_5_3 { ap_memory {  { X_buf_5_3_address0 mem_address 1 8 }  { X_buf_5_3_ce0 mem_ce 1 1 }  { X_buf_5_3_q0 mem_dout 0 16 }  { X_buf_5_3_address1 MemPortADDR2 1 8 }  { X_buf_5_3_ce1 MemPortCE2 1 1 }  { X_buf_5_3_q1 MemPortDOUT2 0 16 } } }
	X_buf_5_4 { ap_memory {  { X_buf_5_4_address0 mem_address 1 8 }  { X_buf_5_4_ce0 mem_ce 1 1 }  { X_buf_5_4_q0 mem_dout 0 16 }  { X_buf_5_4_address1 MemPortADDR2 1 8 }  { X_buf_5_4_ce1 MemPortCE2 1 1 }  { X_buf_5_4_q1 MemPortDOUT2 0 16 } } }
	X_buf_5_5 { ap_memory {  { X_buf_5_5_address0 mem_address 1 8 }  { X_buf_5_5_ce0 mem_ce 1 1 }  { X_buf_5_5_q0 mem_dout 0 16 }  { X_buf_5_5_address1 MemPortADDR2 1 8 }  { X_buf_5_5_ce1 MemPortCE2 1 1 }  { X_buf_5_5_q1 MemPortDOUT2 0 16 } } }
	X_buf_5_6 { ap_memory {  { X_buf_5_6_address0 mem_address 1 8 }  { X_buf_5_6_ce0 mem_ce 1 1 }  { X_buf_5_6_q0 mem_dout 0 16 }  { X_buf_5_6_address1 MemPortADDR2 1 8 }  { X_buf_5_6_ce1 MemPortCE2 1 1 }  { X_buf_5_6_q1 MemPortDOUT2 0 16 } } }
	X_buf_6_0 { ap_memory {  { X_buf_6_0_address0 mem_address 1 8 }  { X_buf_6_0_ce0 mem_ce 1 1 }  { X_buf_6_0_q0 mem_dout 0 16 }  { X_buf_6_0_address1 MemPortADDR2 1 8 }  { X_buf_6_0_ce1 MemPortCE2 1 1 }  { X_buf_6_0_q1 MemPortDOUT2 0 16 } } }
	X_buf_6_1 { ap_memory {  { X_buf_6_1_address0 mem_address 1 8 }  { X_buf_6_1_ce0 mem_ce 1 1 }  { X_buf_6_1_q0 mem_dout 0 16 }  { X_buf_6_1_address1 MemPortADDR2 1 8 }  { X_buf_6_1_ce1 MemPortCE2 1 1 }  { X_buf_6_1_q1 MemPortDOUT2 0 16 } } }
	X_buf_6_2 { ap_memory {  { X_buf_6_2_address0 mem_address 1 8 }  { X_buf_6_2_ce0 mem_ce 1 1 }  { X_buf_6_2_q0 mem_dout 0 16 }  { X_buf_6_2_address1 MemPortADDR2 1 8 }  { X_buf_6_2_ce1 MemPortCE2 1 1 }  { X_buf_6_2_q1 MemPortDOUT2 0 16 } } }
	X_buf_6_3 { ap_memory {  { X_buf_6_3_address0 mem_address 1 8 }  { X_buf_6_3_ce0 mem_ce 1 1 }  { X_buf_6_3_q0 mem_dout 0 16 }  { X_buf_6_3_address1 MemPortADDR2 1 8 }  { X_buf_6_3_ce1 MemPortCE2 1 1 }  { X_buf_6_3_q1 MemPortDOUT2 0 16 } } }
	X_buf_6_4 { ap_memory {  { X_buf_6_4_address0 mem_address 1 8 }  { X_buf_6_4_ce0 mem_ce 1 1 }  { X_buf_6_4_q0 mem_dout 0 16 }  { X_buf_6_4_address1 MemPortADDR2 1 8 }  { X_buf_6_4_ce1 MemPortCE2 1 1 }  { X_buf_6_4_q1 MemPortDOUT2 0 16 } } }
	X_buf_6_5 { ap_memory {  { X_buf_6_5_address0 mem_address 1 8 }  { X_buf_6_5_ce0 mem_ce 1 1 }  { X_buf_6_5_q0 mem_dout 0 16 }  { X_buf_6_5_address1 MemPortADDR2 1 8 }  { X_buf_6_5_ce1 MemPortCE2 1 1 }  { X_buf_6_5_q1 MemPortDOUT2 0 16 } } }
	X_buf_6_6 { ap_memory {  { X_buf_6_6_address0 mem_address 1 8 }  { X_buf_6_6_ce0 mem_ce 1 1 }  { X_buf_6_6_q0 mem_dout 0 16 }  { X_buf_6_6_address1 MemPortADDR2 1 8 }  { X_buf_6_6_ce1 MemPortCE2 1 1 }  { X_buf_6_6_q1 MemPortDOUT2 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_1 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_2 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_3 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_4 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_5 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_6 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ X_buf int 16 regular {array 7176 { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 236
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_address0 sc_out sc_lv 9 signal 0 } 
	{ Y_buf_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_address0 sc_out sc_lv 9 signal 1 } 
	{ Y_buf_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_address0 sc_out sc_lv 9 signal 2 } 
	{ Y_buf_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_address0 sc_out sc_lv 9 signal 3 } 
	{ Y_buf_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_4_address0 sc_out sc_lv 9 signal 4 } 
	{ Y_buf_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_5_address0 sc_out sc_lv 9 signal 5 } 
	{ Y_buf_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_6_address0 sc_out sc_lv 9 signal 6 } 
	{ Y_buf_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_d0 sc_out sc_lv 16 signal 6 } 
	{ X_buf_address0 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce0 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q0 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address1 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce1 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q1 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address2 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce2 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q2 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address3 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce3 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q3 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address4 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce4 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q4 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address5 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce5 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q5 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address6 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce6 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q6 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address7 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce7 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q7 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address8 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce8 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q8 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address9 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce9 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q9 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address10 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce10 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q10 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address11 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce11 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q11 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address12 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce12 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q12 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address13 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce13 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q13 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address14 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce14 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q14 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address15 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce15 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q15 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address16 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce16 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q16 sc_in sc_lv 16 signal 7 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 8 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 8 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 8 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 9 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 9 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 10 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 10 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 10 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 11 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 11 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 11 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 12 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 12 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 12 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 13 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 13 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 13 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 14 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 14 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 14 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 15 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 15 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 15 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 16 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 16 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 16 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 17 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 17 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 17 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 18 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 18 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 18 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 19 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 19 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 19 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 20 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 20 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 20 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 21 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 21 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 21 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 22 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 22 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 22 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 23 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 23 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 23 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 24 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 24 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 24 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 25 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 25 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 25 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 26 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 26 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 26 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 27 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 27 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 27 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 28 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 28 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 28 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 29 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 29 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 29 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 30 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 30 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 30 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 31 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 31 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 31 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 32 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 32 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 32 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 33 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 33 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 33 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 34 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 34 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 34 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 35 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 35 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 35 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 36 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 36 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 36 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 37 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 37 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 37 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 38 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 38 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 38 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 39 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 39 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 39 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 40 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 40 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 40 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 41 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 41 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 41 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 42 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 42 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 42 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 43 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 43 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 43 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 44 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 44 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 44 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 45 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 45 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 45 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 46 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 46 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 46 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 47 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 47 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 47 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 48 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 48 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 48 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 49 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 49 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 49 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 50 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 50 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 50 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 51 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 51 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 51 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 52 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 53 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 54 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 55 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 56 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 56 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 56 } 
	{ p_read sc_in sc_lv 16 signal 57 } 
	{ p_read1 sc_in sc_lv 16 signal 58 } 
	{ p_read2 sc_in sc_lv 16 signal 59 } 
	{ p_read3 sc_in sc_lv 16 signal 60 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "d0" }} , 
 	{ "name": "Y_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "address0" }} , 
 	{ "name": "Y_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "we0" }} , 
 	{ "name": "Y_buf_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "d0" }} , 
 	{ "name": "Y_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "address0" }} , 
 	{ "name": "Y_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "we0" }} , 
 	{ "name": "Y_buf_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "d0" }} , 
 	{ "name": "Y_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "address0" }} , 
 	{ "name": "Y_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "we0" }} , 
 	{ "name": "Y_buf_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "d0" }} , 
 	{ "name": "X_buf_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address0" }} , 
 	{ "name": "X_buf_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce0" }} , 
 	{ "name": "X_buf_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q0" }} , 
 	{ "name": "X_buf_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address1" }} , 
 	{ "name": "X_buf_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce1" }} , 
 	{ "name": "X_buf_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q1" }} , 
 	{ "name": "X_buf_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address2" }} , 
 	{ "name": "X_buf_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce2" }} , 
 	{ "name": "X_buf_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q2" }} , 
 	{ "name": "X_buf_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address3" }} , 
 	{ "name": "X_buf_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce3" }} , 
 	{ "name": "X_buf_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q3" }} , 
 	{ "name": "X_buf_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address4" }} , 
 	{ "name": "X_buf_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce4" }} , 
 	{ "name": "X_buf_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q4" }} , 
 	{ "name": "X_buf_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address5" }} , 
 	{ "name": "X_buf_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce5" }} , 
 	{ "name": "X_buf_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q5" }} , 
 	{ "name": "X_buf_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address6" }} , 
 	{ "name": "X_buf_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce6" }} , 
 	{ "name": "X_buf_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q6" }} , 
 	{ "name": "X_buf_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address7" }} , 
 	{ "name": "X_buf_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce7" }} , 
 	{ "name": "X_buf_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q7" }} , 
 	{ "name": "X_buf_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address8" }} , 
 	{ "name": "X_buf_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce8" }} , 
 	{ "name": "X_buf_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q8" }} , 
 	{ "name": "X_buf_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address9" }} , 
 	{ "name": "X_buf_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce9" }} , 
 	{ "name": "X_buf_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q9" }} , 
 	{ "name": "X_buf_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address10" }} , 
 	{ "name": "X_buf_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce10" }} , 
 	{ "name": "X_buf_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q10" }} , 
 	{ "name": "X_buf_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address11" }} , 
 	{ "name": "X_buf_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce11" }} , 
 	{ "name": "X_buf_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q11" }} , 
 	{ "name": "X_buf_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address12" }} , 
 	{ "name": "X_buf_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce12" }} , 
 	{ "name": "X_buf_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q12" }} , 
 	{ "name": "X_buf_address13", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address13" }} , 
 	{ "name": "X_buf_ce13", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce13" }} , 
 	{ "name": "X_buf_q13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q13" }} , 
 	{ "name": "X_buf_address14", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address14" }} , 
 	{ "name": "X_buf_ce14", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce14" }} , 
 	{ "name": "X_buf_q14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q14" }} , 
 	{ "name": "X_buf_address15", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address15" }} , 
 	{ "name": "X_buf_ce15", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce15" }} , 
 	{ "name": "X_buf_q15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q15" }} , 
 	{ "name": "X_buf_address16", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address16" }} , 
 	{ "name": "X_buf_ce16", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce16" }} , 
 	{ "name": "X_buf_q16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q16" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "16572", "EstimateLatencyMax" : "16572",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "9", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage1", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage1_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U74", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U75", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U76", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U77", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U78", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U79", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U80", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U81", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U82", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U83", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U84", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U85", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U86", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U87", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U88", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U89", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U90", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_5ns_7ns_11_1_1_U91", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.urem_5ns_4ns_3_9_1_U92", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U93", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U94", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U95", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U96", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U97", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U98", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U99", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U100", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U101", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U102", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U103", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U104", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U105", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U106", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U107", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U108", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U109", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U110", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U111", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U112", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U113", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U114", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U115", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U116", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U117", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U118", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U119", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U120", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U121", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U122", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U123", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U124", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U125", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U126", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U127", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U128", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U129", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U130", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U131", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U132", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U133", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U134", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U135", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U136", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U137", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U138", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U139", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U140", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U141", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U142", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U143", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U144", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U145", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U146", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U147", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U148", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U149", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U150", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U151", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U152", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U153", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U154", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U155", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U156", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U157", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U158", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U159", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U160", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U161", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U162", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U163", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U164", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U165", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U166", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U167", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U168", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U169", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U170", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U171", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U172", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U173", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U174", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U175", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U176", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U177", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U178", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U179", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U180", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U181", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U182", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U183", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U184", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U185", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U186", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U187", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U188", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U189", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U190", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U191", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U192", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U193", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U194", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U195", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U196", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U197", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U198", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U199", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U200", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U201", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U202", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U203", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U204", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U205", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U206", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U207", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U208", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U209", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U210", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U211", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U212", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U213", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U214", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U215", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U216", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U217", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U218", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U219", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U220", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U221", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U222", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U223", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U224", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U225", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U226", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U227", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U228", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U229", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U230", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U231", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U232", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U233", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U234", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U235", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U236", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U237", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U238", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U239", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U240", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0 {Type O LastRead -1 FirstWrite 18}
		Y_buf_1 {Type O LastRead -1 FirstWrite 18}
		Y_buf_2 {Type O LastRead -1 FirstWrite 18}
		Y_buf_3 {Type O LastRead -1 FirstWrite 18}
		Y_buf_4 {Type O LastRead -1 FirstWrite 18}
		Y_buf_5 {Type O LastRead -1 FirstWrite 18}
		Y_buf_6 {Type O LastRead -1 FirstWrite 18}
		X_buf {Type I LastRead 14 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 3 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16572", "Max" : "16572"}
	, {"Name" : "Interval", "Min" : "16572", "Max" : "16572"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0 { ap_memory {  { Y_buf_0_address0 mem_address 1 9 }  { Y_buf_0_ce0 mem_ce 1 1 }  { Y_buf_0_we0 mem_we 1 1 }  { Y_buf_0_d0 mem_din 1 16 } } }
	Y_buf_1 { ap_memory {  { Y_buf_1_address0 mem_address 1 9 }  { Y_buf_1_ce0 mem_ce 1 1 }  { Y_buf_1_we0 mem_we 1 1 }  { Y_buf_1_d0 mem_din 1 16 } } }
	Y_buf_2 { ap_memory {  { Y_buf_2_address0 mem_address 1 9 }  { Y_buf_2_ce0 mem_ce 1 1 }  { Y_buf_2_we0 mem_we 1 1 }  { Y_buf_2_d0 mem_din 1 16 } } }
	Y_buf_3 { ap_memory {  { Y_buf_3_address0 mem_address 1 9 }  { Y_buf_3_ce0 mem_ce 1 1 }  { Y_buf_3_we0 mem_we 1 1 }  { Y_buf_3_d0 mem_din 1 16 } } }
	Y_buf_4 { ap_memory {  { Y_buf_4_address0 mem_address 1 9 }  { Y_buf_4_ce0 mem_ce 1 1 }  { Y_buf_4_we0 mem_we 1 1 }  { Y_buf_4_d0 mem_din 1 16 } } }
	Y_buf_5 { ap_memory {  { Y_buf_5_address0 mem_address 1 9 }  { Y_buf_5_ce0 mem_ce 1 1 }  { Y_buf_5_we0 mem_we 1 1 }  { Y_buf_5_d0 mem_din 1 16 } } }
	Y_buf_6 { ap_memory {  { Y_buf_6_address0 mem_address 1 9 }  { Y_buf_6_ce0 mem_ce 1 1 }  { Y_buf_6_we0 mem_we 1 1 }  { Y_buf_6_d0 mem_din 1 16 } } }
	X_buf { ap_memory {  { X_buf_address0 mem_address 1 13 }  { X_buf_ce0 mem_ce 1 1 }  { X_buf_q0 in_data 0 16 }  { X_buf_address1 MemPortADDR2 1 13 }  { X_buf_ce1 MemPortCE2 1 1 }  { X_buf_q1 MemPortDOUT2 0 16 }  { X_buf_address2 MemPortADDR2 1 13 }  { X_buf_ce2 MemPortCE2 1 1 }  { X_buf_q2 MemPortDOUT2 0 16 }  { X_buf_address3 MemPortADDR2 1 13 }  { X_buf_ce3 MemPortCE2 1 1 }  { X_buf_q3 MemPortDOUT2 0 16 }  { X_buf_address4 MemPortADDR2 1 13 }  { X_buf_ce4 MemPortCE2 1 1 }  { X_buf_q4 in_data 0 16 }  { X_buf_address5 MemPortADDR2 1 13 }  { X_buf_ce5 MemPortCE2 1 1 }  { X_buf_q5 in_data 0 16 }  { X_buf_address6 MemPortADDR2 1 13 }  { X_buf_ce6 MemPortCE2 1 1 }  { X_buf_q6 in_data 0 16 }  { X_buf_address7 MemPortADDR2 1 13 }  { X_buf_ce7 MemPortCE2 1 1 }  { X_buf_q7 in_data 0 16 }  { X_buf_address8 MemPortADDR2 1 13 }  { X_buf_ce8 MemPortCE2 1 1 }  { X_buf_q8 in_data 0 16 }  { X_buf_address9 MemPortADDR2 1 13 }  { X_buf_ce9 MemPortCE2 1 1 }  { X_buf_q9 in_data 0 16 }  { X_buf_address10 MemPortADDR2 1 13 }  { X_buf_ce10 MemPortCE2 1 1 }  { X_buf_q10 in_data 0 16 }  { X_buf_address11 MemPortADDR2 1 13 }  { X_buf_ce11 MemPortCE2 1 1 }  { X_buf_q11 in_data 0 16 }  { X_buf_address12 MemPortADDR2 1 13 }  { X_buf_ce12 MemPortCE2 1 1 }  { X_buf_q12 in_data 0 16 }  { X_buf_address13 MemPortADDR2 1 13 }  { X_buf_ce13 MemPortCE2 1 1 }  { X_buf_q13 in_data 0 16 }  { X_buf_address14 MemPortADDR2 1 13 }  { X_buf_ce14 MemPortCE2 1 1 }  { X_buf_q14 in_data 0 16 }  { X_buf_address15 MemPortADDR2 1 13 }  { X_buf_ce15 MemPortCE2 1 1 }  { X_buf_q15 in_data 0 16 }  { X_buf_address16 MemPortADDR2 1 13 }  { X_buf_ce16 MemPortCE2 1 1 }  { X_buf_q16 in_data 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_1 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_2 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_3 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_4 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_5 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_6 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ X_buf int 16 regular {array 7176 { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 236
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_address0 sc_out sc_lv 9 signal 0 } 
	{ Y_buf_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_address0 sc_out sc_lv 9 signal 1 } 
	{ Y_buf_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_address0 sc_out sc_lv 9 signal 2 } 
	{ Y_buf_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_address0 sc_out sc_lv 9 signal 3 } 
	{ Y_buf_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_4_address0 sc_out sc_lv 9 signal 4 } 
	{ Y_buf_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_5_address0 sc_out sc_lv 9 signal 5 } 
	{ Y_buf_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_6_address0 sc_out sc_lv 9 signal 6 } 
	{ Y_buf_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_d0 sc_out sc_lv 16 signal 6 } 
	{ X_buf_address0 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce0 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q0 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address1 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce1 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q1 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address2 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce2 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q2 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address3 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce3 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q3 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address4 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce4 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q4 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address5 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce5 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q5 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address6 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce6 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q6 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address7 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce7 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q7 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address8 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce8 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q8 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address9 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce9 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q9 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address10 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce10 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q10 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address11 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce11 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q11 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address12 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce12 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q12 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address13 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce13 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q13 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address14 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce14 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q14 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address15 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce15 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q15 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address16 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce16 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q16 sc_in sc_lv 16 signal 7 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 8 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 8 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 8 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 9 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 9 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 10 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 10 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 10 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 11 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 11 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 11 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 12 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 12 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 12 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 13 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 13 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 13 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 14 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 14 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 14 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 15 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 15 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 15 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 16 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 16 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 16 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 17 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 17 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 17 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 18 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 18 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 18 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 19 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 19 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 19 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 20 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 20 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 20 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 21 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 21 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 21 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 22 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 22 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 22 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 23 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 23 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 23 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 24 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 24 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 24 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 25 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 25 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 25 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 26 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 26 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 26 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 27 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 27 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 27 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 28 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 28 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 28 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 29 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 29 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 29 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 30 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 30 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 30 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 31 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 31 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 31 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 32 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 32 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 32 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 33 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 33 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 33 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 34 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 34 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 34 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 35 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 35 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 35 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 36 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 36 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 36 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 37 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 37 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 37 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 38 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 38 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 38 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 39 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 39 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 39 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 40 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 40 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 40 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 41 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 41 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 41 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 42 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 42 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 42 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 43 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 43 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 43 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 44 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 44 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 44 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 45 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 45 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 45 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 46 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 46 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 46 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 47 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 47 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 47 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 48 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 48 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 48 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 49 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 49 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 49 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 50 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 50 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 50 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 51 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 51 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 51 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 52 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 53 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 54 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 55 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 56 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 56 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 56 } 
	{ p_read sc_in sc_lv 16 signal 57 } 
	{ p_read1 sc_in sc_lv 16 signal 58 } 
	{ p_read2 sc_in sc_lv 16 signal 59 } 
	{ p_read3 sc_in sc_lv 16 signal 60 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "d0" }} , 
 	{ "name": "Y_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "address0" }} , 
 	{ "name": "Y_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "we0" }} , 
 	{ "name": "Y_buf_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "d0" }} , 
 	{ "name": "Y_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "address0" }} , 
 	{ "name": "Y_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "we0" }} , 
 	{ "name": "Y_buf_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "d0" }} , 
 	{ "name": "Y_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "address0" }} , 
 	{ "name": "Y_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "we0" }} , 
 	{ "name": "Y_buf_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "d0" }} , 
 	{ "name": "X_buf_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address0" }} , 
 	{ "name": "X_buf_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce0" }} , 
 	{ "name": "X_buf_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q0" }} , 
 	{ "name": "X_buf_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address1" }} , 
 	{ "name": "X_buf_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce1" }} , 
 	{ "name": "X_buf_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q1" }} , 
 	{ "name": "X_buf_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address2" }} , 
 	{ "name": "X_buf_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce2" }} , 
 	{ "name": "X_buf_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q2" }} , 
 	{ "name": "X_buf_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address3" }} , 
 	{ "name": "X_buf_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce3" }} , 
 	{ "name": "X_buf_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q3" }} , 
 	{ "name": "X_buf_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address4" }} , 
 	{ "name": "X_buf_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce4" }} , 
 	{ "name": "X_buf_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q4" }} , 
 	{ "name": "X_buf_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address5" }} , 
 	{ "name": "X_buf_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce5" }} , 
 	{ "name": "X_buf_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q5" }} , 
 	{ "name": "X_buf_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address6" }} , 
 	{ "name": "X_buf_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce6" }} , 
 	{ "name": "X_buf_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q6" }} , 
 	{ "name": "X_buf_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address7" }} , 
 	{ "name": "X_buf_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce7" }} , 
 	{ "name": "X_buf_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q7" }} , 
 	{ "name": "X_buf_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address8" }} , 
 	{ "name": "X_buf_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce8" }} , 
 	{ "name": "X_buf_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q8" }} , 
 	{ "name": "X_buf_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address9" }} , 
 	{ "name": "X_buf_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce9" }} , 
 	{ "name": "X_buf_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q9" }} , 
 	{ "name": "X_buf_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address10" }} , 
 	{ "name": "X_buf_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce10" }} , 
 	{ "name": "X_buf_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q10" }} , 
 	{ "name": "X_buf_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address11" }} , 
 	{ "name": "X_buf_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce11" }} , 
 	{ "name": "X_buf_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q11" }} , 
 	{ "name": "X_buf_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address12" }} , 
 	{ "name": "X_buf_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce12" }} , 
 	{ "name": "X_buf_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q12" }} , 
 	{ "name": "X_buf_address13", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address13" }} , 
 	{ "name": "X_buf_ce13", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce13" }} , 
 	{ "name": "X_buf_q13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q13" }} , 
 	{ "name": "X_buf_address14", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address14" }} , 
 	{ "name": "X_buf_ce14", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce14" }} , 
 	{ "name": "X_buf_q14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q14" }} , 
 	{ "name": "X_buf_address15", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address15" }} , 
 	{ "name": "X_buf_ce15", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce15" }} , 
 	{ "name": "X_buf_q15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q15" }} , 
 	{ "name": "X_buf_address16", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address16" }} , 
 	{ "name": "X_buf_ce16", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce16" }} , 
 	{ "name": "X_buf_q16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q16" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "16572", "EstimateLatencyMax" : "16572",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "9", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage1", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage1_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U74", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U75", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U76", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U77", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U78", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U79", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U80", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U81", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U82", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U83", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U84", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U85", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U86", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U87", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U88", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U89", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U90", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U91", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_5ns_7ns_11_1_1_U92", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.urem_5ns_4ns_3_9_1_U93", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U94", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U95", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U96", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U97", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U98", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U99", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U100", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U101", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U102", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U103", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U104", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U105", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U106", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U107", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U108", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U109", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U110", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U111", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U112", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U113", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U114", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U115", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U116", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U117", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U118", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U119", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U120", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U121", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U122", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U123", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U124", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U125", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U126", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U127", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U128", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U129", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U130", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U131", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U132", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U133", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U134", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U135", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U136", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U137", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U138", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U139", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U140", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U141", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U142", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U143", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U144", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U145", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U146", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U147", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U148", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U149", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U150", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U151", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U152", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U153", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U154", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U155", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U156", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U157", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U158", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U159", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U160", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U161", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U162", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U163", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U164", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U165", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U166", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U167", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U168", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U169", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U170", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U171", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U172", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U173", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U174", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U175", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U176", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U177", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U178", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U179", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U180", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U181", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U182", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U183", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U184", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U185", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U186", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U187", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U188", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U189", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U190", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U191", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U192", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U193", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U194", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U195", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U196", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U197", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U198", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U199", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U200", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U201", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U202", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U203", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U204", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U205", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U206", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U207", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U208", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U209", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U210", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U211", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U212", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U213", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U214", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U215", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U216", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U217", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U218", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U219", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U220", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U221", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U222", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U223", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U224", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U225", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U226", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U227", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U228", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U229", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U230", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U231", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U232", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U233", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U234", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U235", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U236", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U237", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U238", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U239", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U240", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0 {Type O LastRead -1 FirstWrite 18}
		Y_buf_1 {Type O LastRead -1 FirstWrite 18}
		Y_buf_2 {Type O LastRead -1 FirstWrite 18}
		Y_buf_3 {Type O LastRead -1 FirstWrite 18}
		Y_buf_4 {Type O LastRead -1 FirstWrite 18}
		Y_buf_5 {Type O LastRead -1 FirstWrite 18}
		Y_buf_6 {Type O LastRead -1 FirstWrite 18}
		X_buf {Type I LastRead 14 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 3 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16572", "Max" : "16572"}
	, {"Name" : "Interval", "Min" : "16572", "Max" : "16572"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0 { ap_memory {  { Y_buf_0_address0 mem_address 1 9 }  { Y_buf_0_ce0 mem_ce 1 1 }  { Y_buf_0_we0 mem_we 1 1 }  { Y_buf_0_d0 mem_din 1 16 } } }
	Y_buf_1 { ap_memory {  { Y_buf_1_address0 mem_address 1 9 }  { Y_buf_1_ce0 mem_ce 1 1 }  { Y_buf_1_we0 mem_we 1 1 }  { Y_buf_1_d0 mem_din 1 16 } } }
	Y_buf_2 { ap_memory {  { Y_buf_2_address0 mem_address 1 9 }  { Y_buf_2_ce0 mem_ce 1 1 }  { Y_buf_2_we0 mem_we 1 1 }  { Y_buf_2_d0 mem_din 1 16 } } }
	Y_buf_3 { ap_memory {  { Y_buf_3_address0 mem_address 1 9 }  { Y_buf_3_ce0 mem_ce 1 1 }  { Y_buf_3_we0 mem_we 1 1 }  { Y_buf_3_d0 mem_din 1 16 } } }
	Y_buf_4 { ap_memory {  { Y_buf_4_address0 mem_address 1 9 }  { Y_buf_4_ce0 mem_ce 1 1 }  { Y_buf_4_we0 mem_we 1 1 }  { Y_buf_4_d0 mem_din 1 16 } } }
	Y_buf_5 { ap_memory {  { Y_buf_5_address0 mem_address 1 9 }  { Y_buf_5_ce0 mem_ce 1 1 }  { Y_buf_5_we0 mem_we 1 1 }  { Y_buf_5_d0 mem_din 1 16 } } }
	Y_buf_6 { ap_memory {  { Y_buf_6_address0 mem_address 1 9 }  { Y_buf_6_ce0 mem_ce 1 1 }  { Y_buf_6_we0 mem_we 1 1 }  { Y_buf_6_d0 mem_din 1 16 } } }
	X_buf { ap_memory {  { X_buf_address0 mem_address 1 13 }  { X_buf_ce0 mem_ce 1 1 }  { X_buf_q0 in_data 0 16 }  { X_buf_address1 MemPortADDR2 1 13 }  { X_buf_ce1 MemPortCE2 1 1 }  { X_buf_q1 MemPortDOUT2 0 16 }  { X_buf_address2 MemPortADDR2 1 13 }  { X_buf_ce2 MemPortCE2 1 1 }  { X_buf_q2 MemPortDOUT2 0 16 }  { X_buf_address3 MemPortADDR2 1 13 }  { X_buf_ce3 MemPortCE2 1 1 }  { X_buf_q3 MemPortDOUT2 0 16 }  { X_buf_address4 MemPortADDR2 1 13 }  { X_buf_ce4 MemPortCE2 1 1 }  { X_buf_q4 in_data 0 16 }  { X_buf_address5 MemPortADDR2 1 13 }  { X_buf_ce5 MemPortCE2 1 1 }  { X_buf_q5 in_data 0 16 }  { X_buf_address6 MemPortADDR2 1 13 }  { X_buf_ce6 MemPortCE2 1 1 }  { X_buf_q6 in_data 0 16 }  { X_buf_address7 MemPortADDR2 1 13 }  { X_buf_ce7 MemPortCE2 1 1 }  { X_buf_q7 in_data 0 16 }  { X_buf_address8 MemPortADDR2 1 13 }  { X_buf_ce8 MemPortCE2 1 1 }  { X_buf_q8 in_data 0 16 }  { X_buf_address9 MemPortADDR2 1 13 }  { X_buf_ce9 MemPortCE2 1 1 }  { X_buf_q9 in_data 0 16 }  { X_buf_address10 MemPortADDR2 1 13 }  { X_buf_ce10 MemPortCE2 1 1 }  { X_buf_q10 in_data 0 16 }  { X_buf_address11 MemPortADDR2 1 13 }  { X_buf_ce11 MemPortCE2 1 1 }  { X_buf_q11 in_data 0 16 }  { X_buf_address12 MemPortADDR2 1 13 }  { X_buf_ce12 MemPortCE2 1 1 }  { X_buf_q12 in_data 0 16 }  { X_buf_address13 MemPortADDR2 1 13 }  { X_buf_ce13 MemPortCE2 1 1 }  { X_buf_q13 in_data 0 16 }  { X_buf_address14 MemPortADDR2 1 13 }  { X_buf_ce14 MemPortCE2 1 1 }  { X_buf_q14 in_data 0 16 }  { X_buf_address15 MemPortADDR2 1 13 }  { X_buf_ce15 MemPortCE2 1 1 }  { X_buf_q15 in_data 0 16 }  { X_buf_address16 MemPortADDR2 1 13 }  { X_buf_ce16 MemPortCE2 1 1 }  { X_buf_q16 in_data 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_1 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_2 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_3 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_4 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_5 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_6 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ X_buf int 16 regular {array 7176 { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 236
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_address0 sc_out sc_lv 9 signal 0 } 
	{ Y_buf_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_address0 sc_out sc_lv 9 signal 1 } 
	{ Y_buf_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_address0 sc_out sc_lv 9 signal 2 } 
	{ Y_buf_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_address0 sc_out sc_lv 9 signal 3 } 
	{ Y_buf_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_4_address0 sc_out sc_lv 9 signal 4 } 
	{ Y_buf_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_5_address0 sc_out sc_lv 9 signal 5 } 
	{ Y_buf_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_6_address0 sc_out sc_lv 9 signal 6 } 
	{ Y_buf_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_d0 sc_out sc_lv 16 signal 6 } 
	{ X_buf_address0 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce0 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q0 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address1 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce1 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q1 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address2 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce2 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q2 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address3 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce3 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q3 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address4 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce4 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q4 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address5 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce5 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q5 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address6 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce6 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q6 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address7 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce7 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q7 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address8 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce8 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q8 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address9 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce9 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q9 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address10 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce10 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q10 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address11 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce11 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q11 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address12 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce12 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q12 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address13 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce13 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q13 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address14 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce14 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q14 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address15 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce15 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q15 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address16 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce16 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q16 sc_in sc_lv 16 signal 7 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 8 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 8 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 8 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 9 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 9 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 10 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 10 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 10 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 11 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 11 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 11 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 12 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 12 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 12 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 13 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 13 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 13 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 14 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 14 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 14 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 15 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 15 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 15 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 16 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 16 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 16 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 17 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 17 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 17 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 18 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 18 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 18 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 19 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 19 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 19 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 20 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 20 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 20 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 21 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 21 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 21 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 22 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 22 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 22 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 23 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 23 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 23 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 24 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 24 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 24 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 25 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 25 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 25 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 26 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 26 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 26 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 27 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 27 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 27 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 28 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 28 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 28 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 29 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 29 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 29 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 30 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 30 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 30 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 31 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 31 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 31 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 32 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 32 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 32 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 33 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 33 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 33 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 34 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 34 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 34 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 35 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 35 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 35 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 36 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 36 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 36 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 37 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 37 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 37 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 38 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 38 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 38 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 39 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 39 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 39 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 40 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 40 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 40 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 41 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 41 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 41 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 42 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 42 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 42 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 43 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 43 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 43 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 44 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 44 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 44 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 45 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 45 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 45 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 46 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 46 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 46 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 47 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 47 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 47 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 48 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 48 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 48 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 49 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 49 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 49 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 50 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 50 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 50 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 51 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 51 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 51 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 52 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 53 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 54 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 55 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 56 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 56 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 56 } 
	{ p_read sc_in sc_lv 16 signal 57 } 
	{ p_read1 sc_in sc_lv 16 signal 58 } 
	{ p_read2 sc_in sc_lv 16 signal 59 } 
	{ p_read3 sc_in sc_lv 16 signal 60 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "d0" }} , 
 	{ "name": "Y_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "address0" }} , 
 	{ "name": "Y_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "we0" }} , 
 	{ "name": "Y_buf_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "d0" }} , 
 	{ "name": "Y_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "address0" }} , 
 	{ "name": "Y_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "we0" }} , 
 	{ "name": "Y_buf_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "d0" }} , 
 	{ "name": "Y_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "address0" }} , 
 	{ "name": "Y_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "we0" }} , 
 	{ "name": "Y_buf_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "d0" }} , 
 	{ "name": "X_buf_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address0" }} , 
 	{ "name": "X_buf_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce0" }} , 
 	{ "name": "X_buf_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q0" }} , 
 	{ "name": "X_buf_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address1" }} , 
 	{ "name": "X_buf_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce1" }} , 
 	{ "name": "X_buf_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q1" }} , 
 	{ "name": "X_buf_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address2" }} , 
 	{ "name": "X_buf_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce2" }} , 
 	{ "name": "X_buf_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q2" }} , 
 	{ "name": "X_buf_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address3" }} , 
 	{ "name": "X_buf_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce3" }} , 
 	{ "name": "X_buf_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q3" }} , 
 	{ "name": "X_buf_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address4" }} , 
 	{ "name": "X_buf_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce4" }} , 
 	{ "name": "X_buf_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q4" }} , 
 	{ "name": "X_buf_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address5" }} , 
 	{ "name": "X_buf_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce5" }} , 
 	{ "name": "X_buf_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q5" }} , 
 	{ "name": "X_buf_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address6" }} , 
 	{ "name": "X_buf_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce6" }} , 
 	{ "name": "X_buf_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q6" }} , 
 	{ "name": "X_buf_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address7" }} , 
 	{ "name": "X_buf_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce7" }} , 
 	{ "name": "X_buf_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q7" }} , 
 	{ "name": "X_buf_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address8" }} , 
 	{ "name": "X_buf_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce8" }} , 
 	{ "name": "X_buf_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q8" }} , 
 	{ "name": "X_buf_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address9" }} , 
 	{ "name": "X_buf_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce9" }} , 
 	{ "name": "X_buf_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q9" }} , 
 	{ "name": "X_buf_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address10" }} , 
 	{ "name": "X_buf_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce10" }} , 
 	{ "name": "X_buf_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q10" }} , 
 	{ "name": "X_buf_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address11" }} , 
 	{ "name": "X_buf_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce11" }} , 
 	{ "name": "X_buf_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q11" }} , 
 	{ "name": "X_buf_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address12" }} , 
 	{ "name": "X_buf_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce12" }} , 
 	{ "name": "X_buf_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q12" }} , 
 	{ "name": "X_buf_address13", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address13" }} , 
 	{ "name": "X_buf_ce13", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce13" }} , 
 	{ "name": "X_buf_q13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q13" }} , 
 	{ "name": "X_buf_address14", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address14" }} , 
 	{ "name": "X_buf_ce14", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce14" }} , 
 	{ "name": "X_buf_q14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q14" }} , 
 	{ "name": "X_buf_address15", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address15" }} , 
 	{ "name": "X_buf_ce15", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce15" }} , 
 	{ "name": "X_buf_q15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q15" }} , 
 	{ "name": "X_buf_address16", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address16" }} , 
 	{ "name": "X_buf_ce16", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce16" }} , 
 	{ "name": "X_buf_q16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q16" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "16572", "EstimateLatencyMax" : "16572",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "9", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage0", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage0_subdone", "QuitState" : "ap_ST_fsm_pp0_stage1", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage1_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U74", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U75", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U76", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U77", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U78", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U79", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U80", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U81", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U82", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U83", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U84", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U85", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U86", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U87", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U88", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U89", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U90", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U91", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_5ns_7ns_11_1_1_U92", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.urem_5ns_4ns_3_9_1_U93", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U94", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U95", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U96", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U97", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U98", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U99", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U100", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U101", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U102", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U103", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U104", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U105", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U106", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U107", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U108", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U109", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U110", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U111", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U112", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U113", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U114", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U115", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U116", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U117", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U118", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U119", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U120", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U121", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U122", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U123", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U124", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U125", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U126", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U127", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U128", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U129", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U130", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U131", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U132", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U133", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U134", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U135", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U136", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U137", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U138", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U139", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U140", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U141", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U142", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U143", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U144", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U145", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U146", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U147", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U148", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U149", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U150", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U151", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U152", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U153", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U154", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U155", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U156", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U157", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U158", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U159", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U160", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U161", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U162", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U163", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U164", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U165", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U166", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U167", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U168", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U169", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U170", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U171", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U172", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U173", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U174", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U175", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U176", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U177", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U178", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U179", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U180", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U181", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U182", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U183", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U184", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U185", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U186", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U187", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U188", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U189", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U190", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U191", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U192", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U193", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U194", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U195", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U196", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U197", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U198", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U199", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U200", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U201", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U202", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U203", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U204", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U205", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U206", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U207", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U208", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U209", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U210", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U211", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U212", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U213", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U214", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U215", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U216", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U217", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U218", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U219", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U220", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U221", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U222", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U223", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U224", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U225", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U226", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U227", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U228", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U229", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U230", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U231", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U232", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U233", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U234", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U235", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U236", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U237", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U238", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U239", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U240", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0 {Type O LastRead -1 FirstWrite 18}
		Y_buf_1 {Type O LastRead -1 FirstWrite 18}
		Y_buf_2 {Type O LastRead -1 FirstWrite 18}
		Y_buf_3 {Type O LastRead -1 FirstWrite 18}
		Y_buf_4 {Type O LastRead -1 FirstWrite 18}
		Y_buf_5 {Type O LastRead -1 FirstWrite 18}
		Y_buf_6 {Type O LastRead -1 FirstWrite 18}
		X_buf {Type I LastRead 14 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 3 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16572", "Max" : "16572"}
	, {"Name" : "Interval", "Min" : "16572", "Max" : "16572"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0 { ap_memory {  { Y_buf_0_address0 mem_address 1 9 }  { Y_buf_0_ce0 mem_ce 1 1 }  { Y_buf_0_we0 mem_we 1 1 }  { Y_buf_0_d0 mem_din 1 16 } } }
	Y_buf_1 { ap_memory {  { Y_buf_1_address0 mem_address 1 9 }  { Y_buf_1_ce0 mem_ce 1 1 }  { Y_buf_1_we0 mem_we 1 1 }  { Y_buf_1_d0 mem_din 1 16 } } }
	Y_buf_2 { ap_memory {  { Y_buf_2_address0 mem_address 1 9 }  { Y_buf_2_ce0 mem_ce 1 1 }  { Y_buf_2_we0 mem_we 1 1 }  { Y_buf_2_d0 mem_din 1 16 } } }
	Y_buf_3 { ap_memory {  { Y_buf_3_address0 mem_address 1 9 }  { Y_buf_3_ce0 mem_ce 1 1 }  { Y_buf_3_we0 mem_we 1 1 }  { Y_buf_3_d0 mem_din 1 16 } } }
	Y_buf_4 { ap_memory {  { Y_buf_4_address0 mem_address 1 9 }  { Y_buf_4_ce0 mem_ce 1 1 }  { Y_buf_4_we0 mem_we 1 1 }  { Y_buf_4_d0 mem_din 1 16 } } }
	Y_buf_5 { ap_memory {  { Y_buf_5_address0 mem_address 1 9 }  { Y_buf_5_ce0 mem_ce 1 1 }  { Y_buf_5_we0 mem_we 1 1 }  { Y_buf_5_d0 mem_din 1 16 } } }
	Y_buf_6 { ap_memory {  { Y_buf_6_address0 mem_address 1 9 }  { Y_buf_6_ce0 mem_ce 1 1 }  { Y_buf_6_we0 mem_we 1 1 }  { Y_buf_6_d0 mem_din 1 16 } } }
	X_buf { ap_memory {  { X_buf_address0 mem_address 1 13 }  { X_buf_ce0 mem_ce 1 1 }  { X_buf_q0 in_data 0 16 }  { X_buf_address1 MemPortADDR2 1 13 }  { X_buf_ce1 MemPortCE2 1 1 }  { X_buf_q1 MemPortDOUT2 0 16 }  { X_buf_address2 MemPortADDR2 1 13 }  { X_buf_ce2 MemPortCE2 1 1 }  { X_buf_q2 MemPortDOUT2 0 16 }  { X_buf_address3 MemPortADDR2 1 13 }  { X_buf_ce3 MemPortCE2 1 1 }  { X_buf_q3 MemPortDOUT2 0 16 }  { X_buf_address4 MemPortADDR2 1 13 }  { X_buf_ce4 MemPortCE2 1 1 }  { X_buf_q4 in_data 0 16 }  { X_buf_address5 MemPortADDR2 1 13 }  { X_buf_ce5 MemPortCE2 1 1 }  { X_buf_q5 in_data 0 16 }  { X_buf_address6 MemPortADDR2 1 13 }  { X_buf_ce6 MemPortCE2 1 1 }  { X_buf_q6 in_data 0 16 }  { X_buf_address7 MemPortADDR2 1 13 }  { X_buf_ce7 MemPortCE2 1 1 }  { X_buf_q7 in_data 0 16 }  { X_buf_address8 MemPortADDR2 1 13 }  { X_buf_ce8 MemPortCE2 1 1 }  { X_buf_q8 in_data 0 16 }  { X_buf_address9 MemPortADDR2 1 13 }  { X_buf_ce9 MemPortCE2 1 1 }  { X_buf_q9 in_data 0 16 }  { X_buf_address10 MemPortADDR2 1 13 }  { X_buf_ce10 MemPortCE2 1 1 }  { X_buf_q10 in_data 0 16 }  { X_buf_address11 MemPortADDR2 1 13 }  { X_buf_ce11 MemPortCE2 1 1 }  { X_buf_q11 in_data 0 16 }  { X_buf_address12 MemPortADDR2 1 13 }  { X_buf_ce12 MemPortCE2 1 1 }  { X_buf_q12 in_data 0 16 }  { X_buf_address13 MemPortADDR2 1 13 }  { X_buf_ce13 MemPortCE2 1 1 }  { X_buf_q13 in_data 0 16 }  { X_buf_address14 MemPortADDR2 1 13 }  { X_buf_ce14 MemPortCE2 1 1 }  { X_buf_q14 in_data 0 16 }  { X_buf_address15 MemPortADDR2 1 13 }  { X_buf_ce15 MemPortCE2 1 1 }  { X_buf_q15 in_data 0 16 }  { X_buf_address16 MemPortADDR2 1 13 }  { X_buf_ce16 MemPortCE2 1 1 }  { X_buf_q16 in_data 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_1 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_2 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_3 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_4 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_5 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_6 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ X_buf_0 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_1 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_2 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_3 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_4 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_5 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_6 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_7 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_8 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_9 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_10 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_11 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_12 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_13 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_14 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_15 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_16 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_17 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_18 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_19 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_20 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_21 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_22 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_23 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_24 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_25 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_26 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_27 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_28 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_29 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_30 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_31 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_32 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_33 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_34 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_35 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_36 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_37 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_38 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_39 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_40 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_41 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_42 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_43 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ X_buf_44 int 16 regular {array 156 { 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_7", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_8", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_9", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_10", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_11", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_12", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_13", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_14", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_15", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_16", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_17", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_18", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_19", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_20", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_21", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_22", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_23", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_24", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_25", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_26", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_27", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_28", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_29", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_30", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_31", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_32", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_33", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_34", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_35", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_36", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_37", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_38", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_39", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_40", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_41", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_42", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_43", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_44", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 455
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_address0 sc_out sc_lv 9 signal 0 } 
	{ Y_buf_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_address0 sc_out sc_lv 9 signal 1 } 
	{ Y_buf_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_address0 sc_out sc_lv 9 signal 2 } 
	{ Y_buf_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_address0 sc_out sc_lv 9 signal 3 } 
	{ Y_buf_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_4_address0 sc_out sc_lv 9 signal 4 } 
	{ Y_buf_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_5_address0 sc_out sc_lv 9 signal 5 } 
	{ Y_buf_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_6_address0 sc_out sc_lv 9 signal 6 } 
	{ Y_buf_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_d0 sc_out sc_lv 16 signal 6 } 
	{ X_buf_0_address0 sc_out sc_lv 8 signal 7 } 
	{ X_buf_0_ce0 sc_out sc_logic 1 signal 7 } 
	{ X_buf_0_q0 sc_in sc_lv 16 signal 7 } 
	{ X_buf_0_address1 sc_out sc_lv 8 signal 7 } 
	{ X_buf_0_ce1 sc_out sc_logic 1 signal 7 } 
	{ X_buf_0_q1 sc_in sc_lv 16 signal 7 } 
	{ X_buf_1_address0 sc_out sc_lv 8 signal 8 } 
	{ X_buf_1_ce0 sc_out sc_logic 1 signal 8 } 
	{ X_buf_1_q0 sc_in sc_lv 16 signal 8 } 
	{ X_buf_1_address1 sc_out sc_lv 8 signal 8 } 
	{ X_buf_1_ce1 sc_out sc_logic 1 signal 8 } 
	{ X_buf_1_q1 sc_in sc_lv 16 signal 8 } 
	{ X_buf_2_address0 sc_out sc_lv 8 signal 9 } 
	{ X_buf_2_ce0 sc_out sc_logic 1 signal 9 } 
	{ X_buf_2_q0 sc_in sc_lv 16 signal 9 } 
	{ X_buf_2_address1 sc_out sc_lv 8 signal 9 } 
	{ X_buf_2_ce1 sc_out sc_logic 1 signal 9 } 
	{ X_buf_2_q1 sc_in sc_lv 16 signal 9 } 
	{ X_buf_3_address0 sc_out sc_lv 8 signal 10 } 
	{ X_buf_3_ce0 sc_out sc_logic 1 signal 10 } 
	{ X_buf_3_q0 sc_in sc_lv 16 signal 10 } 
	{ X_buf_3_address1 sc_out sc_lv 8 signal 10 } 
	{ X_buf_3_ce1 sc_out sc_logic 1 signal 10 } 
	{ X_buf_3_q1 sc_in sc_lv 16 signal 10 } 
	{ X_buf_4_address0 sc_out sc_lv 8 signal 11 } 
	{ X_buf_4_ce0 sc_out sc_logic 1 signal 11 } 
	{ X_buf_4_q0 sc_in sc_lv 16 signal 11 } 
	{ X_buf_4_address1 sc_out sc_lv 8 signal 11 } 
	{ X_buf_4_ce1 sc_out sc_logic 1 signal 11 } 
	{ X_buf_4_q1 sc_in sc_lv 16 signal 11 } 
	{ X_buf_5_address0 sc_out sc_lv 8 signal 12 } 
	{ X_buf_5_ce0 sc_out sc_logic 1 signal 12 } 
	{ X_buf_5_q0 sc_in sc_lv 16 signal 12 } 
	{ X_buf_5_address1 sc_out sc_lv 8 signal 12 } 
	{ X_buf_5_ce1 sc_out sc_logic 1 signal 12 } 
	{ X_buf_5_q1 sc_in sc_lv 16 signal 12 } 
	{ X_buf_6_address0 sc_out sc_lv 8 signal 13 } 
	{ X_buf_6_ce0 sc_out sc_logic 1 signal 13 } 
	{ X_buf_6_q0 sc_in sc_lv 16 signal 13 } 
	{ X_buf_6_address1 sc_out sc_lv 8 signal 13 } 
	{ X_buf_6_ce1 sc_out sc_logic 1 signal 13 } 
	{ X_buf_6_q1 sc_in sc_lv 16 signal 13 } 
	{ X_buf_7_address0 sc_out sc_lv 8 signal 14 } 
	{ X_buf_7_ce0 sc_out sc_logic 1 signal 14 } 
	{ X_buf_7_q0 sc_in sc_lv 16 signal 14 } 
	{ X_buf_7_address1 sc_out sc_lv 8 signal 14 } 
	{ X_buf_7_ce1 sc_out sc_logic 1 signal 14 } 
	{ X_buf_7_q1 sc_in sc_lv 16 signal 14 } 
	{ X_buf_8_address0 sc_out sc_lv 8 signal 15 } 
	{ X_buf_8_ce0 sc_out sc_logic 1 signal 15 } 
	{ X_buf_8_q0 sc_in sc_lv 16 signal 15 } 
	{ X_buf_8_address1 sc_out sc_lv 8 signal 15 } 
	{ X_buf_8_ce1 sc_out sc_logic 1 signal 15 } 
	{ X_buf_8_q1 sc_in sc_lv 16 signal 15 } 
	{ X_buf_9_address0 sc_out sc_lv 8 signal 16 } 
	{ X_buf_9_ce0 sc_out sc_logic 1 signal 16 } 
	{ X_buf_9_q0 sc_in sc_lv 16 signal 16 } 
	{ X_buf_9_address1 sc_out sc_lv 8 signal 16 } 
	{ X_buf_9_ce1 sc_out sc_logic 1 signal 16 } 
	{ X_buf_9_q1 sc_in sc_lv 16 signal 16 } 
	{ X_buf_10_address0 sc_out sc_lv 8 signal 17 } 
	{ X_buf_10_ce0 sc_out sc_logic 1 signal 17 } 
	{ X_buf_10_q0 sc_in sc_lv 16 signal 17 } 
	{ X_buf_10_address1 sc_out sc_lv 8 signal 17 } 
	{ X_buf_10_ce1 sc_out sc_logic 1 signal 17 } 
	{ X_buf_10_q1 sc_in sc_lv 16 signal 17 } 
	{ X_buf_11_address0 sc_out sc_lv 8 signal 18 } 
	{ X_buf_11_ce0 sc_out sc_logic 1 signal 18 } 
	{ X_buf_11_q0 sc_in sc_lv 16 signal 18 } 
	{ X_buf_11_address1 sc_out sc_lv 8 signal 18 } 
	{ X_buf_11_ce1 sc_out sc_logic 1 signal 18 } 
	{ X_buf_11_q1 sc_in sc_lv 16 signal 18 } 
	{ X_buf_12_address0 sc_out sc_lv 8 signal 19 } 
	{ X_buf_12_ce0 sc_out sc_logic 1 signal 19 } 
	{ X_buf_12_q0 sc_in sc_lv 16 signal 19 } 
	{ X_buf_12_address1 sc_out sc_lv 8 signal 19 } 
	{ X_buf_12_ce1 sc_out sc_logic 1 signal 19 } 
	{ X_buf_12_q1 sc_in sc_lv 16 signal 19 } 
	{ X_buf_13_address0 sc_out sc_lv 8 signal 20 } 
	{ X_buf_13_ce0 sc_out sc_logic 1 signal 20 } 
	{ X_buf_13_q0 sc_in sc_lv 16 signal 20 } 
	{ X_buf_13_address1 sc_out sc_lv 8 signal 20 } 
	{ X_buf_13_ce1 sc_out sc_logic 1 signal 20 } 
	{ X_buf_13_q1 sc_in sc_lv 16 signal 20 } 
	{ X_buf_14_address0 sc_out sc_lv 8 signal 21 } 
	{ X_buf_14_ce0 sc_out sc_logic 1 signal 21 } 
	{ X_buf_14_q0 sc_in sc_lv 16 signal 21 } 
	{ X_buf_14_address1 sc_out sc_lv 8 signal 21 } 
	{ X_buf_14_ce1 sc_out sc_logic 1 signal 21 } 
	{ X_buf_14_q1 sc_in sc_lv 16 signal 21 } 
	{ X_buf_15_address0 sc_out sc_lv 8 signal 22 } 
	{ X_buf_15_ce0 sc_out sc_logic 1 signal 22 } 
	{ X_buf_15_q0 sc_in sc_lv 16 signal 22 } 
	{ X_buf_15_address1 sc_out sc_lv 8 signal 22 } 
	{ X_buf_15_ce1 sc_out sc_logic 1 signal 22 } 
	{ X_buf_15_q1 sc_in sc_lv 16 signal 22 } 
	{ X_buf_16_address0 sc_out sc_lv 8 signal 23 } 
	{ X_buf_16_ce0 sc_out sc_logic 1 signal 23 } 
	{ X_buf_16_q0 sc_in sc_lv 16 signal 23 } 
	{ X_buf_16_address1 sc_out sc_lv 8 signal 23 } 
	{ X_buf_16_ce1 sc_out sc_logic 1 signal 23 } 
	{ X_buf_16_q1 sc_in sc_lv 16 signal 23 } 
	{ X_buf_17_address0 sc_out sc_lv 8 signal 24 } 
	{ X_buf_17_ce0 sc_out sc_logic 1 signal 24 } 
	{ X_buf_17_q0 sc_in sc_lv 16 signal 24 } 
	{ X_buf_17_address1 sc_out sc_lv 8 signal 24 } 
	{ X_buf_17_ce1 sc_out sc_logic 1 signal 24 } 
	{ X_buf_17_q1 sc_in sc_lv 16 signal 24 } 
	{ X_buf_18_address0 sc_out sc_lv 8 signal 25 } 
	{ X_buf_18_ce0 sc_out sc_logic 1 signal 25 } 
	{ X_buf_18_q0 sc_in sc_lv 16 signal 25 } 
	{ X_buf_18_address1 sc_out sc_lv 8 signal 25 } 
	{ X_buf_18_ce1 sc_out sc_logic 1 signal 25 } 
	{ X_buf_18_q1 sc_in sc_lv 16 signal 25 } 
	{ X_buf_19_address0 sc_out sc_lv 8 signal 26 } 
	{ X_buf_19_ce0 sc_out sc_logic 1 signal 26 } 
	{ X_buf_19_q0 sc_in sc_lv 16 signal 26 } 
	{ X_buf_19_address1 sc_out sc_lv 8 signal 26 } 
	{ X_buf_19_ce1 sc_out sc_logic 1 signal 26 } 
	{ X_buf_19_q1 sc_in sc_lv 16 signal 26 } 
	{ X_buf_20_address0 sc_out sc_lv 8 signal 27 } 
	{ X_buf_20_ce0 sc_out sc_logic 1 signal 27 } 
	{ X_buf_20_q0 sc_in sc_lv 16 signal 27 } 
	{ X_buf_20_address1 sc_out sc_lv 8 signal 27 } 
	{ X_buf_20_ce1 sc_out sc_logic 1 signal 27 } 
	{ X_buf_20_q1 sc_in sc_lv 16 signal 27 } 
	{ X_buf_21_address0 sc_out sc_lv 8 signal 28 } 
	{ X_buf_21_ce0 sc_out sc_logic 1 signal 28 } 
	{ X_buf_21_q0 sc_in sc_lv 16 signal 28 } 
	{ X_buf_21_address1 sc_out sc_lv 8 signal 28 } 
	{ X_buf_21_ce1 sc_out sc_logic 1 signal 28 } 
	{ X_buf_21_q1 sc_in sc_lv 16 signal 28 } 
	{ X_buf_22_address0 sc_out sc_lv 8 signal 29 } 
	{ X_buf_22_ce0 sc_out sc_logic 1 signal 29 } 
	{ X_buf_22_q0 sc_in sc_lv 16 signal 29 } 
	{ X_buf_22_address1 sc_out sc_lv 8 signal 29 } 
	{ X_buf_22_ce1 sc_out sc_logic 1 signal 29 } 
	{ X_buf_22_q1 sc_in sc_lv 16 signal 29 } 
	{ X_buf_23_address0 sc_out sc_lv 8 signal 30 } 
	{ X_buf_23_ce0 sc_out sc_logic 1 signal 30 } 
	{ X_buf_23_q0 sc_in sc_lv 16 signal 30 } 
	{ X_buf_23_address1 sc_out sc_lv 8 signal 30 } 
	{ X_buf_23_ce1 sc_out sc_logic 1 signal 30 } 
	{ X_buf_23_q1 sc_in sc_lv 16 signal 30 } 
	{ X_buf_24_address0 sc_out sc_lv 8 signal 31 } 
	{ X_buf_24_ce0 sc_out sc_logic 1 signal 31 } 
	{ X_buf_24_q0 sc_in sc_lv 16 signal 31 } 
	{ X_buf_24_address1 sc_out sc_lv 8 signal 31 } 
	{ X_buf_24_ce1 sc_out sc_logic 1 signal 31 } 
	{ X_buf_24_q1 sc_in sc_lv 16 signal 31 } 
	{ X_buf_25_address0 sc_out sc_lv 8 signal 32 } 
	{ X_buf_25_ce0 sc_out sc_logic 1 signal 32 } 
	{ X_buf_25_q0 sc_in sc_lv 16 signal 32 } 
	{ X_buf_25_address1 sc_out sc_lv 8 signal 32 } 
	{ X_buf_25_ce1 sc_out sc_logic 1 signal 32 } 
	{ X_buf_25_q1 sc_in sc_lv 16 signal 32 } 
	{ X_buf_26_address0 sc_out sc_lv 8 signal 33 } 
	{ X_buf_26_ce0 sc_out sc_logic 1 signal 33 } 
	{ X_buf_26_q0 sc_in sc_lv 16 signal 33 } 
	{ X_buf_26_address1 sc_out sc_lv 8 signal 33 } 
	{ X_buf_26_ce1 sc_out sc_logic 1 signal 33 } 
	{ X_buf_26_q1 sc_in sc_lv 16 signal 33 } 
	{ X_buf_27_address0 sc_out sc_lv 8 signal 34 } 
	{ X_buf_27_ce0 sc_out sc_logic 1 signal 34 } 
	{ X_buf_27_q0 sc_in sc_lv 16 signal 34 } 
	{ X_buf_27_address1 sc_out sc_lv 8 signal 34 } 
	{ X_buf_27_ce1 sc_out sc_logic 1 signal 34 } 
	{ X_buf_27_q1 sc_in sc_lv 16 signal 34 } 
	{ X_buf_28_address0 sc_out sc_lv 8 signal 35 } 
	{ X_buf_28_ce0 sc_out sc_logic 1 signal 35 } 
	{ X_buf_28_q0 sc_in sc_lv 16 signal 35 } 
	{ X_buf_28_address1 sc_out sc_lv 8 signal 35 } 
	{ X_buf_28_ce1 sc_out sc_logic 1 signal 35 } 
	{ X_buf_28_q1 sc_in sc_lv 16 signal 35 } 
	{ X_buf_29_address0 sc_out sc_lv 8 signal 36 } 
	{ X_buf_29_ce0 sc_out sc_logic 1 signal 36 } 
	{ X_buf_29_q0 sc_in sc_lv 16 signal 36 } 
	{ X_buf_29_address1 sc_out sc_lv 8 signal 36 } 
	{ X_buf_29_ce1 sc_out sc_logic 1 signal 36 } 
	{ X_buf_29_q1 sc_in sc_lv 16 signal 36 } 
	{ X_buf_30_address0 sc_out sc_lv 8 signal 37 } 
	{ X_buf_30_ce0 sc_out sc_logic 1 signal 37 } 
	{ X_buf_30_q0 sc_in sc_lv 16 signal 37 } 
	{ X_buf_30_address1 sc_out sc_lv 8 signal 37 } 
	{ X_buf_30_ce1 sc_out sc_logic 1 signal 37 } 
	{ X_buf_30_q1 sc_in sc_lv 16 signal 37 } 
	{ X_buf_31_address0 sc_out sc_lv 8 signal 38 } 
	{ X_buf_31_ce0 sc_out sc_logic 1 signal 38 } 
	{ X_buf_31_q0 sc_in sc_lv 16 signal 38 } 
	{ X_buf_31_address1 sc_out sc_lv 8 signal 38 } 
	{ X_buf_31_ce1 sc_out sc_logic 1 signal 38 } 
	{ X_buf_31_q1 sc_in sc_lv 16 signal 38 } 
	{ X_buf_32_address0 sc_out sc_lv 8 signal 39 } 
	{ X_buf_32_ce0 sc_out sc_logic 1 signal 39 } 
	{ X_buf_32_q0 sc_in sc_lv 16 signal 39 } 
	{ X_buf_32_address1 sc_out sc_lv 8 signal 39 } 
	{ X_buf_32_ce1 sc_out sc_logic 1 signal 39 } 
	{ X_buf_32_q1 sc_in sc_lv 16 signal 39 } 
	{ X_buf_33_address0 sc_out sc_lv 8 signal 40 } 
	{ X_buf_33_ce0 sc_out sc_logic 1 signal 40 } 
	{ X_buf_33_q0 sc_in sc_lv 16 signal 40 } 
	{ X_buf_33_address1 sc_out sc_lv 8 signal 40 } 
	{ X_buf_33_ce1 sc_out sc_logic 1 signal 40 } 
	{ X_buf_33_q1 sc_in sc_lv 16 signal 40 } 
	{ X_buf_34_address0 sc_out sc_lv 8 signal 41 } 
	{ X_buf_34_ce0 sc_out sc_logic 1 signal 41 } 
	{ X_buf_34_q0 sc_in sc_lv 16 signal 41 } 
	{ X_buf_34_address1 sc_out sc_lv 8 signal 41 } 
	{ X_buf_34_ce1 sc_out sc_logic 1 signal 41 } 
	{ X_buf_34_q1 sc_in sc_lv 16 signal 41 } 
	{ X_buf_35_address0 sc_out sc_lv 8 signal 42 } 
	{ X_buf_35_ce0 sc_out sc_logic 1 signal 42 } 
	{ X_buf_35_q0 sc_in sc_lv 16 signal 42 } 
	{ X_buf_35_address1 sc_out sc_lv 8 signal 42 } 
	{ X_buf_35_ce1 sc_out sc_logic 1 signal 42 } 
	{ X_buf_35_q1 sc_in sc_lv 16 signal 42 } 
	{ X_buf_36_address0 sc_out sc_lv 8 signal 43 } 
	{ X_buf_36_ce0 sc_out sc_logic 1 signal 43 } 
	{ X_buf_36_q0 sc_in sc_lv 16 signal 43 } 
	{ X_buf_36_address1 sc_out sc_lv 8 signal 43 } 
	{ X_buf_36_ce1 sc_out sc_logic 1 signal 43 } 
	{ X_buf_36_q1 sc_in sc_lv 16 signal 43 } 
	{ X_buf_37_address0 sc_out sc_lv 8 signal 44 } 
	{ X_buf_37_ce0 sc_out sc_logic 1 signal 44 } 
	{ X_buf_37_q0 sc_in sc_lv 16 signal 44 } 
	{ X_buf_37_address1 sc_out sc_lv 8 signal 44 } 
	{ X_buf_37_ce1 sc_out sc_logic 1 signal 44 } 
	{ X_buf_37_q1 sc_in sc_lv 16 signal 44 } 
	{ X_buf_38_address0 sc_out sc_lv 8 signal 45 } 
	{ X_buf_38_ce0 sc_out sc_logic 1 signal 45 } 
	{ X_buf_38_q0 sc_in sc_lv 16 signal 45 } 
	{ X_buf_38_address1 sc_out sc_lv 8 signal 45 } 
	{ X_buf_38_ce1 sc_out sc_logic 1 signal 45 } 
	{ X_buf_38_q1 sc_in sc_lv 16 signal 45 } 
	{ X_buf_39_address0 sc_out sc_lv 8 signal 46 } 
	{ X_buf_39_ce0 sc_out sc_logic 1 signal 46 } 
	{ X_buf_39_q0 sc_in sc_lv 16 signal 46 } 
	{ X_buf_39_address1 sc_out sc_lv 8 signal 46 } 
	{ X_buf_39_ce1 sc_out sc_logic 1 signal 46 } 
	{ X_buf_39_q1 sc_in sc_lv 16 signal 46 } 
	{ X_buf_40_address0 sc_out sc_lv 8 signal 47 } 
	{ X_buf_40_ce0 sc_out sc_logic 1 signal 47 } 
	{ X_buf_40_q0 sc_in sc_lv 16 signal 47 } 
	{ X_buf_40_address1 sc_out sc_lv 8 signal 47 } 
	{ X_buf_40_ce1 sc_out sc_logic 1 signal 47 } 
	{ X_buf_40_q1 sc_in sc_lv 16 signal 47 } 
	{ X_buf_41_address0 sc_out sc_lv 8 signal 48 } 
	{ X_buf_41_ce0 sc_out sc_logic 1 signal 48 } 
	{ X_buf_41_q0 sc_in sc_lv 16 signal 48 } 
	{ X_buf_41_address1 sc_out sc_lv 8 signal 48 } 
	{ X_buf_41_ce1 sc_out sc_logic 1 signal 48 } 
	{ X_buf_41_q1 sc_in sc_lv 16 signal 48 } 
	{ X_buf_42_address0 sc_out sc_lv 8 signal 49 } 
	{ X_buf_42_ce0 sc_out sc_logic 1 signal 49 } 
	{ X_buf_42_q0 sc_in sc_lv 16 signal 49 } 
	{ X_buf_42_address1 sc_out sc_lv 8 signal 49 } 
	{ X_buf_42_ce1 sc_out sc_logic 1 signal 49 } 
	{ X_buf_42_q1 sc_in sc_lv 16 signal 49 } 
	{ X_buf_43_address0 sc_out sc_lv 8 signal 50 } 
	{ X_buf_43_ce0 sc_out sc_logic 1 signal 50 } 
	{ X_buf_43_q0 sc_in sc_lv 16 signal 50 } 
	{ X_buf_43_address1 sc_out sc_lv 8 signal 50 } 
	{ X_buf_43_ce1 sc_out sc_logic 1 signal 50 } 
	{ X_buf_43_q1 sc_in sc_lv 16 signal 50 } 
	{ X_buf_44_address0 sc_out sc_lv 8 signal 51 } 
	{ X_buf_44_ce0 sc_out sc_logic 1 signal 51 } 
	{ X_buf_44_q0 sc_in sc_lv 16 signal 51 } 
	{ X_buf_44_address1 sc_out sc_lv 8 signal 51 } 
	{ X_buf_44_ce1 sc_out sc_logic 1 signal 51 } 
	{ X_buf_44_q1 sc_in sc_lv 16 signal 51 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 52 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 53 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 54 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 55 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 56 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 56 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 56 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 57 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 57 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 57 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 58 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 58 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 58 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 59 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 59 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 59 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 60 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 60 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 60 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 61 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 61 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 61 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 62 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 62 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 62 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 63 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 63 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 63 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 64 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 64 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 64 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 65 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 65 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 65 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 66 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 66 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 66 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 67 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 67 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 67 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 68 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 68 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 68 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 69 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 69 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 69 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 70 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 70 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 70 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 71 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 71 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 71 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 72 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 72 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 72 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 73 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 73 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 73 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 74 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 74 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 74 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 75 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 75 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 75 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 76 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 76 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 76 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 77 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 77 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 77 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 78 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 78 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 78 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 79 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 79 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 79 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 80 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 80 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 80 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 81 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 81 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 81 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 82 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 82 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 82 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 83 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 83 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 83 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 84 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 84 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 84 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 85 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 85 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 85 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 86 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 86 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 86 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 87 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 87 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 87 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 88 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 88 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 88 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 89 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 89 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 89 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 90 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 90 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 90 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 91 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 91 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 91 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 92 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 92 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 92 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 93 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 93 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 93 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 94 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 94 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 94 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 95 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 95 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 95 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 96 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 96 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 96 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 97 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 97 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 97 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 98 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 98 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 98 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 99 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 99 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 99 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 100 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 100 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 100 } 
	{ p_read sc_in sc_lv 16 signal 101 } 
	{ p_read1 sc_in sc_lv 16 signal 102 } 
	{ p_read2 sc_in sc_lv 16 signal 103 } 
	{ p_read3 sc_in sc_lv 16 signal 104 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "d0" }} , 
 	{ "name": "Y_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "address0" }} , 
 	{ "name": "Y_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "we0" }} , 
 	{ "name": "Y_buf_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "d0" }} , 
 	{ "name": "Y_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "address0" }} , 
 	{ "name": "Y_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "we0" }} , 
 	{ "name": "Y_buf_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "d0" }} , 
 	{ "name": "Y_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "address0" }} , 
 	{ "name": "Y_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "we0" }} , 
 	{ "name": "Y_buf_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "d0" }} , 
 	{ "name": "X_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0", "role": "address0" }} , 
 	{ "name": "X_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0", "role": "ce0" }} , 
 	{ "name": "X_buf_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0", "role": "q0" }} , 
 	{ "name": "X_buf_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_0", "role": "address1" }} , 
 	{ "name": "X_buf_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0", "role": "ce1" }} , 
 	{ "name": "X_buf_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0", "role": "q1" }} , 
 	{ "name": "X_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1", "role": "address0" }} , 
 	{ "name": "X_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1", "role": "ce0" }} , 
 	{ "name": "X_buf_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1", "role": "q0" }} , 
 	{ "name": "X_buf_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_1", "role": "address1" }} , 
 	{ "name": "X_buf_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1", "role": "ce1" }} , 
 	{ "name": "X_buf_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1", "role": "q1" }} , 
 	{ "name": "X_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2", "role": "address0" }} , 
 	{ "name": "X_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2", "role": "ce0" }} , 
 	{ "name": "X_buf_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2", "role": "q0" }} , 
 	{ "name": "X_buf_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_2", "role": "address1" }} , 
 	{ "name": "X_buf_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2", "role": "ce1" }} , 
 	{ "name": "X_buf_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2", "role": "q1" }} , 
 	{ "name": "X_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3", "role": "address0" }} , 
 	{ "name": "X_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3", "role": "ce0" }} , 
 	{ "name": "X_buf_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3", "role": "q0" }} , 
 	{ "name": "X_buf_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_3", "role": "address1" }} , 
 	{ "name": "X_buf_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3", "role": "ce1" }} , 
 	{ "name": "X_buf_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3", "role": "q1" }} , 
 	{ "name": "X_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4", "role": "address0" }} , 
 	{ "name": "X_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4", "role": "ce0" }} , 
 	{ "name": "X_buf_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4", "role": "q0" }} , 
 	{ "name": "X_buf_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_4", "role": "address1" }} , 
 	{ "name": "X_buf_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4", "role": "ce1" }} , 
 	{ "name": "X_buf_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4", "role": "q1" }} , 
 	{ "name": "X_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5", "role": "address0" }} , 
 	{ "name": "X_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5", "role": "ce0" }} , 
 	{ "name": "X_buf_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5", "role": "q0" }} , 
 	{ "name": "X_buf_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_5", "role": "address1" }} , 
 	{ "name": "X_buf_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5", "role": "ce1" }} , 
 	{ "name": "X_buf_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5", "role": "q1" }} , 
 	{ "name": "X_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6", "role": "address0" }} , 
 	{ "name": "X_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6", "role": "ce0" }} , 
 	{ "name": "X_buf_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6", "role": "q0" }} , 
 	{ "name": "X_buf_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_6", "role": "address1" }} , 
 	{ "name": "X_buf_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6", "role": "ce1" }} , 
 	{ "name": "X_buf_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6", "role": "q1" }} , 
 	{ "name": "X_buf_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_7", "role": "address0" }} , 
 	{ "name": "X_buf_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_7", "role": "ce0" }} , 
 	{ "name": "X_buf_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_7", "role": "q0" }} , 
 	{ "name": "X_buf_7_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_7", "role": "address1" }} , 
 	{ "name": "X_buf_7_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_7", "role": "ce1" }} , 
 	{ "name": "X_buf_7_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_7", "role": "q1" }} , 
 	{ "name": "X_buf_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_8", "role": "address0" }} , 
 	{ "name": "X_buf_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_8", "role": "ce0" }} , 
 	{ "name": "X_buf_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_8", "role": "q0" }} , 
 	{ "name": "X_buf_8_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_8", "role": "address1" }} , 
 	{ "name": "X_buf_8_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_8", "role": "ce1" }} , 
 	{ "name": "X_buf_8_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_8", "role": "q1" }} , 
 	{ "name": "X_buf_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_9", "role": "address0" }} , 
 	{ "name": "X_buf_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_9", "role": "ce0" }} , 
 	{ "name": "X_buf_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_9", "role": "q0" }} , 
 	{ "name": "X_buf_9_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_9", "role": "address1" }} , 
 	{ "name": "X_buf_9_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_9", "role": "ce1" }} , 
 	{ "name": "X_buf_9_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_9", "role": "q1" }} , 
 	{ "name": "X_buf_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_10", "role": "address0" }} , 
 	{ "name": "X_buf_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_10", "role": "ce0" }} , 
 	{ "name": "X_buf_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_10", "role": "q0" }} , 
 	{ "name": "X_buf_10_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_10", "role": "address1" }} , 
 	{ "name": "X_buf_10_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_10", "role": "ce1" }} , 
 	{ "name": "X_buf_10_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_10", "role": "q1" }} , 
 	{ "name": "X_buf_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_11", "role": "address0" }} , 
 	{ "name": "X_buf_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_11", "role": "ce0" }} , 
 	{ "name": "X_buf_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_11", "role": "q0" }} , 
 	{ "name": "X_buf_11_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_11", "role": "address1" }} , 
 	{ "name": "X_buf_11_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_11", "role": "ce1" }} , 
 	{ "name": "X_buf_11_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_11", "role": "q1" }} , 
 	{ "name": "X_buf_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_12", "role": "address0" }} , 
 	{ "name": "X_buf_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_12", "role": "ce0" }} , 
 	{ "name": "X_buf_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_12", "role": "q0" }} , 
 	{ "name": "X_buf_12_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_12", "role": "address1" }} , 
 	{ "name": "X_buf_12_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_12", "role": "ce1" }} , 
 	{ "name": "X_buf_12_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_12", "role": "q1" }} , 
 	{ "name": "X_buf_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_13", "role": "address0" }} , 
 	{ "name": "X_buf_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_13", "role": "ce0" }} , 
 	{ "name": "X_buf_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_13", "role": "q0" }} , 
 	{ "name": "X_buf_13_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_13", "role": "address1" }} , 
 	{ "name": "X_buf_13_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_13", "role": "ce1" }} , 
 	{ "name": "X_buf_13_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_13", "role": "q1" }} , 
 	{ "name": "X_buf_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_14", "role": "address0" }} , 
 	{ "name": "X_buf_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_14", "role": "ce0" }} , 
 	{ "name": "X_buf_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_14", "role": "q0" }} , 
 	{ "name": "X_buf_14_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_14", "role": "address1" }} , 
 	{ "name": "X_buf_14_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_14", "role": "ce1" }} , 
 	{ "name": "X_buf_14_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_14", "role": "q1" }} , 
 	{ "name": "X_buf_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_15", "role": "address0" }} , 
 	{ "name": "X_buf_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_15", "role": "ce0" }} , 
 	{ "name": "X_buf_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_15", "role": "q0" }} , 
 	{ "name": "X_buf_15_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_15", "role": "address1" }} , 
 	{ "name": "X_buf_15_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_15", "role": "ce1" }} , 
 	{ "name": "X_buf_15_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_15", "role": "q1" }} , 
 	{ "name": "X_buf_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_16", "role": "address0" }} , 
 	{ "name": "X_buf_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_16", "role": "ce0" }} , 
 	{ "name": "X_buf_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_16", "role": "q0" }} , 
 	{ "name": "X_buf_16_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_16", "role": "address1" }} , 
 	{ "name": "X_buf_16_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_16", "role": "ce1" }} , 
 	{ "name": "X_buf_16_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_16", "role": "q1" }} , 
 	{ "name": "X_buf_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_17", "role": "address0" }} , 
 	{ "name": "X_buf_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_17", "role": "ce0" }} , 
 	{ "name": "X_buf_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_17", "role": "q0" }} , 
 	{ "name": "X_buf_17_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_17", "role": "address1" }} , 
 	{ "name": "X_buf_17_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_17", "role": "ce1" }} , 
 	{ "name": "X_buf_17_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_17", "role": "q1" }} , 
 	{ "name": "X_buf_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_18", "role": "address0" }} , 
 	{ "name": "X_buf_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_18", "role": "ce0" }} , 
 	{ "name": "X_buf_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_18", "role": "q0" }} , 
 	{ "name": "X_buf_18_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_18", "role": "address1" }} , 
 	{ "name": "X_buf_18_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_18", "role": "ce1" }} , 
 	{ "name": "X_buf_18_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_18", "role": "q1" }} , 
 	{ "name": "X_buf_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_19", "role": "address0" }} , 
 	{ "name": "X_buf_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_19", "role": "ce0" }} , 
 	{ "name": "X_buf_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_19", "role": "q0" }} , 
 	{ "name": "X_buf_19_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_19", "role": "address1" }} , 
 	{ "name": "X_buf_19_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_19", "role": "ce1" }} , 
 	{ "name": "X_buf_19_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_19", "role": "q1" }} , 
 	{ "name": "X_buf_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_20", "role": "address0" }} , 
 	{ "name": "X_buf_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_20", "role": "ce0" }} , 
 	{ "name": "X_buf_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_20", "role": "q0" }} , 
 	{ "name": "X_buf_20_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_20", "role": "address1" }} , 
 	{ "name": "X_buf_20_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_20", "role": "ce1" }} , 
 	{ "name": "X_buf_20_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_20", "role": "q1" }} , 
 	{ "name": "X_buf_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_21", "role": "address0" }} , 
 	{ "name": "X_buf_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_21", "role": "ce0" }} , 
 	{ "name": "X_buf_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_21", "role": "q0" }} , 
 	{ "name": "X_buf_21_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_21", "role": "address1" }} , 
 	{ "name": "X_buf_21_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_21", "role": "ce1" }} , 
 	{ "name": "X_buf_21_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_21", "role": "q1" }} , 
 	{ "name": "X_buf_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_22", "role": "address0" }} , 
 	{ "name": "X_buf_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_22", "role": "ce0" }} , 
 	{ "name": "X_buf_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_22", "role": "q0" }} , 
 	{ "name": "X_buf_22_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_22", "role": "address1" }} , 
 	{ "name": "X_buf_22_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_22", "role": "ce1" }} , 
 	{ "name": "X_buf_22_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_22", "role": "q1" }} , 
 	{ "name": "X_buf_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_23", "role": "address0" }} , 
 	{ "name": "X_buf_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_23", "role": "ce0" }} , 
 	{ "name": "X_buf_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_23", "role": "q0" }} , 
 	{ "name": "X_buf_23_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_23", "role": "address1" }} , 
 	{ "name": "X_buf_23_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_23", "role": "ce1" }} , 
 	{ "name": "X_buf_23_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_23", "role": "q1" }} , 
 	{ "name": "X_buf_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_24", "role": "address0" }} , 
 	{ "name": "X_buf_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_24", "role": "ce0" }} , 
 	{ "name": "X_buf_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_24", "role": "q0" }} , 
 	{ "name": "X_buf_24_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_24", "role": "address1" }} , 
 	{ "name": "X_buf_24_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_24", "role": "ce1" }} , 
 	{ "name": "X_buf_24_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_24", "role": "q1" }} , 
 	{ "name": "X_buf_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_25", "role": "address0" }} , 
 	{ "name": "X_buf_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_25", "role": "ce0" }} , 
 	{ "name": "X_buf_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_25", "role": "q0" }} , 
 	{ "name": "X_buf_25_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_25", "role": "address1" }} , 
 	{ "name": "X_buf_25_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_25", "role": "ce1" }} , 
 	{ "name": "X_buf_25_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_25", "role": "q1" }} , 
 	{ "name": "X_buf_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_26", "role": "address0" }} , 
 	{ "name": "X_buf_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_26", "role": "ce0" }} , 
 	{ "name": "X_buf_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_26", "role": "q0" }} , 
 	{ "name": "X_buf_26_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_26", "role": "address1" }} , 
 	{ "name": "X_buf_26_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_26", "role": "ce1" }} , 
 	{ "name": "X_buf_26_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_26", "role": "q1" }} , 
 	{ "name": "X_buf_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_27", "role": "address0" }} , 
 	{ "name": "X_buf_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_27", "role": "ce0" }} , 
 	{ "name": "X_buf_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_27", "role": "q0" }} , 
 	{ "name": "X_buf_27_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_27", "role": "address1" }} , 
 	{ "name": "X_buf_27_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_27", "role": "ce1" }} , 
 	{ "name": "X_buf_27_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_27", "role": "q1" }} , 
 	{ "name": "X_buf_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_28", "role": "address0" }} , 
 	{ "name": "X_buf_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_28", "role": "ce0" }} , 
 	{ "name": "X_buf_28_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_28", "role": "q0" }} , 
 	{ "name": "X_buf_28_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_28", "role": "address1" }} , 
 	{ "name": "X_buf_28_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_28", "role": "ce1" }} , 
 	{ "name": "X_buf_28_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_28", "role": "q1" }} , 
 	{ "name": "X_buf_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_29", "role": "address0" }} , 
 	{ "name": "X_buf_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_29", "role": "ce0" }} , 
 	{ "name": "X_buf_29_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_29", "role": "q0" }} , 
 	{ "name": "X_buf_29_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_29", "role": "address1" }} , 
 	{ "name": "X_buf_29_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_29", "role": "ce1" }} , 
 	{ "name": "X_buf_29_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_29", "role": "q1" }} , 
 	{ "name": "X_buf_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_30", "role": "address0" }} , 
 	{ "name": "X_buf_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_30", "role": "ce0" }} , 
 	{ "name": "X_buf_30_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_30", "role": "q0" }} , 
 	{ "name": "X_buf_30_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_30", "role": "address1" }} , 
 	{ "name": "X_buf_30_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_30", "role": "ce1" }} , 
 	{ "name": "X_buf_30_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_30", "role": "q1" }} , 
 	{ "name": "X_buf_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_31", "role": "address0" }} , 
 	{ "name": "X_buf_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_31", "role": "ce0" }} , 
 	{ "name": "X_buf_31_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_31", "role": "q0" }} , 
 	{ "name": "X_buf_31_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_31", "role": "address1" }} , 
 	{ "name": "X_buf_31_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_31", "role": "ce1" }} , 
 	{ "name": "X_buf_31_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_31", "role": "q1" }} , 
 	{ "name": "X_buf_32_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_32", "role": "address0" }} , 
 	{ "name": "X_buf_32_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_32", "role": "ce0" }} , 
 	{ "name": "X_buf_32_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_32", "role": "q0" }} , 
 	{ "name": "X_buf_32_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_32", "role": "address1" }} , 
 	{ "name": "X_buf_32_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_32", "role": "ce1" }} , 
 	{ "name": "X_buf_32_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_32", "role": "q1" }} , 
 	{ "name": "X_buf_33_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_33", "role": "address0" }} , 
 	{ "name": "X_buf_33_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_33", "role": "ce0" }} , 
 	{ "name": "X_buf_33_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_33", "role": "q0" }} , 
 	{ "name": "X_buf_33_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_33", "role": "address1" }} , 
 	{ "name": "X_buf_33_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_33", "role": "ce1" }} , 
 	{ "name": "X_buf_33_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_33", "role": "q1" }} , 
 	{ "name": "X_buf_34_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_34", "role": "address0" }} , 
 	{ "name": "X_buf_34_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_34", "role": "ce0" }} , 
 	{ "name": "X_buf_34_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_34", "role": "q0" }} , 
 	{ "name": "X_buf_34_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_34", "role": "address1" }} , 
 	{ "name": "X_buf_34_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_34", "role": "ce1" }} , 
 	{ "name": "X_buf_34_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_34", "role": "q1" }} , 
 	{ "name": "X_buf_35_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_35", "role": "address0" }} , 
 	{ "name": "X_buf_35_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_35", "role": "ce0" }} , 
 	{ "name": "X_buf_35_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_35", "role": "q0" }} , 
 	{ "name": "X_buf_35_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_35", "role": "address1" }} , 
 	{ "name": "X_buf_35_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_35", "role": "ce1" }} , 
 	{ "name": "X_buf_35_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_35", "role": "q1" }} , 
 	{ "name": "X_buf_36_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_36", "role": "address0" }} , 
 	{ "name": "X_buf_36_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_36", "role": "ce0" }} , 
 	{ "name": "X_buf_36_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_36", "role": "q0" }} , 
 	{ "name": "X_buf_36_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_36", "role": "address1" }} , 
 	{ "name": "X_buf_36_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_36", "role": "ce1" }} , 
 	{ "name": "X_buf_36_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_36", "role": "q1" }} , 
 	{ "name": "X_buf_37_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_37", "role": "address0" }} , 
 	{ "name": "X_buf_37_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_37", "role": "ce0" }} , 
 	{ "name": "X_buf_37_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_37", "role": "q0" }} , 
 	{ "name": "X_buf_37_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_37", "role": "address1" }} , 
 	{ "name": "X_buf_37_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_37", "role": "ce1" }} , 
 	{ "name": "X_buf_37_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_37", "role": "q1" }} , 
 	{ "name": "X_buf_38_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_38", "role": "address0" }} , 
 	{ "name": "X_buf_38_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_38", "role": "ce0" }} , 
 	{ "name": "X_buf_38_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_38", "role": "q0" }} , 
 	{ "name": "X_buf_38_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_38", "role": "address1" }} , 
 	{ "name": "X_buf_38_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_38", "role": "ce1" }} , 
 	{ "name": "X_buf_38_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_38", "role": "q1" }} , 
 	{ "name": "X_buf_39_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_39", "role": "address0" }} , 
 	{ "name": "X_buf_39_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_39", "role": "ce0" }} , 
 	{ "name": "X_buf_39_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_39", "role": "q0" }} , 
 	{ "name": "X_buf_39_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_39", "role": "address1" }} , 
 	{ "name": "X_buf_39_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_39", "role": "ce1" }} , 
 	{ "name": "X_buf_39_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_39", "role": "q1" }} , 
 	{ "name": "X_buf_40_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_40", "role": "address0" }} , 
 	{ "name": "X_buf_40_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_40", "role": "ce0" }} , 
 	{ "name": "X_buf_40_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_40", "role": "q0" }} , 
 	{ "name": "X_buf_40_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_40", "role": "address1" }} , 
 	{ "name": "X_buf_40_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_40", "role": "ce1" }} , 
 	{ "name": "X_buf_40_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_40", "role": "q1" }} , 
 	{ "name": "X_buf_41_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_41", "role": "address0" }} , 
 	{ "name": "X_buf_41_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_41", "role": "ce0" }} , 
 	{ "name": "X_buf_41_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_41", "role": "q0" }} , 
 	{ "name": "X_buf_41_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_41", "role": "address1" }} , 
 	{ "name": "X_buf_41_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_41", "role": "ce1" }} , 
 	{ "name": "X_buf_41_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_41", "role": "q1" }} , 
 	{ "name": "X_buf_42_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_42", "role": "address0" }} , 
 	{ "name": "X_buf_42_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_42", "role": "ce0" }} , 
 	{ "name": "X_buf_42_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_42", "role": "q0" }} , 
 	{ "name": "X_buf_42_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_42", "role": "address1" }} , 
 	{ "name": "X_buf_42_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_42", "role": "ce1" }} , 
 	{ "name": "X_buf_42_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_42", "role": "q1" }} , 
 	{ "name": "X_buf_43_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_43", "role": "address0" }} , 
 	{ "name": "X_buf_43_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_43", "role": "ce0" }} , 
 	{ "name": "X_buf_43_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_43", "role": "q0" }} , 
 	{ "name": "X_buf_43_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_43", "role": "address1" }} , 
 	{ "name": "X_buf_43_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_43", "role": "ce1" }} , 
 	{ "name": "X_buf_43_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_43", "role": "q1" }} , 
 	{ "name": "X_buf_44_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_44", "role": "address0" }} , 
 	{ "name": "X_buf_44_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_44", "role": "ce0" }} , 
 	{ "name": "X_buf_44_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_44", "role": "q0" }} , 
 	{ "name": "X_buf_44_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":8, "type": "signal", "bundle":{"name": "X_buf_44", "role": "address1" }} , 
 	{ "name": "X_buf_44_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_44", "role": "ce1" }} , 
 	{ "name": "X_buf_44_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_44", "role": "q1" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168", "169", "170", "171", "172", "173", "174", "175", "176", "177", "178", "179", "180", "181", "182", "183", "184", "185", "186", "187", "188", "189", "190", "191", "192", "193", "194"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "20249", "EstimateLatencyMax" : "20249",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_7", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_8", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_9", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_10", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_11", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_12", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_13", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_14", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_15", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_16", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_17", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_18", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_19", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_20", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_21", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_22", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_23", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_24", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_25", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_26", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_27", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_28", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_29", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_30", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_31", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_32", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_33", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_34", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_35", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_36", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_37", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_38", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_39", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_40", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_41", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_42", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_43", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_44", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "11", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage7", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage7_subdone", "QuitState" : "ap_ST_fsm_pp0_stage7", "QuitStateIter" : "ap_enable_reg_pp0_iter0", "QuitStateBlock" : "ap_block_pp0_stage7_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U116", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U117", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U118", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U119", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U120", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U121", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U122", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U123", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U124", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U125", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U126", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U127", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U128", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U129", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U130", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U131", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U132", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U133", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U134", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U135", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U136", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U137", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U138", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U139", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U140", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U141", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U142", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U143", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U144", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U145", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U146", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U147", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U148", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U149", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U150", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U151", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U152", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U153", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U154", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U155", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U156", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.urem_5ns_4ns_3_9_1_U157", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U158", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U159", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_396_16_1_1_U160", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_5ns_7ns_11_1_1_U161", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U162", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U163", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U164", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U165", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U166", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U167", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U168", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U169", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U170", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U171", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U172", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U173", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U174", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U175", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U176", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U177", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U178", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U179", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U180", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U181", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U182", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U183", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U184", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U185", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U186", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U187", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U188", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U189", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U190", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U191", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U192", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U193", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U194", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U195", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U196", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U197", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U198", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U199", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U200", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U201", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U202", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U203", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U204", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U205", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U206", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U207", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U208", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U209", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U210", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U211", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U212", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U213", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U214", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U215", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U216", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U217", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U218", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U219", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U220", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U221", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U222", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U223", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U224", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U225", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U226", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U227", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U228", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U229", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U230", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U231", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U232", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U233", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U234", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U235", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U236", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U237", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U238", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U239", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U240", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U241", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U242", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U243", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U244", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U245", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U246", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U247", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U248", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U249", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U250", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U251", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U252", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U253", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U254", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U255", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U256", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U257", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U258", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U259", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U260", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U261", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U262", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U263", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U264", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U265", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U266", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U267", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U268", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U269", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U270", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U271", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U272", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U273", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U274", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U275", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U276", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U277", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U278", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U279", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U280", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U281", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U282", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U283", "Parent" : "0"},
	{"ID" : "169", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U284", "Parent" : "0"},
	{"ID" : "170", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U285", "Parent" : "0"},
	{"ID" : "171", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U286", "Parent" : "0"},
	{"ID" : "172", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U287", "Parent" : "0"},
	{"ID" : "173", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U288", "Parent" : "0"},
	{"ID" : "174", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U289", "Parent" : "0"},
	{"ID" : "175", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U290", "Parent" : "0"},
	{"ID" : "176", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U291", "Parent" : "0"},
	{"ID" : "177", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U292", "Parent" : "0"},
	{"ID" : "178", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U293", "Parent" : "0"},
	{"ID" : "179", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U294", "Parent" : "0"},
	{"ID" : "180", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U295", "Parent" : "0"},
	{"ID" : "181", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U296", "Parent" : "0"},
	{"ID" : "182", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U297", "Parent" : "0"},
	{"ID" : "183", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U298", "Parent" : "0"},
	{"ID" : "184", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U299", "Parent" : "0"},
	{"ID" : "185", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U300", "Parent" : "0"},
	{"ID" : "186", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U301", "Parent" : "0"},
	{"ID" : "187", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U302", "Parent" : "0"},
	{"ID" : "188", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U303", "Parent" : "0"},
	{"ID" : "189", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U304", "Parent" : "0"},
	{"ID" : "190", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U305", "Parent" : "0"},
	{"ID" : "191", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U306", "Parent" : "0"},
	{"ID" : "192", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U307", "Parent" : "0"},
	{"ID" : "193", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U308", "Parent" : "0"},
	{"ID" : "194", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0 {Type O LastRead -1 FirstWrite 18}
		Y_buf_1 {Type O LastRead -1 FirstWrite 18}
		Y_buf_2 {Type O LastRead -1 FirstWrite 18}
		Y_buf_3 {Type O LastRead -1 FirstWrite 18}
		Y_buf_4 {Type O LastRead -1 FirstWrite 18}
		Y_buf_5 {Type O LastRead -1 FirstWrite 18}
		Y_buf_6 {Type O LastRead -1 FirstWrite 18}
		X_buf_0 {Type I LastRead 12 FirstWrite -1}
		X_buf_1 {Type I LastRead 12 FirstWrite -1}
		X_buf_2 {Type I LastRead 12 FirstWrite -1}
		X_buf_3 {Type I LastRead 12 FirstWrite -1}
		X_buf_4 {Type I LastRead 12 FirstWrite -1}
		X_buf_5 {Type I LastRead 12 FirstWrite -1}
		X_buf_6 {Type I LastRead 12 FirstWrite -1}
		X_buf_7 {Type I LastRead 12 FirstWrite -1}
		X_buf_8 {Type I LastRead 12 FirstWrite -1}
		X_buf_9 {Type I LastRead 12 FirstWrite -1}
		X_buf_10 {Type I LastRead 12 FirstWrite -1}
		X_buf_11 {Type I LastRead 12 FirstWrite -1}
		X_buf_12 {Type I LastRead 12 FirstWrite -1}
		X_buf_13 {Type I LastRead 12 FirstWrite -1}
		X_buf_14 {Type I LastRead 12 FirstWrite -1}
		X_buf_15 {Type I LastRead 12 FirstWrite -1}
		X_buf_16 {Type I LastRead 12 FirstWrite -1}
		X_buf_17 {Type I LastRead 12 FirstWrite -1}
		X_buf_18 {Type I LastRead 12 FirstWrite -1}
		X_buf_19 {Type I LastRead 12 FirstWrite -1}
		X_buf_20 {Type I LastRead 12 FirstWrite -1}
		X_buf_21 {Type I LastRead 12 FirstWrite -1}
		X_buf_22 {Type I LastRead 12 FirstWrite -1}
		X_buf_23 {Type I LastRead 12 FirstWrite -1}
		X_buf_24 {Type I LastRead 12 FirstWrite -1}
		X_buf_25 {Type I LastRead 12 FirstWrite -1}
		X_buf_26 {Type I LastRead 12 FirstWrite -1}
		X_buf_27 {Type I LastRead 12 FirstWrite -1}
		X_buf_28 {Type I LastRead 12 FirstWrite -1}
		X_buf_29 {Type I LastRead 12 FirstWrite -1}
		X_buf_30 {Type I LastRead 12 FirstWrite -1}
		X_buf_31 {Type I LastRead 12 FirstWrite -1}
		X_buf_32 {Type I LastRead 12 FirstWrite -1}
		X_buf_33 {Type I LastRead 12 FirstWrite -1}
		X_buf_34 {Type I LastRead 12 FirstWrite -1}
		X_buf_35 {Type I LastRead 12 FirstWrite -1}
		X_buf_36 {Type I LastRead 12 FirstWrite -1}
		X_buf_37 {Type I LastRead 12 FirstWrite -1}
		X_buf_38 {Type I LastRead 12 FirstWrite -1}
		X_buf_39 {Type I LastRead 12 FirstWrite -1}
		X_buf_40 {Type I LastRead 12 FirstWrite -1}
		X_buf_41 {Type I LastRead 12 FirstWrite -1}
		X_buf_42 {Type I LastRead 12 FirstWrite -1}
		X_buf_43 {Type I LastRead 12 FirstWrite -1}
		X_buf_44 {Type I LastRead 12 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 3 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "20249", "Max" : "20249"}
	, {"Name" : "Interval", "Min" : "20249", "Max" : "20249"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0 { ap_memory {  { Y_buf_0_address0 mem_address 1 9 }  { Y_buf_0_ce0 mem_ce 1 1 }  { Y_buf_0_we0 mem_we 1 1 }  { Y_buf_0_d0 mem_din 1 16 } } }
	Y_buf_1 { ap_memory {  { Y_buf_1_address0 mem_address 1 9 }  { Y_buf_1_ce0 mem_ce 1 1 }  { Y_buf_1_we0 mem_we 1 1 }  { Y_buf_1_d0 mem_din 1 16 } } }
	Y_buf_2 { ap_memory {  { Y_buf_2_address0 mem_address 1 9 }  { Y_buf_2_ce0 mem_ce 1 1 }  { Y_buf_2_we0 mem_we 1 1 }  { Y_buf_2_d0 mem_din 1 16 } } }
	Y_buf_3 { ap_memory {  { Y_buf_3_address0 mem_address 1 9 }  { Y_buf_3_ce0 mem_ce 1 1 }  { Y_buf_3_we0 mem_we 1 1 }  { Y_buf_3_d0 mem_din 1 16 } } }
	Y_buf_4 { ap_memory {  { Y_buf_4_address0 mem_address 1 9 }  { Y_buf_4_ce0 mem_ce 1 1 }  { Y_buf_4_we0 mem_we 1 1 }  { Y_buf_4_d0 mem_din 1 16 } } }
	Y_buf_5 { ap_memory {  { Y_buf_5_address0 mem_address 1 9 }  { Y_buf_5_ce0 mem_ce 1 1 }  { Y_buf_5_we0 mem_we 1 1 }  { Y_buf_5_d0 mem_din 1 16 } } }
	Y_buf_6 { ap_memory {  { Y_buf_6_address0 mem_address 1 9 }  { Y_buf_6_ce0 mem_ce 1 1 }  { Y_buf_6_we0 mem_we 1 1 }  { Y_buf_6_d0 mem_din 1 16 } } }
	X_buf_0 { ap_memory {  { X_buf_0_address0 mem_address 1 8 }  { X_buf_0_ce0 mem_ce 1 1 }  { X_buf_0_q0 in_data 0 16 }  { X_buf_0_address1 MemPortADDR2 1 8 }  { X_buf_0_ce1 MemPortCE2 1 1 }  { X_buf_0_q1 in_data 0 16 } } }
	X_buf_1 { ap_memory {  { X_buf_1_address0 mem_address 1 8 }  { X_buf_1_ce0 mem_ce 1 1 }  { X_buf_1_q0 in_data 0 16 }  { X_buf_1_address1 MemPortADDR2 1 8 }  { X_buf_1_ce1 MemPortCE2 1 1 }  { X_buf_1_q1 in_data 0 16 } } }
	X_buf_2 { ap_memory {  { X_buf_2_address0 mem_address 1 8 }  { X_buf_2_ce0 mem_ce 1 1 }  { X_buf_2_q0 in_data 0 16 }  { X_buf_2_address1 MemPortADDR2 1 8 }  { X_buf_2_ce1 MemPortCE2 1 1 }  { X_buf_2_q1 in_data 0 16 } } }
	X_buf_3 { ap_memory {  { X_buf_3_address0 mem_address 1 8 }  { X_buf_3_ce0 mem_ce 1 1 }  { X_buf_3_q0 in_data 0 16 }  { X_buf_3_address1 MemPortADDR2 1 8 }  { X_buf_3_ce1 MemPortCE2 1 1 }  { X_buf_3_q1 in_data 0 16 } } }
	X_buf_4 { ap_memory {  { X_buf_4_address0 mem_address 1 8 }  { X_buf_4_ce0 mem_ce 1 1 }  { X_buf_4_q0 in_data 0 16 }  { X_buf_4_address1 MemPortADDR2 1 8 }  { X_buf_4_ce1 MemPortCE2 1 1 }  { X_buf_4_q1 in_data 0 16 } } }
	X_buf_5 { ap_memory {  { X_buf_5_address0 mem_address 1 8 }  { X_buf_5_ce0 mem_ce 1 1 }  { X_buf_5_q0 in_data 0 16 }  { X_buf_5_address1 MemPortADDR2 1 8 }  { X_buf_5_ce1 MemPortCE2 1 1 }  { X_buf_5_q1 in_data 0 16 } } }
	X_buf_6 { ap_memory {  { X_buf_6_address0 mem_address 1 8 }  { X_buf_6_ce0 mem_ce 1 1 }  { X_buf_6_q0 in_data 0 16 }  { X_buf_6_address1 MemPortADDR2 1 8 }  { X_buf_6_ce1 MemPortCE2 1 1 }  { X_buf_6_q1 in_data 0 16 } } }
	X_buf_7 { ap_memory {  { X_buf_7_address0 mem_address 1 8 }  { X_buf_7_ce0 mem_ce 1 1 }  { X_buf_7_q0 in_data 0 16 }  { X_buf_7_address1 MemPortADDR2 1 8 }  { X_buf_7_ce1 MemPortCE2 1 1 }  { X_buf_7_q1 in_data 0 16 } } }
	X_buf_8 { ap_memory {  { X_buf_8_address0 mem_address 1 8 }  { X_buf_8_ce0 mem_ce 1 1 }  { X_buf_8_q0 in_data 0 16 }  { X_buf_8_address1 MemPortADDR2 1 8 }  { X_buf_8_ce1 MemPortCE2 1 1 }  { X_buf_8_q1 in_data 0 16 } } }
	X_buf_9 { ap_memory {  { X_buf_9_address0 mem_address 1 8 }  { X_buf_9_ce0 mem_ce 1 1 }  { X_buf_9_q0 in_data 0 16 }  { X_buf_9_address1 MemPortADDR2 1 8 }  { X_buf_9_ce1 MemPortCE2 1 1 }  { X_buf_9_q1 in_data 0 16 } } }
	X_buf_10 { ap_memory {  { X_buf_10_address0 mem_address 1 8 }  { X_buf_10_ce0 mem_ce 1 1 }  { X_buf_10_q0 in_data 0 16 }  { X_buf_10_address1 MemPortADDR2 1 8 }  { X_buf_10_ce1 MemPortCE2 1 1 }  { X_buf_10_q1 in_data 0 16 } } }
	X_buf_11 { ap_memory {  { X_buf_11_address0 mem_address 1 8 }  { X_buf_11_ce0 mem_ce 1 1 }  { X_buf_11_q0 in_data 0 16 }  { X_buf_11_address1 MemPortADDR2 1 8 }  { X_buf_11_ce1 MemPortCE2 1 1 }  { X_buf_11_q1 in_data 0 16 } } }
	X_buf_12 { ap_memory {  { X_buf_12_address0 mem_address 1 8 }  { X_buf_12_ce0 mem_ce 1 1 }  { X_buf_12_q0 in_data 0 16 }  { X_buf_12_address1 MemPortADDR2 1 8 }  { X_buf_12_ce1 MemPortCE2 1 1 }  { X_buf_12_q1 in_data 0 16 } } }
	X_buf_13 { ap_memory {  { X_buf_13_address0 mem_address 1 8 }  { X_buf_13_ce0 mem_ce 1 1 }  { X_buf_13_q0 in_data 0 16 }  { X_buf_13_address1 MemPortADDR2 1 8 }  { X_buf_13_ce1 MemPortCE2 1 1 }  { X_buf_13_q1 in_data 0 16 } } }
	X_buf_14 { ap_memory {  { X_buf_14_address0 mem_address 1 8 }  { X_buf_14_ce0 mem_ce 1 1 }  { X_buf_14_q0 in_data 0 16 }  { X_buf_14_address1 MemPortADDR2 1 8 }  { X_buf_14_ce1 MemPortCE2 1 1 }  { X_buf_14_q1 in_data 0 16 } } }
	X_buf_15 { ap_memory {  { X_buf_15_address0 mem_address 1 8 }  { X_buf_15_ce0 mem_ce 1 1 }  { X_buf_15_q0 in_data 0 16 }  { X_buf_15_address1 MemPortADDR2 1 8 }  { X_buf_15_ce1 MemPortCE2 1 1 }  { X_buf_15_q1 in_data 0 16 } } }
	X_buf_16 { ap_memory {  { X_buf_16_address0 mem_address 1 8 }  { X_buf_16_ce0 mem_ce 1 1 }  { X_buf_16_q0 in_data 0 16 }  { X_buf_16_address1 MemPortADDR2 1 8 }  { X_buf_16_ce1 MemPortCE2 1 1 }  { X_buf_16_q1 in_data 0 16 } } }
	X_buf_17 { ap_memory {  { X_buf_17_address0 mem_address 1 8 }  { X_buf_17_ce0 mem_ce 1 1 }  { X_buf_17_q0 in_data 0 16 }  { X_buf_17_address1 MemPortADDR2 1 8 }  { X_buf_17_ce1 MemPortCE2 1 1 }  { X_buf_17_q1 in_data 0 16 } } }
	X_buf_18 { ap_memory {  { X_buf_18_address0 mem_address 1 8 }  { X_buf_18_ce0 mem_ce 1 1 }  { X_buf_18_q0 in_data 0 16 }  { X_buf_18_address1 MemPortADDR2 1 8 }  { X_buf_18_ce1 MemPortCE2 1 1 }  { X_buf_18_q1 in_data 0 16 } } }
	X_buf_19 { ap_memory {  { X_buf_19_address0 mem_address 1 8 }  { X_buf_19_ce0 mem_ce 1 1 }  { X_buf_19_q0 in_data 0 16 }  { X_buf_19_address1 MemPortADDR2 1 8 }  { X_buf_19_ce1 MemPortCE2 1 1 }  { X_buf_19_q1 in_data 0 16 } } }
	X_buf_20 { ap_memory {  { X_buf_20_address0 mem_address 1 8 }  { X_buf_20_ce0 mem_ce 1 1 }  { X_buf_20_q0 in_data 0 16 }  { X_buf_20_address1 MemPortADDR2 1 8 }  { X_buf_20_ce1 MemPortCE2 1 1 }  { X_buf_20_q1 in_data 0 16 } } }
	X_buf_21 { ap_memory {  { X_buf_21_address0 mem_address 1 8 }  { X_buf_21_ce0 mem_ce 1 1 }  { X_buf_21_q0 in_data 0 16 }  { X_buf_21_address1 MemPortADDR2 1 8 }  { X_buf_21_ce1 MemPortCE2 1 1 }  { X_buf_21_q1 in_data 0 16 } } }
	X_buf_22 { ap_memory {  { X_buf_22_address0 mem_address 1 8 }  { X_buf_22_ce0 mem_ce 1 1 }  { X_buf_22_q0 in_data 0 16 }  { X_buf_22_address1 MemPortADDR2 1 8 }  { X_buf_22_ce1 MemPortCE2 1 1 }  { X_buf_22_q1 in_data 0 16 } } }
	X_buf_23 { ap_memory {  { X_buf_23_address0 mem_address 1 8 }  { X_buf_23_ce0 mem_ce 1 1 }  { X_buf_23_q0 in_data 0 16 }  { X_buf_23_address1 MemPortADDR2 1 8 }  { X_buf_23_ce1 MemPortCE2 1 1 }  { X_buf_23_q1 in_data 0 16 } } }
	X_buf_24 { ap_memory {  { X_buf_24_address0 mem_address 1 8 }  { X_buf_24_ce0 mem_ce 1 1 }  { X_buf_24_q0 in_data 0 16 }  { X_buf_24_address1 MemPortADDR2 1 8 }  { X_buf_24_ce1 MemPortCE2 1 1 }  { X_buf_24_q1 in_data 0 16 } } }
	X_buf_25 { ap_memory {  { X_buf_25_address0 mem_address 1 8 }  { X_buf_25_ce0 mem_ce 1 1 }  { X_buf_25_q0 in_data 0 16 }  { X_buf_25_address1 MemPortADDR2 1 8 }  { X_buf_25_ce1 MemPortCE2 1 1 }  { X_buf_25_q1 in_data 0 16 } } }
	X_buf_26 { ap_memory {  { X_buf_26_address0 mem_address 1 8 }  { X_buf_26_ce0 mem_ce 1 1 }  { X_buf_26_q0 in_data 0 16 }  { X_buf_26_address1 MemPortADDR2 1 8 }  { X_buf_26_ce1 MemPortCE2 1 1 }  { X_buf_26_q1 in_data 0 16 } } }
	X_buf_27 { ap_memory {  { X_buf_27_address0 mem_address 1 8 }  { X_buf_27_ce0 mem_ce 1 1 }  { X_buf_27_q0 in_data 0 16 }  { X_buf_27_address1 MemPortADDR2 1 8 }  { X_buf_27_ce1 MemPortCE2 1 1 }  { X_buf_27_q1 in_data 0 16 } } }
	X_buf_28 { ap_memory {  { X_buf_28_address0 mem_address 1 8 }  { X_buf_28_ce0 mem_ce 1 1 }  { X_buf_28_q0 in_data 0 16 }  { X_buf_28_address1 MemPortADDR2 1 8 }  { X_buf_28_ce1 MemPortCE2 1 1 }  { X_buf_28_q1 in_data 0 16 } } }
	X_buf_29 { ap_memory {  { X_buf_29_address0 mem_address 1 8 }  { X_buf_29_ce0 mem_ce 1 1 }  { X_buf_29_q0 in_data 0 16 }  { X_buf_29_address1 MemPortADDR2 1 8 }  { X_buf_29_ce1 MemPortCE2 1 1 }  { X_buf_29_q1 in_data 0 16 } } }
	X_buf_30 { ap_memory {  { X_buf_30_address0 mem_address 1 8 }  { X_buf_30_ce0 mem_ce 1 1 }  { X_buf_30_q0 in_data 0 16 }  { X_buf_30_address1 MemPortADDR2 1 8 }  { X_buf_30_ce1 MemPortCE2 1 1 }  { X_buf_30_q1 in_data 0 16 } } }
	X_buf_31 { ap_memory {  { X_buf_31_address0 mem_address 1 8 }  { X_buf_31_ce0 mem_ce 1 1 }  { X_buf_31_q0 in_data 0 16 }  { X_buf_31_address1 MemPortADDR2 1 8 }  { X_buf_31_ce1 MemPortCE2 1 1 }  { X_buf_31_q1 in_data 0 16 } } }
	X_buf_32 { ap_memory {  { X_buf_32_address0 mem_address 1 8 }  { X_buf_32_ce0 mem_ce 1 1 }  { X_buf_32_q0 in_data 0 16 }  { X_buf_32_address1 MemPortADDR2 1 8 }  { X_buf_32_ce1 MemPortCE2 1 1 }  { X_buf_32_q1 in_data 0 16 } } }
	X_buf_33 { ap_memory {  { X_buf_33_address0 mem_address 1 8 }  { X_buf_33_ce0 mem_ce 1 1 }  { X_buf_33_q0 in_data 0 16 }  { X_buf_33_address1 MemPortADDR2 1 8 }  { X_buf_33_ce1 MemPortCE2 1 1 }  { X_buf_33_q1 in_data 0 16 } } }
	X_buf_34 { ap_memory {  { X_buf_34_address0 mem_address 1 8 }  { X_buf_34_ce0 mem_ce 1 1 }  { X_buf_34_q0 in_data 0 16 }  { X_buf_34_address1 MemPortADDR2 1 8 }  { X_buf_34_ce1 MemPortCE2 1 1 }  { X_buf_34_q1 in_data 0 16 } } }
	X_buf_35 { ap_memory {  { X_buf_35_address0 mem_address 1 8 }  { X_buf_35_ce0 mem_ce 1 1 }  { X_buf_35_q0 in_data 0 16 }  { X_buf_35_address1 MemPortADDR2 1 8 }  { X_buf_35_ce1 MemPortCE2 1 1 }  { X_buf_35_q1 in_data 0 16 } } }
	X_buf_36 { ap_memory {  { X_buf_36_address0 mem_address 1 8 }  { X_buf_36_ce0 mem_ce 1 1 }  { X_buf_36_q0 in_data 0 16 }  { X_buf_36_address1 MemPortADDR2 1 8 }  { X_buf_36_ce1 MemPortCE2 1 1 }  { X_buf_36_q1 in_data 0 16 } } }
	X_buf_37 { ap_memory {  { X_buf_37_address0 mem_address 1 8 }  { X_buf_37_ce0 mem_ce 1 1 }  { X_buf_37_q0 in_data 0 16 }  { X_buf_37_address1 MemPortADDR2 1 8 }  { X_buf_37_ce1 MemPortCE2 1 1 }  { X_buf_37_q1 in_data 0 16 } } }
	X_buf_38 { ap_memory {  { X_buf_38_address0 mem_address 1 8 }  { X_buf_38_ce0 mem_ce 1 1 }  { X_buf_38_q0 in_data 0 16 }  { X_buf_38_address1 MemPortADDR2 1 8 }  { X_buf_38_ce1 MemPortCE2 1 1 }  { X_buf_38_q1 in_data 0 16 } } }
	X_buf_39 { ap_memory {  { X_buf_39_address0 mem_address 1 8 }  { X_buf_39_ce0 mem_ce 1 1 }  { X_buf_39_q0 in_data 0 16 }  { X_buf_39_address1 MemPortADDR2 1 8 }  { X_buf_39_ce1 MemPortCE2 1 1 }  { X_buf_39_q1 in_data 0 16 } } }
	X_buf_40 { ap_memory {  { X_buf_40_address0 mem_address 1 8 }  { X_buf_40_ce0 mem_ce 1 1 }  { X_buf_40_q0 in_data 0 16 }  { X_buf_40_address1 MemPortADDR2 1 8 }  { X_buf_40_ce1 MemPortCE2 1 1 }  { X_buf_40_q1 in_data 0 16 } } }
	X_buf_41 { ap_memory {  { X_buf_41_address0 mem_address 1 8 }  { X_buf_41_ce0 mem_ce 1 1 }  { X_buf_41_q0 in_data 0 16 }  { X_buf_41_address1 MemPortADDR2 1 8 }  { X_buf_41_ce1 MemPortCE2 1 1 }  { X_buf_41_q1 in_data 0 16 } } }
	X_buf_42 { ap_memory {  { X_buf_42_address0 mem_address 1 8 }  { X_buf_42_ce0 mem_ce 1 1 }  { X_buf_42_q0 in_data 0 16 }  { X_buf_42_address1 MemPortADDR2 1 8 }  { X_buf_42_ce1 MemPortCE2 1 1 }  { X_buf_42_q1 in_data 0 16 } } }
	X_buf_43 { ap_memory {  { X_buf_43_address0 mem_address 1 8 }  { X_buf_43_ce0 mem_ce 1 1 }  { X_buf_43_q0 in_data 0 16 }  { X_buf_43_address1 MemPortADDR2 1 8 }  { X_buf_43_ce1 MemPortCE2 1 1 }  { X_buf_43_q1 in_data 0 16 } } }
	X_buf_44 { ap_memory {  { X_buf_44_address0 mem_address 1 8 }  { X_buf_44_ce0 mem_ce 1 1 }  { X_buf_44_q0 in_data 0 16 }  { X_buf_44_address1 MemPortADDR2 1 8 }  { X_buf_44_ce1 MemPortCE2 1 1 }  { X_buf_44_q1 in_data 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_1 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_2 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_3 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_4 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_5 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_6 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ X_buf int 16 regular {array 7176 { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 236
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_address0 sc_out sc_lv 9 signal 0 } 
	{ Y_buf_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_address0 sc_out sc_lv 9 signal 1 } 
	{ Y_buf_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_address0 sc_out sc_lv 9 signal 2 } 
	{ Y_buf_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_address0 sc_out sc_lv 9 signal 3 } 
	{ Y_buf_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_4_address0 sc_out sc_lv 9 signal 4 } 
	{ Y_buf_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_5_address0 sc_out sc_lv 9 signal 5 } 
	{ Y_buf_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_6_address0 sc_out sc_lv 9 signal 6 } 
	{ Y_buf_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_d0 sc_out sc_lv 16 signal 6 } 
	{ X_buf_address0 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce0 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q0 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address1 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce1 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q1 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address2 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce2 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q2 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address3 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce3 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q3 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address4 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce4 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q4 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address5 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce5 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q5 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address6 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce6 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q6 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address7 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce7 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q7 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address8 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce8 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q8 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address9 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce9 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q9 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address10 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce10 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q10 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address11 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce11 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q11 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address12 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce12 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q12 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address13 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce13 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q13 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address14 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce14 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q14 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address15 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce15 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q15 sc_in sc_lv 16 signal 7 } 
	{ X_buf_address16 sc_out sc_lv 13 signal 7 } 
	{ X_buf_ce16 sc_out sc_logic 1 signal 7 } 
	{ X_buf_q16 sc_in sc_lv 16 signal 7 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 8 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 8 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 8 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 9 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 9 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 9 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 10 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 10 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 10 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 11 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 11 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 11 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 12 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 12 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 12 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 13 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 13 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 13 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 14 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 14 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 14 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 15 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 15 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 15 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 16 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 16 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 16 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 17 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 17 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 17 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 18 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 18 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 18 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 19 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 19 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 19 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 20 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 20 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 20 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 21 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 21 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 21 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 22 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 22 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 22 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 23 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 23 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 23 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 24 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 24 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 24 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 25 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 25 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 25 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 26 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 26 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 26 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 27 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 27 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 27 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 28 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 28 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 28 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 29 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 29 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 29 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 30 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 30 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 30 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 31 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 31 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 31 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 32 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 32 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 32 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 33 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 33 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 33 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 34 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 34 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 34 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 35 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 35 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 35 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 36 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 36 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 36 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 37 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 37 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 37 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 38 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 38 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 38 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 39 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 39 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 39 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 40 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 40 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 40 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 41 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 41 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 41 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 42 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 42 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 42 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 43 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 43 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 43 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 44 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 44 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 44 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 45 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 45 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 45 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 46 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 46 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 46 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 47 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 47 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 47 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 48 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 48 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 48 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 49 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 49 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 49 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 50 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 50 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 50 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 51 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 51 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 51 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 52 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 53 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 54 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 55 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 56 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 56 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 56 } 
	{ p_read sc_in sc_lv 16 signal 57 } 
	{ p_read1 sc_in sc_lv 16 signal 58 } 
	{ p_read2 sc_in sc_lv 16 signal 59 } 
	{ p_read3 sc_in sc_lv 16 signal 60 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "d0" }} , 
 	{ "name": "Y_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "address0" }} , 
 	{ "name": "Y_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "we0" }} , 
 	{ "name": "Y_buf_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "d0" }} , 
 	{ "name": "Y_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "address0" }} , 
 	{ "name": "Y_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "we0" }} , 
 	{ "name": "Y_buf_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "d0" }} , 
 	{ "name": "Y_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "address0" }} , 
 	{ "name": "Y_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "we0" }} , 
 	{ "name": "Y_buf_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "d0" }} , 
 	{ "name": "X_buf_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address0" }} , 
 	{ "name": "X_buf_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce0" }} , 
 	{ "name": "X_buf_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q0" }} , 
 	{ "name": "X_buf_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address1" }} , 
 	{ "name": "X_buf_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce1" }} , 
 	{ "name": "X_buf_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q1" }} , 
 	{ "name": "X_buf_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address2" }} , 
 	{ "name": "X_buf_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce2" }} , 
 	{ "name": "X_buf_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q2" }} , 
 	{ "name": "X_buf_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address3" }} , 
 	{ "name": "X_buf_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce3" }} , 
 	{ "name": "X_buf_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q3" }} , 
 	{ "name": "X_buf_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address4" }} , 
 	{ "name": "X_buf_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce4" }} , 
 	{ "name": "X_buf_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q4" }} , 
 	{ "name": "X_buf_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address5" }} , 
 	{ "name": "X_buf_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce5" }} , 
 	{ "name": "X_buf_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q5" }} , 
 	{ "name": "X_buf_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address6" }} , 
 	{ "name": "X_buf_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce6" }} , 
 	{ "name": "X_buf_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q6" }} , 
 	{ "name": "X_buf_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address7" }} , 
 	{ "name": "X_buf_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce7" }} , 
 	{ "name": "X_buf_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q7" }} , 
 	{ "name": "X_buf_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address8" }} , 
 	{ "name": "X_buf_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce8" }} , 
 	{ "name": "X_buf_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q8" }} , 
 	{ "name": "X_buf_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address9" }} , 
 	{ "name": "X_buf_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce9" }} , 
 	{ "name": "X_buf_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q9" }} , 
 	{ "name": "X_buf_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address10" }} , 
 	{ "name": "X_buf_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce10" }} , 
 	{ "name": "X_buf_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q10" }} , 
 	{ "name": "X_buf_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address11" }} , 
 	{ "name": "X_buf_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce11" }} , 
 	{ "name": "X_buf_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q11" }} , 
 	{ "name": "X_buf_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address12" }} , 
 	{ "name": "X_buf_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce12" }} , 
 	{ "name": "X_buf_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q12" }} , 
 	{ "name": "X_buf_address13", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address13" }} , 
 	{ "name": "X_buf_ce13", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce13" }} , 
 	{ "name": "X_buf_q13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q13" }} , 
 	{ "name": "X_buf_address14", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address14" }} , 
 	{ "name": "X_buf_ce14", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce14" }} , 
 	{ "name": "X_buf_q14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q14" }} , 
 	{ "name": "X_buf_address15", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address15" }} , 
 	{ "name": "X_buf_ce15", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce15" }} , 
 	{ "name": "X_buf_q15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q15" }} , 
 	{ "name": "X_buf_address16", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address16" }} , 
 	{ "name": "X_buf_ce16", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce16" }} , 
 	{ "name": "X_buf_q16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q16" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168", "169", "170", "171", "172"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "16571", "EstimateLatencyMax" : "16571",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "9", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage7", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage7_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U74", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U75", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U76", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.urem_5ns_4ns_3_9_1_U77", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U78", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U79", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U80", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U81", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U82", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U83", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U84", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U85", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U86", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U87", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U88", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U89", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U90", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U91", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U92", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U93", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U94", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U95", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U96", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_5ns_7ns_11_1_1_U97", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U98", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U99", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U100", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U101", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U102", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U103", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U104", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U105", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U106", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U107", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U108", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U109", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U110", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U111", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U112", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U113", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U114", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U115", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U116", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U117", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U118", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U119", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U120", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U121", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U122", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U123", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U124", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U125", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U126", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U127", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U128", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U129", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U130", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U131", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U132", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U133", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U134", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U135", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U136", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U137", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U138", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U139", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U140", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U141", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U142", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U143", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U144", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U145", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U146", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U147", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U148", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U149", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U150", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U151", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U152", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U153", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U154", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U155", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U156", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U157", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U158", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U159", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U160", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U161", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U162", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U163", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U164", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U165", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U166", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U167", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U168", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U169", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U170", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U171", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U172", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U173", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U174", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U175", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U176", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U177", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U178", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U179", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U180", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U181", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U182", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U183", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U184", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U185", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U186", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U187", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U188", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U189", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U190", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U191", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U192", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U193", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U194", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U195", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U196", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U197", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U198", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U199", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U200", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U201", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U202", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U203", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U204", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U205", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U206", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U207", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U208", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U209", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U210", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U211", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U212", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U213", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U214", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U215", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U216", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U217", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U218", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U219", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U220", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U221", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U222", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U223", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U224", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U225", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U226", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U227", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U228", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U229", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U230", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U231", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U232", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U233", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U234", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U235", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U236", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U237", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U238", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U239", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U240", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U241", "Parent" : "0"},
	{"ID" : "169", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U242", "Parent" : "0"},
	{"ID" : "170", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U243", "Parent" : "0"},
	{"ID" : "171", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U244", "Parent" : "0"},
	{"ID" : "172", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0 {Type O LastRead -1 FirstWrite 16}
		Y_buf_1 {Type O LastRead -1 FirstWrite 16}
		Y_buf_2 {Type O LastRead -1 FirstWrite 16}
		Y_buf_3 {Type O LastRead -1 FirstWrite 16}
		Y_buf_4 {Type O LastRead -1 FirstWrite 16}
		Y_buf_5 {Type O LastRead -1 FirstWrite 16}
		Y_buf_6 {Type O LastRead -1 FirstWrite 16}
		X_buf {Type I LastRead 13 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 3 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16571", "Max" : "16571"}
	, {"Name" : "Interval", "Min" : "16571", "Max" : "16571"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0 { ap_memory {  { Y_buf_0_address0 mem_address 1 9 }  { Y_buf_0_ce0 mem_ce 1 1 }  { Y_buf_0_we0 mem_we 1 1 }  { Y_buf_0_d0 mem_din 1 16 } } }
	Y_buf_1 { ap_memory {  { Y_buf_1_address0 mem_address 1 9 }  { Y_buf_1_ce0 mem_ce 1 1 }  { Y_buf_1_we0 mem_we 1 1 }  { Y_buf_1_d0 mem_din 1 16 } } }
	Y_buf_2 { ap_memory {  { Y_buf_2_address0 mem_address 1 9 }  { Y_buf_2_ce0 mem_ce 1 1 }  { Y_buf_2_we0 mem_we 1 1 }  { Y_buf_2_d0 mem_din 1 16 } } }
	Y_buf_3 { ap_memory {  { Y_buf_3_address0 mem_address 1 9 }  { Y_buf_3_ce0 mem_ce 1 1 }  { Y_buf_3_we0 mem_we 1 1 }  { Y_buf_3_d0 mem_din 1 16 } } }
	Y_buf_4 { ap_memory {  { Y_buf_4_address0 mem_address 1 9 }  { Y_buf_4_ce0 mem_ce 1 1 }  { Y_buf_4_we0 mem_we 1 1 }  { Y_buf_4_d0 mem_din 1 16 } } }
	Y_buf_5 { ap_memory {  { Y_buf_5_address0 mem_address 1 9 }  { Y_buf_5_ce0 mem_ce 1 1 }  { Y_buf_5_we0 mem_we 1 1 }  { Y_buf_5_d0 mem_din 1 16 } } }
	Y_buf_6 { ap_memory {  { Y_buf_6_address0 mem_address 1 9 }  { Y_buf_6_ce0 mem_ce 1 1 }  { Y_buf_6_we0 mem_we 1 1 }  { Y_buf_6_d0 mem_din 1 16 } } }
	X_buf { ap_memory {  { X_buf_address0 mem_address 1 13 }  { X_buf_ce0 mem_ce 1 1 }  { X_buf_q0 in_data 0 16 }  { X_buf_address1 MemPortADDR2 1 13 }  { X_buf_ce1 MemPortCE2 1 1 }  { X_buf_q1 MemPortDOUT2 0 16 }  { X_buf_address2 MemPortADDR2 1 13 }  { X_buf_ce2 MemPortCE2 1 1 }  { X_buf_q2 MemPortDOUT2 0 16 }  { X_buf_address3 MemPortADDR2 1 13 }  { X_buf_ce3 MemPortCE2 1 1 }  { X_buf_q3 MemPortDOUT2 0 16 }  { X_buf_address4 MemPortADDR2 1 13 }  { X_buf_ce4 MemPortCE2 1 1 }  { X_buf_q4 in_data 0 16 }  { X_buf_address5 MemPortADDR2 1 13 }  { X_buf_ce5 MemPortCE2 1 1 }  { X_buf_q5 in_data 0 16 }  { X_buf_address6 MemPortADDR2 1 13 }  { X_buf_ce6 MemPortCE2 1 1 }  { X_buf_q6 in_data 0 16 }  { X_buf_address7 MemPortADDR2 1 13 }  { X_buf_ce7 MemPortCE2 1 1 }  { X_buf_q7 in_data 0 16 }  { X_buf_address8 MemPortADDR2 1 13 }  { X_buf_ce8 MemPortCE2 1 1 }  { X_buf_q8 in_data 0 16 }  { X_buf_address9 MemPortADDR2 1 13 }  { X_buf_ce9 MemPortCE2 1 1 }  { X_buf_q9 in_data 0 16 }  { X_buf_address10 MemPortADDR2 1 13 }  { X_buf_ce10 MemPortCE2 1 1 }  { X_buf_q10 in_data 0 16 }  { X_buf_address11 MemPortADDR2 1 13 }  { X_buf_ce11 MemPortCE2 1 1 }  { X_buf_q11 in_data 0 16 }  { X_buf_address12 MemPortADDR2 1 13 }  { X_buf_ce12 MemPortCE2 1 1 }  { X_buf_q12 in_data 0 16 }  { X_buf_address13 MemPortADDR2 1 13 }  { X_buf_ce13 MemPortCE2 1 1 }  { X_buf_q13 in_data 0 16 }  { X_buf_address14 MemPortADDR2 1 13 }  { X_buf_ce14 MemPortCE2 1 1 }  { X_buf_q14 in_data 0 16 }  { X_buf_address15 MemPortADDR2 1 13 }  { X_buf_ce15 MemPortCE2 1 1 }  { X_buf_q15 in_data 0 16 }  { X_buf_address16 MemPortADDR2 1 13 }  { X_buf_ce16 MemPortCE2 1 1 }  { X_buf_q16 in_data 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_1 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_2 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_3 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_4 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_5 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_6 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_7 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_8 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_9 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_10 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_11 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_12 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_13 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_14 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_15 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_16 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_17 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_18 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_19 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_20 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_21 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_22 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ X_buf int 16 regular {array 7176 { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_7", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_8", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_9", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_10", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_11", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_12", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_13", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_14", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_15", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_16", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_17", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_18", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_19", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_20", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_21", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_22", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 300
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_address0 sc_out sc_lv 7 signal 0 } 
	{ Y_buf_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_address0 sc_out sc_lv 7 signal 1 } 
	{ Y_buf_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_address0 sc_out sc_lv 7 signal 2 } 
	{ Y_buf_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_address0 sc_out sc_lv 7 signal 3 } 
	{ Y_buf_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_4_address0 sc_out sc_lv 7 signal 4 } 
	{ Y_buf_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_5_address0 sc_out sc_lv 7 signal 5 } 
	{ Y_buf_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_6_address0 sc_out sc_lv 7 signal 6 } 
	{ Y_buf_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_d0 sc_out sc_lv 16 signal 6 } 
	{ Y_buf_7_address0 sc_out sc_lv 7 signal 7 } 
	{ Y_buf_7_ce0 sc_out sc_logic 1 signal 7 } 
	{ Y_buf_7_we0 sc_out sc_logic 1 signal 7 } 
	{ Y_buf_7_d0 sc_out sc_lv 16 signal 7 } 
	{ Y_buf_8_address0 sc_out sc_lv 7 signal 8 } 
	{ Y_buf_8_ce0 sc_out sc_logic 1 signal 8 } 
	{ Y_buf_8_we0 sc_out sc_logic 1 signal 8 } 
	{ Y_buf_8_d0 sc_out sc_lv 16 signal 8 } 
	{ Y_buf_9_address0 sc_out sc_lv 7 signal 9 } 
	{ Y_buf_9_ce0 sc_out sc_logic 1 signal 9 } 
	{ Y_buf_9_we0 sc_out sc_logic 1 signal 9 } 
	{ Y_buf_9_d0 sc_out sc_lv 16 signal 9 } 
	{ Y_buf_10_address0 sc_out sc_lv 7 signal 10 } 
	{ Y_buf_10_ce0 sc_out sc_logic 1 signal 10 } 
	{ Y_buf_10_we0 sc_out sc_logic 1 signal 10 } 
	{ Y_buf_10_d0 sc_out sc_lv 16 signal 10 } 
	{ Y_buf_11_address0 sc_out sc_lv 7 signal 11 } 
	{ Y_buf_11_ce0 sc_out sc_logic 1 signal 11 } 
	{ Y_buf_11_we0 sc_out sc_logic 1 signal 11 } 
	{ Y_buf_11_d0 sc_out sc_lv 16 signal 11 } 
	{ Y_buf_12_address0 sc_out sc_lv 7 signal 12 } 
	{ Y_buf_12_ce0 sc_out sc_logic 1 signal 12 } 
	{ Y_buf_12_we0 sc_out sc_logic 1 signal 12 } 
	{ Y_buf_12_d0 sc_out sc_lv 16 signal 12 } 
	{ Y_buf_13_address0 sc_out sc_lv 7 signal 13 } 
	{ Y_buf_13_ce0 sc_out sc_logic 1 signal 13 } 
	{ Y_buf_13_we0 sc_out sc_logic 1 signal 13 } 
	{ Y_buf_13_d0 sc_out sc_lv 16 signal 13 } 
	{ Y_buf_14_address0 sc_out sc_lv 7 signal 14 } 
	{ Y_buf_14_ce0 sc_out sc_logic 1 signal 14 } 
	{ Y_buf_14_we0 sc_out sc_logic 1 signal 14 } 
	{ Y_buf_14_d0 sc_out sc_lv 16 signal 14 } 
	{ Y_buf_15_address0 sc_out sc_lv 7 signal 15 } 
	{ Y_buf_15_ce0 sc_out sc_logic 1 signal 15 } 
	{ Y_buf_15_we0 sc_out sc_logic 1 signal 15 } 
	{ Y_buf_15_d0 sc_out sc_lv 16 signal 15 } 
	{ Y_buf_16_address0 sc_out sc_lv 7 signal 16 } 
	{ Y_buf_16_ce0 sc_out sc_logic 1 signal 16 } 
	{ Y_buf_16_we0 sc_out sc_logic 1 signal 16 } 
	{ Y_buf_16_d0 sc_out sc_lv 16 signal 16 } 
	{ Y_buf_17_address0 sc_out sc_lv 7 signal 17 } 
	{ Y_buf_17_ce0 sc_out sc_logic 1 signal 17 } 
	{ Y_buf_17_we0 sc_out sc_logic 1 signal 17 } 
	{ Y_buf_17_d0 sc_out sc_lv 16 signal 17 } 
	{ Y_buf_18_address0 sc_out sc_lv 7 signal 18 } 
	{ Y_buf_18_ce0 sc_out sc_logic 1 signal 18 } 
	{ Y_buf_18_we0 sc_out sc_logic 1 signal 18 } 
	{ Y_buf_18_d0 sc_out sc_lv 16 signal 18 } 
	{ Y_buf_19_address0 sc_out sc_lv 7 signal 19 } 
	{ Y_buf_19_ce0 sc_out sc_logic 1 signal 19 } 
	{ Y_buf_19_we0 sc_out sc_logic 1 signal 19 } 
	{ Y_buf_19_d0 sc_out sc_lv 16 signal 19 } 
	{ Y_buf_20_address0 sc_out sc_lv 7 signal 20 } 
	{ Y_buf_20_ce0 sc_out sc_logic 1 signal 20 } 
	{ Y_buf_20_we0 sc_out sc_logic 1 signal 20 } 
	{ Y_buf_20_d0 sc_out sc_lv 16 signal 20 } 
	{ Y_buf_21_address0 sc_out sc_lv 7 signal 21 } 
	{ Y_buf_21_ce0 sc_out sc_logic 1 signal 21 } 
	{ Y_buf_21_we0 sc_out sc_logic 1 signal 21 } 
	{ Y_buf_21_d0 sc_out sc_lv 16 signal 21 } 
	{ Y_buf_22_address0 sc_out sc_lv 7 signal 22 } 
	{ Y_buf_22_ce0 sc_out sc_logic 1 signal 22 } 
	{ Y_buf_22_we0 sc_out sc_logic 1 signal 22 } 
	{ Y_buf_22_d0 sc_out sc_lv 16 signal 22 } 
	{ X_buf_address0 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce0 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q0 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address1 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce1 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q1 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address2 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce2 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q2 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address3 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce3 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q3 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address4 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce4 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q4 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address5 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce5 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q5 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address6 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce6 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q6 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address7 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce7 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q7 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address8 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce8 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q8 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address9 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce9 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q9 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address10 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce10 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q10 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address11 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce11 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q11 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address12 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce12 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q12 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address13 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce13 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q13 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address14 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce14 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q14 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address15 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce15 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q15 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address16 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce16 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q16 sc_in sc_lv 16 signal 23 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 24 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 24 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 24 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 25 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 25 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 25 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 26 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 26 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 26 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 27 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 27 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 27 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 28 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 28 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 28 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 29 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 29 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 29 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 30 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 30 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 30 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 31 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 31 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 31 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 32 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 32 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 32 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 33 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 33 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 33 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 34 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 34 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 34 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 35 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 35 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 36 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 36 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 36 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 37 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 37 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 37 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 38 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 38 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 38 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 39 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 39 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 39 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 40 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 40 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 40 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 41 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 41 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 41 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 42 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 42 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 42 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 43 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 43 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 43 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 44 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 44 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 44 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 45 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 45 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 45 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 46 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 46 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 46 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 47 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 47 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 47 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 48 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 48 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 48 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 49 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 49 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 49 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 50 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 50 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 50 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 51 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 51 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 51 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 52 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 53 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 54 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 55 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 56 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 56 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 56 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 57 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 57 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 57 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 58 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 58 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 58 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 59 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 59 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 59 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 60 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 60 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 60 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 61 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 61 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 61 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 62 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 62 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 62 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 63 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 63 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 63 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 64 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 64 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 64 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 65 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 65 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 65 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 66 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 66 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 66 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 67 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 67 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 67 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 68 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 68 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 68 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 69 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 69 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 69 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 70 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 70 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 70 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 71 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 71 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 71 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 72 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 72 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 72 } 
	{ p_read sc_in sc_lv 16 signal 73 } 
	{ p_read1 sc_in sc_lv 16 signal 74 } 
	{ p_read2 sc_in sc_lv 16 signal 75 } 
	{ p_read3 sc_in sc_lv 16 signal 76 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "d0" }} , 
 	{ "name": "Y_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "address0" }} , 
 	{ "name": "Y_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "we0" }} , 
 	{ "name": "Y_buf_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "d0" }} , 
 	{ "name": "Y_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "address0" }} , 
 	{ "name": "Y_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "we0" }} , 
 	{ "name": "Y_buf_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "d0" }} , 
 	{ "name": "Y_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "address0" }} , 
 	{ "name": "Y_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "we0" }} , 
 	{ "name": "Y_buf_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "d0" }} , 
 	{ "name": "Y_buf_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_7", "role": "address0" }} , 
 	{ "name": "Y_buf_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_7", "role": "ce0" }} , 
 	{ "name": "Y_buf_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_7", "role": "we0" }} , 
 	{ "name": "Y_buf_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_7", "role": "d0" }} , 
 	{ "name": "Y_buf_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_8", "role": "address0" }} , 
 	{ "name": "Y_buf_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_8", "role": "ce0" }} , 
 	{ "name": "Y_buf_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_8", "role": "we0" }} , 
 	{ "name": "Y_buf_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_8", "role": "d0" }} , 
 	{ "name": "Y_buf_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_9", "role": "address0" }} , 
 	{ "name": "Y_buf_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_9", "role": "ce0" }} , 
 	{ "name": "Y_buf_9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_9", "role": "we0" }} , 
 	{ "name": "Y_buf_9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_9", "role": "d0" }} , 
 	{ "name": "Y_buf_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_10", "role": "address0" }} , 
 	{ "name": "Y_buf_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_10", "role": "ce0" }} , 
 	{ "name": "Y_buf_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_10", "role": "we0" }} , 
 	{ "name": "Y_buf_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_10", "role": "d0" }} , 
 	{ "name": "Y_buf_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_11", "role": "address0" }} , 
 	{ "name": "Y_buf_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_11", "role": "ce0" }} , 
 	{ "name": "Y_buf_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_11", "role": "we0" }} , 
 	{ "name": "Y_buf_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_11", "role": "d0" }} , 
 	{ "name": "Y_buf_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_12", "role": "address0" }} , 
 	{ "name": "Y_buf_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_12", "role": "ce0" }} , 
 	{ "name": "Y_buf_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_12", "role": "we0" }} , 
 	{ "name": "Y_buf_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_12", "role": "d0" }} , 
 	{ "name": "Y_buf_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_13", "role": "address0" }} , 
 	{ "name": "Y_buf_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_13", "role": "ce0" }} , 
 	{ "name": "Y_buf_13_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_13", "role": "we0" }} , 
 	{ "name": "Y_buf_13_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_13", "role": "d0" }} , 
 	{ "name": "Y_buf_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_14", "role": "address0" }} , 
 	{ "name": "Y_buf_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_14", "role": "ce0" }} , 
 	{ "name": "Y_buf_14_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_14", "role": "we0" }} , 
 	{ "name": "Y_buf_14_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_14", "role": "d0" }} , 
 	{ "name": "Y_buf_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_15", "role": "address0" }} , 
 	{ "name": "Y_buf_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_15", "role": "ce0" }} , 
 	{ "name": "Y_buf_15_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_15", "role": "we0" }} , 
 	{ "name": "Y_buf_15_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_15", "role": "d0" }} , 
 	{ "name": "Y_buf_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_16", "role": "address0" }} , 
 	{ "name": "Y_buf_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_16", "role": "ce0" }} , 
 	{ "name": "Y_buf_16_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_16", "role": "we0" }} , 
 	{ "name": "Y_buf_16_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_16", "role": "d0" }} , 
 	{ "name": "Y_buf_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_17", "role": "address0" }} , 
 	{ "name": "Y_buf_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_17", "role": "ce0" }} , 
 	{ "name": "Y_buf_17_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_17", "role": "we0" }} , 
 	{ "name": "Y_buf_17_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_17", "role": "d0" }} , 
 	{ "name": "Y_buf_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_18", "role": "address0" }} , 
 	{ "name": "Y_buf_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_18", "role": "ce0" }} , 
 	{ "name": "Y_buf_18_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_18", "role": "we0" }} , 
 	{ "name": "Y_buf_18_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_18", "role": "d0" }} , 
 	{ "name": "Y_buf_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_19", "role": "address0" }} , 
 	{ "name": "Y_buf_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_19", "role": "ce0" }} , 
 	{ "name": "Y_buf_19_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_19", "role": "we0" }} , 
 	{ "name": "Y_buf_19_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_19", "role": "d0" }} , 
 	{ "name": "Y_buf_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_20", "role": "address0" }} , 
 	{ "name": "Y_buf_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_20", "role": "ce0" }} , 
 	{ "name": "Y_buf_20_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_20", "role": "we0" }} , 
 	{ "name": "Y_buf_20_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_20", "role": "d0" }} , 
 	{ "name": "Y_buf_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_21", "role": "address0" }} , 
 	{ "name": "Y_buf_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_21", "role": "ce0" }} , 
 	{ "name": "Y_buf_21_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_21", "role": "we0" }} , 
 	{ "name": "Y_buf_21_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_21", "role": "d0" }} , 
 	{ "name": "Y_buf_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_22", "role": "address0" }} , 
 	{ "name": "Y_buf_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_22", "role": "ce0" }} , 
 	{ "name": "Y_buf_22_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_22", "role": "we0" }} , 
 	{ "name": "Y_buf_22_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_22", "role": "d0" }} , 
 	{ "name": "X_buf_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address0" }} , 
 	{ "name": "X_buf_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce0" }} , 
 	{ "name": "X_buf_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q0" }} , 
 	{ "name": "X_buf_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address1" }} , 
 	{ "name": "X_buf_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce1" }} , 
 	{ "name": "X_buf_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q1" }} , 
 	{ "name": "X_buf_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address2" }} , 
 	{ "name": "X_buf_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce2" }} , 
 	{ "name": "X_buf_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q2" }} , 
 	{ "name": "X_buf_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address3" }} , 
 	{ "name": "X_buf_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce3" }} , 
 	{ "name": "X_buf_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q3" }} , 
 	{ "name": "X_buf_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address4" }} , 
 	{ "name": "X_buf_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce4" }} , 
 	{ "name": "X_buf_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q4" }} , 
 	{ "name": "X_buf_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address5" }} , 
 	{ "name": "X_buf_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce5" }} , 
 	{ "name": "X_buf_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q5" }} , 
 	{ "name": "X_buf_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address6" }} , 
 	{ "name": "X_buf_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce6" }} , 
 	{ "name": "X_buf_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q6" }} , 
 	{ "name": "X_buf_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address7" }} , 
 	{ "name": "X_buf_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce7" }} , 
 	{ "name": "X_buf_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q7" }} , 
 	{ "name": "X_buf_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address8" }} , 
 	{ "name": "X_buf_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce8" }} , 
 	{ "name": "X_buf_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q8" }} , 
 	{ "name": "X_buf_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address9" }} , 
 	{ "name": "X_buf_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce9" }} , 
 	{ "name": "X_buf_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q9" }} , 
 	{ "name": "X_buf_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address10" }} , 
 	{ "name": "X_buf_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce10" }} , 
 	{ "name": "X_buf_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q10" }} , 
 	{ "name": "X_buf_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address11" }} , 
 	{ "name": "X_buf_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce11" }} , 
 	{ "name": "X_buf_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q11" }} , 
 	{ "name": "X_buf_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address12" }} , 
 	{ "name": "X_buf_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce12" }} , 
 	{ "name": "X_buf_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q12" }} , 
 	{ "name": "X_buf_address13", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address13" }} , 
 	{ "name": "X_buf_ce13", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce13" }} , 
 	{ "name": "X_buf_q13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q13" }} , 
 	{ "name": "X_buf_address14", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address14" }} , 
 	{ "name": "X_buf_ce14", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce14" }} , 
 	{ "name": "X_buf_q14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q14" }} , 
 	{ "name": "X_buf_address15", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address15" }} , 
 	{ "name": "X_buf_ce15", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce15" }} , 
 	{ "name": "X_buf_q15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q15" }} , 
 	{ "name": "X_buf_address16", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address16" }} , 
 	{ "name": "X_buf_ce16", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce16" }} , 
 	{ "name": "X_buf_q16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q16" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168", "169", "170"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "16571", "EstimateLatencyMax" : "16571",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_7", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_8", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_9", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_10", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_11", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_12", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_13", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_14", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_15", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_16", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_17", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_18", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_19", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_20", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_21", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_22", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "9", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage7", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage7_subdone", "QuitState" : "ap_ST_fsm_pp0_stage0", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage0_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U74", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U75", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U76", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U77", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U78", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U79", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U80", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U81", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U82", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U83", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U84", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U85", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U86", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U87", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U88", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U89", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U90", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U91", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U92", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U93", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U94", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U95", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_mul_16s_16s_29_1_1_U96", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U97", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U98", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U99", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U100", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U101", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U102", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U103", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U104", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U105", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U106", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U107", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U108", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U109", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U110", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U111", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U112", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U113", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U114", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U115", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U116", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U117", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U118", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U119", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U120", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U121", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U122", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U123", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U124", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U125", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U126", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U127", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U128", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U129", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U130", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U131", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U132", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U133", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U134", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U135", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U136", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U137", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U138", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U139", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U140", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U141", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U142", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U143", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U144", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U145", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U146", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U147", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U148", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U149", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U150", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U151", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U152", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U153", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U154", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U155", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U156", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U157", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U158", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U159", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U160", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U161", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U162", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U163", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U164", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U165", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U166", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U167", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U168", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U169", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U170", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U171", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U172", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U173", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U174", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U175", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U176", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U177", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U178", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U179", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U180", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U181", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U182", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U183", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U184", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U185", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U186", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U187", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U188", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U189", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U190", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U191", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U192", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U193", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U194", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U195", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U196", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U197", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U198", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U199", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U200", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U201", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U202", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U203", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U204", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U205", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U206", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U207", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U208", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U209", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U210", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U211", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U212", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U213", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U214", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U215", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U216", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U217", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U218", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U219", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U220", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U221", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U222", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U223", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U224", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U225", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U226", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U227", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U228", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U229", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U230", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U231", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U232", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U233", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U234", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U235", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U236", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U237", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U238", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U239", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U240", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U241", "Parent" : "0"},
	{"ID" : "169", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U242", "Parent" : "0"},
	{"ID" : "170", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0 {Type O LastRead -1 FirstWrite 16}
		Y_buf_1 {Type O LastRead -1 FirstWrite 16}
		Y_buf_2 {Type O LastRead -1 FirstWrite 16}
		Y_buf_3 {Type O LastRead -1 FirstWrite 16}
		Y_buf_4 {Type O LastRead -1 FirstWrite 16}
		Y_buf_5 {Type O LastRead -1 FirstWrite 16}
		Y_buf_6 {Type O LastRead -1 FirstWrite 16}
		Y_buf_7 {Type O LastRead -1 FirstWrite 16}
		Y_buf_8 {Type O LastRead -1 FirstWrite 16}
		Y_buf_9 {Type O LastRead -1 FirstWrite 16}
		Y_buf_10 {Type O LastRead -1 FirstWrite 16}
		Y_buf_11 {Type O LastRead -1 FirstWrite 16}
		Y_buf_12 {Type O LastRead -1 FirstWrite 16}
		Y_buf_13 {Type O LastRead -1 FirstWrite 16}
		Y_buf_14 {Type O LastRead -1 FirstWrite 16}
		Y_buf_15 {Type O LastRead -1 FirstWrite 16}
		Y_buf_16 {Type O LastRead -1 FirstWrite 16}
		Y_buf_17 {Type O LastRead -1 FirstWrite 16}
		Y_buf_18 {Type O LastRead -1 FirstWrite 16}
		Y_buf_19 {Type O LastRead -1 FirstWrite 16}
		Y_buf_20 {Type O LastRead -1 FirstWrite 16}
		Y_buf_21 {Type O LastRead -1 FirstWrite 16}
		Y_buf_22 {Type O LastRead -1 FirstWrite 16}
		X_buf {Type I LastRead 13 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 3 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16571", "Max" : "16571"}
	, {"Name" : "Interval", "Min" : "16571", "Max" : "16571"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0 { ap_memory {  { Y_buf_0_address0 mem_address 1 7 }  { Y_buf_0_ce0 mem_ce 1 1 }  { Y_buf_0_we0 mem_we 1 1 }  { Y_buf_0_d0 mem_din 1 16 } } }
	Y_buf_1 { ap_memory {  { Y_buf_1_address0 mem_address 1 7 }  { Y_buf_1_ce0 mem_ce 1 1 }  { Y_buf_1_we0 mem_we 1 1 }  { Y_buf_1_d0 mem_din 1 16 } } }
	Y_buf_2 { ap_memory {  { Y_buf_2_address0 mem_address 1 7 }  { Y_buf_2_ce0 mem_ce 1 1 }  { Y_buf_2_we0 mem_we 1 1 }  { Y_buf_2_d0 mem_din 1 16 } } }
	Y_buf_3 { ap_memory {  { Y_buf_3_address0 mem_address 1 7 }  { Y_buf_3_ce0 mem_ce 1 1 }  { Y_buf_3_we0 mem_we 1 1 }  { Y_buf_3_d0 mem_din 1 16 } } }
	Y_buf_4 { ap_memory {  { Y_buf_4_address0 mem_address 1 7 }  { Y_buf_4_ce0 mem_ce 1 1 }  { Y_buf_4_we0 mem_we 1 1 }  { Y_buf_4_d0 mem_din 1 16 } } }
	Y_buf_5 { ap_memory {  { Y_buf_5_address0 mem_address 1 7 }  { Y_buf_5_ce0 mem_ce 1 1 }  { Y_buf_5_we0 mem_we 1 1 }  { Y_buf_5_d0 mem_din 1 16 } } }
	Y_buf_6 { ap_memory {  { Y_buf_6_address0 mem_address 1 7 }  { Y_buf_6_ce0 mem_ce 1 1 }  { Y_buf_6_we0 mem_we 1 1 }  { Y_buf_6_d0 mem_din 1 16 } } }
	Y_buf_7 { ap_memory {  { Y_buf_7_address0 mem_address 1 7 }  { Y_buf_7_ce0 mem_ce 1 1 }  { Y_buf_7_we0 mem_we 1 1 }  { Y_buf_7_d0 mem_din 1 16 } } }
	Y_buf_8 { ap_memory {  { Y_buf_8_address0 mem_address 1 7 }  { Y_buf_8_ce0 mem_ce 1 1 }  { Y_buf_8_we0 mem_we 1 1 }  { Y_buf_8_d0 mem_din 1 16 } } }
	Y_buf_9 { ap_memory {  { Y_buf_9_address0 mem_address 1 7 }  { Y_buf_9_ce0 mem_ce 1 1 }  { Y_buf_9_we0 mem_we 1 1 }  { Y_buf_9_d0 mem_din 1 16 } } }
	Y_buf_10 { ap_memory {  { Y_buf_10_address0 mem_address 1 7 }  { Y_buf_10_ce0 mem_ce 1 1 }  { Y_buf_10_we0 mem_we 1 1 }  { Y_buf_10_d0 mem_din 1 16 } } }
	Y_buf_11 { ap_memory {  { Y_buf_11_address0 mem_address 1 7 }  { Y_buf_11_ce0 mem_ce 1 1 }  { Y_buf_11_we0 mem_we 1 1 }  { Y_buf_11_d0 mem_din 1 16 } } }
	Y_buf_12 { ap_memory {  { Y_buf_12_address0 mem_address 1 7 }  { Y_buf_12_ce0 mem_ce 1 1 }  { Y_buf_12_we0 mem_we 1 1 }  { Y_buf_12_d0 mem_din 1 16 } } }
	Y_buf_13 { ap_memory {  { Y_buf_13_address0 mem_address 1 7 }  { Y_buf_13_ce0 mem_ce 1 1 }  { Y_buf_13_we0 mem_we 1 1 }  { Y_buf_13_d0 mem_din 1 16 } } }
	Y_buf_14 { ap_memory {  { Y_buf_14_address0 mem_address 1 7 }  { Y_buf_14_ce0 mem_ce 1 1 }  { Y_buf_14_we0 mem_we 1 1 }  { Y_buf_14_d0 mem_din 1 16 } } }
	Y_buf_15 { ap_memory {  { Y_buf_15_address0 mem_address 1 7 }  { Y_buf_15_ce0 mem_ce 1 1 }  { Y_buf_15_we0 mem_we 1 1 }  { Y_buf_15_d0 mem_din 1 16 } } }
	Y_buf_16 { ap_memory {  { Y_buf_16_address0 mem_address 1 7 }  { Y_buf_16_ce0 mem_ce 1 1 }  { Y_buf_16_we0 mem_we 1 1 }  { Y_buf_16_d0 mem_din 1 16 } } }
	Y_buf_17 { ap_memory {  { Y_buf_17_address0 mem_address 1 7 }  { Y_buf_17_ce0 mem_ce 1 1 }  { Y_buf_17_we0 mem_we 1 1 }  { Y_buf_17_d0 mem_din 1 16 } } }
	Y_buf_18 { ap_memory {  { Y_buf_18_address0 mem_address 1 7 }  { Y_buf_18_ce0 mem_ce 1 1 }  { Y_buf_18_we0 mem_we 1 1 }  { Y_buf_18_d0 mem_din 1 16 } } }
	Y_buf_19 { ap_memory {  { Y_buf_19_address0 mem_address 1 7 }  { Y_buf_19_ce0 mem_ce 1 1 }  { Y_buf_19_we0 mem_we 1 1 }  { Y_buf_19_d0 mem_din 1 16 } } }
	Y_buf_20 { ap_memory {  { Y_buf_20_address0 mem_address 1 7 }  { Y_buf_20_ce0 mem_ce 1 1 }  { Y_buf_20_we0 mem_we 1 1 }  { Y_buf_20_d0 mem_din 1 16 } } }
	Y_buf_21 { ap_memory {  { Y_buf_21_address0 mem_address 1 7 }  { Y_buf_21_ce0 mem_ce 1 1 }  { Y_buf_21_we0 mem_we 1 1 }  { Y_buf_21_d0 mem_din 1 16 } } }
	Y_buf_22 { ap_memory {  { Y_buf_22_address0 mem_address 1 7 }  { Y_buf_22_ce0 mem_ce 1 1 }  { Y_buf_22_we0 mem_we 1 1 }  { Y_buf_22_d0 mem_din 1 16 } } }
	X_buf { ap_memory {  { X_buf_address0 mem_address 1 13 }  { X_buf_ce0 mem_ce 1 1 }  { X_buf_q0 in_data 0 16 }  { X_buf_address1 MemPortADDR2 1 13 }  { X_buf_ce1 MemPortCE2 1 1 }  { X_buf_q1 MemPortDOUT2 0 16 }  { X_buf_address2 MemPortADDR2 1 13 }  { X_buf_ce2 MemPortCE2 1 1 }  { X_buf_q2 MemPortDOUT2 0 16 }  { X_buf_address3 MemPortADDR2 1 13 }  { X_buf_ce3 MemPortCE2 1 1 }  { X_buf_q3 MemPortDOUT2 0 16 }  { X_buf_address4 MemPortADDR2 1 13 }  { X_buf_ce4 MemPortCE2 1 1 }  { X_buf_q4 in_data 0 16 }  { X_buf_address5 MemPortADDR2 1 13 }  { X_buf_ce5 MemPortCE2 1 1 }  { X_buf_q5 in_data 0 16 }  { X_buf_address6 MemPortADDR2 1 13 }  { X_buf_ce6 MemPortCE2 1 1 }  { X_buf_q6 in_data 0 16 }  { X_buf_address7 MemPortADDR2 1 13 }  { X_buf_ce7 MemPortCE2 1 1 }  { X_buf_q7 in_data 0 16 }  { X_buf_address8 MemPortADDR2 1 13 }  { X_buf_ce8 MemPortCE2 1 1 }  { X_buf_q8 in_data 0 16 }  { X_buf_address9 MemPortADDR2 1 13 }  { X_buf_ce9 MemPortCE2 1 1 }  { X_buf_q9 in_data 0 16 }  { X_buf_address10 MemPortADDR2 1 13 }  { X_buf_ce10 MemPortCE2 1 1 }  { X_buf_q10 in_data 0 16 }  { X_buf_address11 MemPortADDR2 1 13 }  { X_buf_ce11 MemPortCE2 1 1 }  { X_buf_q11 in_data 0 16 }  { X_buf_address12 MemPortADDR2 1 13 }  { X_buf_ce12 MemPortCE2 1 1 }  { X_buf_q12 in_data 0 16 }  { X_buf_address13 MemPortADDR2 1 13 }  { X_buf_ce13 MemPortCE2 1 1 }  { X_buf_q13 in_data 0 16 }  { X_buf_address14 MemPortADDR2 1 13 }  { X_buf_ce14 MemPortCE2 1 1 }  { X_buf_q14 in_data 0 16 }  { X_buf_address15 MemPortADDR2 1 13 }  { X_buf_ce15 MemPortCE2 1 1 }  { X_buf_q15 in_data 0 16 }  { X_buf_address16 MemPortADDR2 1 13 }  { X_buf_ce16 MemPortCE2 1 1 }  { X_buf_q16 in_data 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_1 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_2 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_3 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_4 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_5 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_6 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_7 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_8 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_9 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_10 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_11 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_12 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_13 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_14 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_15 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_16 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_17 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_18 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_19 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_20 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_21 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ Y_buf_22 int 16 regular {array 80 { 0 3 } 0 1 }  }
	{ X_buf int 16 regular {array 7176 { 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_7", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_8", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_9", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_10", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_11", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_12", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_13", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_14", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_15", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_16", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_17", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_18", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_19", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_20", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_21", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_22", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 300
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_address0 sc_out sc_lv 7 signal 0 } 
	{ Y_buf_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_address0 sc_out sc_lv 7 signal 1 } 
	{ Y_buf_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_address0 sc_out sc_lv 7 signal 2 } 
	{ Y_buf_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_address0 sc_out sc_lv 7 signal 3 } 
	{ Y_buf_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_4_address0 sc_out sc_lv 7 signal 4 } 
	{ Y_buf_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_5_address0 sc_out sc_lv 7 signal 5 } 
	{ Y_buf_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_6_address0 sc_out sc_lv 7 signal 6 } 
	{ Y_buf_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_d0 sc_out sc_lv 16 signal 6 } 
	{ Y_buf_7_address0 sc_out sc_lv 7 signal 7 } 
	{ Y_buf_7_ce0 sc_out sc_logic 1 signal 7 } 
	{ Y_buf_7_we0 sc_out sc_logic 1 signal 7 } 
	{ Y_buf_7_d0 sc_out sc_lv 16 signal 7 } 
	{ Y_buf_8_address0 sc_out sc_lv 7 signal 8 } 
	{ Y_buf_8_ce0 sc_out sc_logic 1 signal 8 } 
	{ Y_buf_8_we0 sc_out sc_logic 1 signal 8 } 
	{ Y_buf_8_d0 sc_out sc_lv 16 signal 8 } 
	{ Y_buf_9_address0 sc_out sc_lv 7 signal 9 } 
	{ Y_buf_9_ce0 sc_out sc_logic 1 signal 9 } 
	{ Y_buf_9_we0 sc_out sc_logic 1 signal 9 } 
	{ Y_buf_9_d0 sc_out sc_lv 16 signal 9 } 
	{ Y_buf_10_address0 sc_out sc_lv 7 signal 10 } 
	{ Y_buf_10_ce0 sc_out sc_logic 1 signal 10 } 
	{ Y_buf_10_we0 sc_out sc_logic 1 signal 10 } 
	{ Y_buf_10_d0 sc_out sc_lv 16 signal 10 } 
	{ Y_buf_11_address0 sc_out sc_lv 7 signal 11 } 
	{ Y_buf_11_ce0 sc_out sc_logic 1 signal 11 } 
	{ Y_buf_11_we0 sc_out sc_logic 1 signal 11 } 
	{ Y_buf_11_d0 sc_out sc_lv 16 signal 11 } 
	{ Y_buf_12_address0 sc_out sc_lv 7 signal 12 } 
	{ Y_buf_12_ce0 sc_out sc_logic 1 signal 12 } 
	{ Y_buf_12_we0 sc_out sc_logic 1 signal 12 } 
	{ Y_buf_12_d0 sc_out sc_lv 16 signal 12 } 
	{ Y_buf_13_address0 sc_out sc_lv 7 signal 13 } 
	{ Y_buf_13_ce0 sc_out sc_logic 1 signal 13 } 
	{ Y_buf_13_we0 sc_out sc_logic 1 signal 13 } 
	{ Y_buf_13_d0 sc_out sc_lv 16 signal 13 } 
	{ Y_buf_14_address0 sc_out sc_lv 7 signal 14 } 
	{ Y_buf_14_ce0 sc_out sc_logic 1 signal 14 } 
	{ Y_buf_14_we0 sc_out sc_logic 1 signal 14 } 
	{ Y_buf_14_d0 sc_out sc_lv 16 signal 14 } 
	{ Y_buf_15_address0 sc_out sc_lv 7 signal 15 } 
	{ Y_buf_15_ce0 sc_out sc_logic 1 signal 15 } 
	{ Y_buf_15_we0 sc_out sc_logic 1 signal 15 } 
	{ Y_buf_15_d0 sc_out sc_lv 16 signal 15 } 
	{ Y_buf_16_address0 sc_out sc_lv 7 signal 16 } 
	{ Y_buf_16_ce0 sc_out sc_logic 1 signal 16 } 
	{ Y_buf_16_we0 sc_out sc_logic 1 signal 16 } 
	{ Y_buf_16_d0 sc_out sc_lv 16 signal 16 } 
	{ Y_buf_17_address0 sc_out sc_lv 7 signal 17 } 
	{ Y_buf_17_ce0 sc_out sc_logic 1 signal 17 } 
	{ Y_buf_17_we0 sc_out sc_logic 1 signal 17 } 
	{ Y_buf_17_d0 sc_out sc_lv 16 signal 17 } 
	{ Y_buf_18_address0 sc_out sc_lv 7 signal 18 } 
	{ Y_buf_18_ce0 sc_out sc_logic 1 signal 18 } 
	{ Y_buf_18_we0 sc_out sc_logic 1 signal 18 } 
	{ Y_buf_18_d0 sc_out sc_lv 16 signal 18 } 
	{ Y_buf_19_address0 sc_out sc_lv 7 signal 19 } 
	{ Y_buf_19_ce0 sc_out sc_logic 1 signal 19 } 
	{ Y_buf_19_we0 sc_out sc_logic 1 signal 19 } 
	{ Y_buf_19_d0 sc_out sc_lv 16 signal 19 } 
	{ Y_buf_20_address0 sc_out sc_lv 7 signal 20 } 
	{ Y_buf_20_ce0 sc_out sc_logic 1 signal 20 } 
	{ Y_buf_20_we0 sc_out sc_logic 1 signal 20 } 
	{ Y_buf_20_d0 sc_out sc_lv 16 signal 20 } 
	{ Y_buf_21_address0 sc_out sc_lv 7 signal 21 } 
	{ Y_buf_21_ce0 sc_out sc_logic 1 signal 21 } 
	{ Y_buf_21_we0 sc_out sc_logic 1 signal 21 } 
	{ Y_buf_21_d0 sc_out sc_lv 16 signal 21 } 
	{ Y_buf_22_address0 sc_out sc_lv 7 signal 22 } 
	{ Y_buf_22_ce0 sc_out sc_logic 1 signal 22 } 
	{ Y_buf_22_we0 sc_out sc_logic 1 signal 22 } 
	{ Y_buf_22_d0 sc_out sc_lv 16 signal 22 } 
	{ X_buf_address0 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce0 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q0 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address1 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce1 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q1 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address2 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce2 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q2 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address3 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce3 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q3 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address4 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce4 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q4 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address5 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce5 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q5 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address6 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce6 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q6 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address7 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce7 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q7 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address8 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce8 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q8 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address9 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce9 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q9 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address10 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce10 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q10 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address11 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce11 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q11 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address12 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce12 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q12 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address13 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce13 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q13 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address14 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce14 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q14 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address15 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce15 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q15 sc_in sc_lv 16 signal 23 } 
	{ X_buf_address16 sc_out sc_lv 13 signal 23 } 
	{ X_buf_ce16 sc_out sc_logic 1 signal 23 } 
	{ X_buf_q16 sc_in sc_lv 16 signal 23 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 24 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 24 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 24 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 25 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 25 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 25 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 26 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 26 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 26 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 27 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 27 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 27 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 28 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 28 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 28 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 29 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 29 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 29 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 30 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 30 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 30 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 31 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 31 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 31 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 32 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 32 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 32 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 33 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 33 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 33 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 34 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 34 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 34 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 35 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 35 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 35 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 36 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 36 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 36 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 37 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 37 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 37 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 38 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 38 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 38 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 39 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 39 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 39 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 40 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 40 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 40 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 41 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 41 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 41 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 42 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 42 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 42 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 43 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 43 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 43 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 44 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 44 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 44 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 45 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 45 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 45 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 46 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 46 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 46 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 47 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 47 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 47 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 48 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 48 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 48 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 49 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 49 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 49 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 50 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 50 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 50 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 51 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 51 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 51 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 52 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 53 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 54 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 55 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 56 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 56 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 56 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 57 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 57 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 57 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 58 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 58 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 58 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 59 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 59 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 59 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 60 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 60 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 60 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 61 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 61 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 61 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 62 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 62 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 62 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 63 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 63 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 63 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 64 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 64 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 64 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 65 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 65 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 65 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 66 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 66 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 66 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 67 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 67 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 67 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 68 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 68 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 68 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 69 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 69 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 69 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 70 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 70 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 70 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 71 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 71 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 71 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 72 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 72 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 72 } 
	{ p_read sc_in sc_lv 16 signal 73 } 
	{ p_read1 sc_in sc_lv 16 signal 74 } 
	{ p_read2 sc_in sc_lv 16 signal 75 } 
	{ p_read3 sc_in sc_lv 16 signal 76 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "address0" }} , 
 	{ "name": "Y_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "we0" }} , 
 	{ "name": "Y_buf_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1", "role": "d0" }} , 
 	{ "name": "Y_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "address0" }} , 
 	{ "name": "Y_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "we0" }} , 
 	{ "name": "Y_buf_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2", "role": "d0" }} , 
 	{ "name": "Y_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "address0" }} , 
 	{ "name": "Y_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "we0" }} , 
 	{ "name": "Y_buf_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3", "role": "d0" }} , 
 	{ "name": "Y_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "address0" }} , 
 	{ "name": "Y_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "ce0" }} , 
 	{ "name": "Y_buf_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "we0" }} , 
 	{ "name": "Y_buf_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_4", "role": "d0" }} , 
 	{ "name": "Y_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "address0" }} , 
 	{ "name": "Y_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "ce0" }} , 
 	{ "name": "Y_buf_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "we0" }} , 
 	{ "name": "Y_buf_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_5", "role": "d0" }} , 
 	{ "name": "Y_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "address0" }} , 
 	{ "name": "Y_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "ce0" }} , 
 	{ "name": "Y_buf_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "we0" }} , 
 	{ "name": "Y_buf_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_6", "role": "d0" }} , 
 	{ "name": "Y_buf_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_7", "role": "address0" }} , 
 	{ "name": "Y_buf_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_7", "role": "ce0" }} , 
 	{ "name": "Y_buf_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_7", "role": "we0" }} , 
 	{ "name": "Y_buf_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_7", "role": "d0" }} , 
 	{ "name": "Y_buf_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_8", "role": "address0" }} , 
 	{ "name": "Y_buf_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_8", "role": "ce0" }} , 
 	{ "name": "Y_buf_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_8", "role": "we0" }} , 
 	{ "name": "Y_buf_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_8", "role": "d0" }} , 
 	{ "name": "Y_buf_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_9", "role": "address0" }} , 
 	{ "name": "Y_buf_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_9", "role": "ce0" }} , 
 	{ "name": "Y_buf_9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_9", "role": "we0" }} , 
 	{ "name": "Y_buf_9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_9", "role": "d0" }} , 
 	{ "name": "Y_buf_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_10", "role": "address0" }} , 
 	{ "name": "Y_buf_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_10", "role": "ce0" }} , 
 	{ "name": "Y_buf_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_10", "role": "we0" }} , 
 	{ "name": "Y_buf_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_10", "role": "d0" }} , 
 	{ "name": "Y_buf_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_11", "role": "address0" }} , 
 	{ "name": "Y_buf_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_11", "role": "ce0" }} , 
 	{ "name": "Y_buf_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_11", "role": "we0" }} , 
 	{ "name": "Y_buf_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_11", "role": "d0" }} , 
 	{ "name": "Y_buf_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_12", "role": "address0" }} , 
 	{ "name": "Y_buf_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_12", "role": "ce0" }} , 
 	{ "name": "Y_buf_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_12", "role": "we0" }} , 
 	{ "name": "Y_buf_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_12", "role": "d0" }} , 
 	{ "name": "Y_buf_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_13", "role": "address0" }} , 
 	{ "name": "Y_buf_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_13", "role": "ce0" }} , 
 	{ "name": "Y_buf_13_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_13", "role": "we0" }} , 
 	{ "name": "Y_buf_13_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_13", "role": "d0" }} , 
 	{ "name": "Y_buf_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_14", "role": "address0" }} , 
 	{ "name": "Y_buf_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_14", "role": "ce0" }} , 
 	{ "name": "Y_buf_14_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_14", "role": "we0" }} , 
 	{ "name": "Y_buf_14_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_14", "role": "d0" }} , 
 	{ "name": "Y_buf_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_15", "role": "address0" }} , 
 	{ "name": "Y_buf_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_15", "role": "ce0" }} , 
 	{ "name": "Y_buf_15_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_15", "role": "we0" }} , 
 	{ "name": "Y_buf_15_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_15", "role": "d0" }} , 
 	{ "name": "Y_buf_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_16", "role": "address0" }} , 
 	{ "name": "Y_buf_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_16", "role": "ce0" }} , 
 	{ "name": "Y_buf_16_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_16", "role": "we0" }} , 
 	{ "name": "Y_buf_16_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_16", "role": "d0" }} , 
 	{ "name": "Y_buf_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_17", "role": "address0" }} , 
 	{ "name": "Y_buf_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_17", "role": "ce0" }} , 
 	{ "name": "Y_buf_17_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_17", "role": "we0" }} , 
 	{ "name": "Y_buf_17_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_17", "role": "d0" }} , 
 	{ "name": "Y_buf_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_18", "role": "address0" }} , 
 	{ "name": "Y_buf_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_18", "role": "ce0" }} , 
 	{ "name": "Y_buf_18_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_18", "role": "we0" }} , 
 	{ "name": "Y_buf_18_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_18", "role": "d0" }} , 
 	{ "name": "Y_buf_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_19", "role": "address0" }} , 
 	{ "name": "Y_buf_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_19", "role": "ce0" }} , 
 	{ "name": "Y_buf_19_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_19", "role": "we0" }} , 
 	{ "name": "Y_buf_19_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_19", "role": "d0" }} , 
 	{ "name": "Y_buf_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_20", "role": "address0" }} , 
 	{ "name": "Y_buf_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_20", "role": "ce0" }} , 
 	{ "name": "Y_buf_20_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_20", "role": "we0" }} , 
 	{ "name": "Y_buf_20_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_20", "role": "d0" }} , 
 	{ "name": "Y_buf_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_21", "role": "address0" }} , 
 	{ "name": "Y_buf_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_21", "role": "ce0" }} , 
 	{ "name": "Y_buf_21_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_21", "role": "we0" }} , 
 	{ "name": "Y_buf_21_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_21", "role": "d0" }} , 
 	{ "name": "Y_buf_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":7, "type": "signal", "bundle":{"name": "Y_buf_22", "role": "address0" }} , 
 	{ "name": "Y_buf_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_22", "role": "ce0" }} , 
 	{ "name": "Y_buf_22_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_22", "role": "we0" }} , 
 	{ "name": "Y_buf_22_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_22", "role": "d0" }} , 
 	{ "name": "X_buf_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address0" }} , 
 	{ "name": "X_buf_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce0" }} , 
 	{ "name": "X_buf_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q0" }} , 
 	{ "name": "X_buf_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address1" }} , 
 	{ "name": "X_buf_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce1" }} , 
 	{ "name": "X_buf_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q1" }} , 
 	{ "name": "X_buf_address2", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address2" }} , 
 	{ "name": "X_buf_ce2", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce2" }} , 
 	{ "name": "X_buf_q2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q2" }} , 
 	{ "name": "X_buf_address3", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address3" }} , 
 	{ "name": "X_buf_ce3", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce3" }} , 
 	{ "name": "X_buf_q3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q3" }} , 
 	{ "name": "X_buf_address4", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address4" }} , 
 	{ "name": "X_buf_ce4", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce4" }} , 
 	{ "name": "X_buf_q4", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q4" }} , 
 	{ "name": "X_buf_address5", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address5" }} , 
 	{ "name": "X_buf_ce5", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce5" }} , 
 	{ "name": "X_buf_q5", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q5" }} , 
 	{ "name": "X_buf_address6", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address6" }} , 
 	{ "name": "X_buf_ce6", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce6" }} , 
 	{ "name": "X_buf_q6", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q6" }} , 
 	{ "name": "X_buf_address7", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address7" }} , 
 	{ "name": "X_buf_ce7", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce7" }} , 
 	{ "name": "X_buf_q7", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q7" }} , 
 	{ "name": "X_buf_address8", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address8" }} , 
 	{ "name": "X_buf_ce8", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce8" }} , 
 	{ "name": "X_buf_q8", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q8" }} , 
 	{ "name": "X_buf_address9", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address9" }} , 
 	{ "name": "X_buf_ce9", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce9" }} , 
 	{ "name": "X_buf_q9", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q9" }} , 
 	{ "name": "X_buf_address10", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address10" }} , 
 	{ "name": "X_buf_ce10", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce10" }} , 
 	{ "name": "X_buf_q10", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q10" }} , 
 	{ "name": "X_buf_address11", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address11" }} , 
 	{ "name": "X_buf_ce11", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce11" }} , 
 	{ "name": "X_buf_q11", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q11" }} , 
 	{ "name": "X_buf_address12", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address12" }} , 
 	{ "name": "X_buf_ce12", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce12" }} , 
 	{ "name": "X_buf_q12", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q12" }} , 
 	{ "name": "X_buf_address13", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address13" }} , 
 	{ "name": "X_buf_ce13", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce13" }} , 
 	{ "name": "X_buf_q13", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q13" }} , 
 	{ "name": "X_buf_address14", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address14" }} , 
 	{ "name": "X_buf_ce14", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce14" }} , 
 	{ "name": "X_buf_q14", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q14" }} , 
 	{ "name": "X_buf_address15", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address15" }} , 
 	{ "name": "X_buf_ce15", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce15" }} , 
 	{ "name": "X_buf_q15", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q15" }} , 
 	{ "name": "X_buf_address16", "direction": "out", "datatype": "sc_lv", "bitwidth":13, "type": "signal", "bundle":{"name": "X_buf", "role": "address16" }} , 
 	{ "name": "X_buf_ce16", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf", "role": "ce16" }} , 
 	{ "name": "X_buf_q16", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf", "role": "q16" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168", "169", "170"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "16572", "EstimateLatencyMax" : "16572",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_4", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_5", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_6", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_7", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_8", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_9", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_10", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_11", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_12", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_13", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_14", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_15", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_16", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_17", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_18", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_19", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_20", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_21", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_22", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "9", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage7", "LastStateIter" : "ap_enable_reg_pp0_iter1", "LastStateBlock" : "ap_block_pp0_stage7_subdone", "QuitState" : "ap_ST_fsm_pp0_stage1", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage1_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U74", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U75", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U76", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U77", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U78", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U79", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U80", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U81", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U82", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U83", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U84", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U85", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U86", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U87", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U88", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U89", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U90", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U91", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U92", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U93", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U94", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_7ns_12_1_1_U95", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U96", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U97", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U98", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U99", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U100", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U101", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U102", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U103", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U104", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U105", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U106", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U107", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U108", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U109", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U110", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U111", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U112", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U113", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U114", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U115", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U116", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U117", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U118", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U119", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U120", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U121", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U122", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U123", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U124", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U125", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U126", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U127", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U128", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U129", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U130", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U131", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U132", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U133", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U134", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U135", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U136", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U137", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U138", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U139", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U140", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U141", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U142", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U143", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U144", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U145", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U146", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U147", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U148", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U149", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U150", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U151", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U152", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U153", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U154", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U155", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U156", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U157", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U158", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U159", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U160", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U161", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U162", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U163", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U164", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U165", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U166", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U167", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U168", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U169", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U170", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U171", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U172", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U173", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U174", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U175", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U176", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U177", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U178", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U179", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U180", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U181", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U182", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U183", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U184", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U185", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U186", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U187", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U188", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U189", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U190", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U191", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U192", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U193", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U194", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U195", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U196", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U197", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U198", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U199", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U200", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U201", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U202", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U203", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U204", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U205", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U206", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U207", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U208", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U209", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U210", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U211", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U212", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U213", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U214", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U215", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U216", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U217", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U218", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U219", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U220", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U221", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U222", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U223", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U224", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U225", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U226", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U227", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U228", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U229", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U230", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U231", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U232", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U233", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U234", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U235", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U236", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U237", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U238", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U239", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U240", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U241", "Parent" : "0"},
	{"ID" : "169", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U242", "Parent" : "0"},
	{"ID" : "170", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0 {Type O LastRead -1 FirstWrite 16}
		Y_buf_1 {Type O LastRead -1 FirstWrite 16}
		Y_buf_2 {Type O LastRead -1 FirstWrite 16}
		Y_buf_3 {Type O LastRead -1 FirstWrite 16}
		Y_buf_4 {Type O LastRead -1 FirstWrite 16}
		Y_buf_5 {Type O LastRead -1 FirstWrite 16}
		Y_buf_6 {Type O LastRead -1 FirstWrite 16}
		Y_buf_7 {Type O LastRead -1 FirstWrite 16}
		Y_buf_8 {Type O LastRead -1 FirstWrite 16}
		Y_buf_9 {Type O LastRead -1 FirstWrite 16}
		Y_buf_10 {Type O LastRead -1 FirstWrite 16}
		Y_buf_11 {Type O LastRead -1 FirstWrite 16}
		Y_buf_12 {Type O LastRead -1 FirstWrite 16}
		Y_buf_13 {Type O LastRead -1 FirstWrite 16}
		Y_buf_14 {Type O LastRead -1 FirstWrite 16}
		Y_buf_15 {Type O LastRead -1 FirstWrite 16}
		Y_buf_16 {Type O LastRead -1 FirstWrite 16}
		Y_buf_17 {Type O LastRead -1 FirstWrite 16}
		Y_buf_18 {Type O LastRead -1 FirstWrite 16}
		Y_buf_19 {Type O LastRead -1 FirstWrite 16}
		Y_buf_20 {Type O LastRead -1 FirstWrite 16}
		Y_buf_21 {Type O LastRead -1 FirstWrite 16}
		Y_buf_22 {Type O LastRead -1 FirstWrite 16}
		X_buf {Type I LastRead 12 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 3 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "16572", "Max" : "16572"}
	, {"Name" : "Interval", "Min" : "16572", "Max" : "16572"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0 { ap_memory {  { Y_buf_0_address0 mem_address 1 7 }  { Y_buf_0_ce0 mem_ce 1 1 }  { Y_buf_0_we0 mem_we 1 1 }  { Y_buf_0_d0 mem_din 1 16 } } }
	Y_buf_1 { ap_memory {  { Y_buf_1_address0 mem_address 1 7 }  { Y_buf_1_ce0 mem_ce 1 1 }  { Y_buf_1_we0 mem_we 1 1 }  { Y_buf_1_d0 mem_din 1 16 } } }
	Y_buf_2 { ap_memory {  { Y_buf_2_address0 mem_address 1 7 }  { Y_buf_2_ce0 mem_ce 1 1 }  { Y_buf_2_we0 mem_we 1 1 }  { Y_buf_2_d0 mem_din 1 16 } } }
	Y_buf_3 { ap_memory {  { Y_buf_3_address0 mem_address 1 7 }  { Y_buf_3_ce0 mem_ce 1 1 }  { Y_buf_3_we0 mem_we 1 1 }  { Y_buf_3_d0 mem_din 1 16 } } }
	Y_buf_4 { ap_memory {  { Y_buf_4_address0 mem_address 1 7 }  { Y_buf_4_ce0 mem_ce 1 1 }  { Y_buf_4_we0 mem_we 1 1 }  { Y_buf_4_d0 mem_din 1 16 } } }
	Y_buf_5 { ap_memory {  { Y_buf_5_address0 mem_address 1 7 }  { Y_buf_5_ce0 mem_ce 1 1 }  { Y_buf_5_we0 mem_we 1 1 }  { Y_buf_5_d0 mem_din 1 16 } } }
	Y_buf_6 { ap_memory {  { Y_buf_6_address0 mem_address 1 7 }  { Y_buf_6_ce0 mem_ce 1 1 }  { Y_buf_6_we0 mem_we 1 1 }  { Y_buf_6_d0 mem_din 1 16 } } }
	Y_buf_7 { ap_memory {  { Y_buf_7_address0 mem_address 1 7 }  { Y_buf_7_ce0 mem_ce 1 1 }  { Y_buf_7_we0 mem_we 1 1 }  { Y_buf_7_d0 mem_din 1 16 } } }
	Y_buf_8 { ap_memory {  { Y_buf_8_address0 mem_address 1 7 }  { Y_buf_8_ce0 mem_ce 1 1 }  { Y_buf_8_we0 mem_we 1 1 }  { Y_buf_8_d0 mem_din 1 16 } } }
	Y_buf_9 { ap_memory {  { Y_buf_9_address0 mem_address 1 7 }  { Y_buf_9_ce0 mem_ce 1 1 }  { Y_buf_9_we0 mem_we 1 1 }  { Y_buf_9_d0 mem_din 1 16 } } }
	Y_buf_10 { ap_memory {  { Y_buf_10_address0 mem_address 1 7 }  { Y_buf_10_ce0 mem_ce 1 1 }  { Y_buf_10_we0 mem_we 1 1 }  { Y_buf_10_d0 mem_din 1 16 } } }
	Y_buf_11 { ap_memory {  { Y_buf_11_address0 mem_address 1 7 }  { Y_buf_11_ce0 mem_ce 1 1 }  { Y_buf_11_we0 mem_we 1 1 }  { Y_buf_11_d0 mem_din 1 16 } } }
	Y_buf_12 { ap_memory {  { Y_buf_12_address0 mem_address 1 7 }  { Y_buf_12_ce0 mem_ce 1 1 }  { Y_buf_12_we0 mem_we 1 1 }  { Y_buf_12_d0 mem_din 1 16 } } }
	Y_buf_13 { ap_memory {  { Y_buf_13_address0 mem_address 1 7 }  { Y_buf_13_ce0 mem_ce 1 1 }  { Y_buf_13_we0 mem_we 1 1 }  { Y_buf_13_d0 mem_din 1 16 } } }
	Y_buf_14 { ap_memory {  { Y_buf_14_address0 mem_address 1 7 }  { Y_buf_14_ce0 mem_ce 1 1 }  { Y_buf_14_we0 mem_we 1 1 }  { Y_buf_14_d0 mem_din 1 16 } } }
	Y_buf_15 { ap_memory {  { Y_buf_15_address0 mem_address 1 7 }  { Y_buf_15_ce0 mem_ce 1 1 }  { Y_buf_15_we0 mem_we 1 1 }  { Y_buf_15_d0 mem_din 1 16 } } }
	Y_buf_16 { ap_memory {  { Y_buf_16_address0 mem_address 1 7 }  { Y_buf_16_ce0 mem_ce 1 1 }  { Y_buf_16_we0 mem_we 1 1 }  { Y_buf_16_d0 mem_din 1 16 } } }
	Y_buf_17 { ap_memory {  { Y_buf_17_address0 mem_address 1 7 }  { Y_buf_17_ce0 mem_ce 1 1 }  { Y_buf_17_we0 mem_we 1 1 }  { Y_buf_17_d0 mem_din 1 16 } } }
	Y_buf_18 { ap_memory {  { Y_buf_18_address0 mem_address 1 7 }  { Y_buf_18_ce0 mem_ce 1 1 }  { Y_buf_18_we0 mem_we 1 1 }  { Y_buf_18_d0 mem_din 1 16 } } }
	Y_buf_19 { ap_memory {  { Y_buf_19_address0 mem_address 1 7 }  { Y_buf_19_ce0 mem_ce 1 1 }  { Y_buf_19_we0 mem_we 1 1 }  { Y_buf_19_d0 mem_din 1 16 } } }
	Y_buf_20 { ap_memory {  { Y_buf_20_address0 mem_address 1 7 }  { Y_buf_20_ce0 mem_ce 1 1 }  { Y_buf_20_we0 mem_we 1 1 }  { Y_buf_20_d0 mem_din 1 16 } } }
	Y_buf_21 { ap_memory {  { Y_buf_21_address0 mem_address 1 7 }  { Y_buf_21_ce0 mem_ce 1 1 }  { Y_buf_21_we0 mem_we 1 1 }  { Y_buf_21_d0 mem_din 1 16 } } }
	Y_buf_22 { ap_memory {  { Y_buf_22_address0 mem_address 1 7 }  { Y_buf_22_ce0 mem_ce 1 1 }  { Y_buf_22_we0 mem_we 1 1 }  { Y_buf_22_d0 mem_din 1 16 } } }
	X_buf { ap_memory {  { X_buf_address0 mem_address 1 13 }  { X_buf_ce0 mem_ce 1 1 }  { X_buf_q0 in_data 0 16 }  { X_buf_address1 MemPortADDR2 1 13 }  { X_buf_ce1 MemPortCE2 1 1 }  { X_buf_q1 MemPortDOUT2 0 16 }  { X_buf_address2 MemPortADDR2 1 13 }  { X_buf_ce2 MemPortCE2 1 1 }  { X_buf_q2 MemPortDOUT2 0 16 }  { X_buf_address3 MemPortADDR2 1 13 }  { X_buf_ce3 MemPortCE2 1 1 }  { X_buf_q3 MemPortDOUT2 0 16 }  { X_buf_address4 MemPortADDR2 1 13 }  { X_buf_ce4 MemPortCE2 1 1 }  { X_buf_q4 in_data 0 16 }  { X_buf_address5 MemPortADDR2 1 13 }  { X_buf_ce5 MemPortCE2 1 1 }  { X_buf_q5 in_data 0 16 }  { X_buf_address6 MemPortADDR2 1 13 }  { X_buf_ce6 MemPortCE2 1 1 }  { X_buf_q6 in_data 0 16 }  { X_buf_address7 MemPortADDR2 1 13 }  { X_buf_ce7 MemPortCE2 1 1 }  { X_buf_q7 in_data 0 16 }  { X_buf_address8 MemPortADDR2 1 13 }  { X_buf_ce8 MemPortCE2 1 1 }  { X_buf_q8 in_data 0 16 }  { X_buf_address9 MemPortADDR2 1 13 }  { X_buf_ce9 MemPortCE2 1 1 }  { X_buf_q9 in_data 0 16 }  { X_buf_address10 MemPortADDR2 1 13 }  { X_buf_ce10 MemPortCE2 1 1 }  { X_buf_q10 in_data 0 16 }  { X_buf_address11 MemPortADDR2 1 13 }  { X_buf_ce11 MemPortCE2 1 1 }  { X_buf_q11 in_data 0 16 }  { X_buf_address12 MemPortADDR2 1 13 }  { X_buf_ce12 MemPortCE2 1 1 }  { X_buf_q12 in_data 0 16 }  { X_buf_address13 MemPortADDR2 1 13 }  { X_buf_ce13 MemPortCE2 1 1 }  { X_buf_q13 in_data 0 16 }  { X_buf_address14 MemPortADDR2 1 13 }  { X_buf_ce14 MemPortCE2 1 1 }  { X_buf_q14 in_data 0 16 }  { X_buf_address15 MemPortADDR2 1 13 }  { X_buf_ce15 MemPortCE2 1 1 }  { X_buf_q15 in_data 0 16 }  { X_buf_address16 MemPortADDR2 1 13 }  { X_buf_ce16 MemPortCE2 1 1 }  { X_buf_q16 in_data 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
set moduleName conv_7x7
set isTopModule 0
set isCombinational 0
set isDatapathOnly 0
set isPipelined 1
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set C_modelName {conv_7x7}
set C_modelType { void 0 }
set C_modelArgList {
	{ Y_buf_0_0_0_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_1_0_0_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_2_0_0_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_3_0_0_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_4_0_0_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_5_0_0_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ Y_buf_6_0_0_0 int 16 regular {array 320 { 0 3 } 0 1 }  }
	{ X_buf_0 int 16 regular {array 1092 { 1 1 } 1 1 }  }
	{ X_buf_1 int 16 regular {array 1092 { 1 1 } 1 1 }  }
	{ X_buf_2 int 16 regular {array 1092 { 1 1 } 1 1 }  }
	{ X_buf_3 int 16 regular {array 1092 { 1 1 } 1 1 }  }
	{ X_buf_4 int 16 regular {array 1092 { 1 1 } 1 1 }  }
	{ X_buf_5 int 16 regular {array 1092 { 1 1 } 1 1 }  }
	{ X_buf_6 int 16 regular {array 1092 { 1 1 } 1 1 }  }
	{ W_buf_0_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_0_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_1_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_2_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_3_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_4_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_5_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_0 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_1 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_2 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_3 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_4 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_5 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ W_buf_6_6 int 16 regular {array 12 { 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 } 1 1 }  }
	{ p_read int 16 regular  }
	{ p_read1 int 16 regular  }
	{ p_read2 int 16 regular  }
	{ p_read3 int 16 regular  }
}
set C_modelArgMapList {[ 
	{ "Name" : "Y_buf_0_0_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_1_0_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_2_0_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_3_0_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_4_0_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_5_0_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "Y_buf_6_0_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "WRITEONLY"} , 
 	{ "Name" : "X_buf_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "X_buf_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_0_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_1_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_2_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_3_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_4_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_5_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_0", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_1", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_2", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_3", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_4", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_5", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "W_buf_6_6", "interface" : "memory", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read1", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read2", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} , 
 	{ "Name" : "p_read3", "interface" : "wire", "bitwidth" : 16, "direction" : "READONLY"} ]}
# RTL Port declarations: 
set portNum 227
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ Y_buf_0_0_0_0_address0 sc_out sc_lv 9 signal 0 } 
	{ Y_buf_0_0_0_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_0_0_0_we0 sc_out sc_logic 1 signal 0 } 
	{ Y_buf_0_0_0_0_d0 sc_out sc_lv 16 signal 0 } 
	{ Y_buf_1_0_0_0_address0 sc_out sc_lv 9 signal 1 } 
	{ Y_buf_1_0_0_0_ce0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_0_0_0_we0 sc_out sc_logic 1 signal 1 } 
	{ Y_buf_1_0_0_0_d0 sc_out sc_lv 16 signal 1 } 
	{ Y_buf_2_0_0_0_address0 sc_out sc_lv 9 signal 2 } 
	{ Y_buf_2_0_0_0_ce0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_0_0_0_we0 sc_out sc_logic 1 signal 2 } 
	{ Y_buf_2_0_0_0_d0 sc_out sc_lv 16 signal 2 } 
	{ Y_buf_3_0_0_0_address0 sc_out sc_lv 9 signal 3 } 
	{ Y_buf_3_0_0_0_ce0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_0_0_0_we0 sc_out sc_logic 1 signal 3 } 
	{ Y_buf_3_0_0_0_d0 sc_out sc_lv 16 signal 3 } 
	{ Y_buf_4_0_0_0_address0 sc_out sc_lv 9 signal 4 } 
	{ Y_buf_4_0_0_0_ce0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_0_0_0_we0 sc_out sc_logic 1 signal 4 } 
	{ Y_buf_4_0_0_0_d0 sc_out sc_lv 16 signal 4 } 
	{ Y_buf_5_0_0_0_address0 sc_out sc_lv 9 signal 5 } 
	{ Y_buf_5_0_0_0_ce0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_0_0_0_we0 sc_out sc_logic 1 signal 5 } 
	{ Y_buf_5_0_0_0_d0 sc_out sc_lv 16 signal 5 } 
	{ Y_buf_6_0_0_0_address0 sc_out sc_lv 9 signal 6 } 
	{ Y_buf_6_0_0_0_ce0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_0_0_0_we0 sc_out sc_logic 1 signal 6 } 
	{ Y_buf_6_0_0_0_d0 sc_out sc_lv 16 signal 6 } 
	{ X_buf_0_address0 sc_out sc_lv 11 signal 7 } 
	{ X_buf_0_ce0 sc_out sc_logic 1 signal 7 } 
	{ X_buf_0_q0 sc_in sc_lv 16 signal 7 } 
	{ X_buf_0_address1 sc_out sc_lv 11 signal 7 } 
	{ X_buf_0_ce1 sc_out sc_logic 1 signal 7 } 
	{ X_buf_0_q1 sc_in sc_lv 16 signal 7 } 
	{ X_buf_1_address0 sc_out sc_lv 11 signal 8 } 
	{ X_buf_1_ce0 sc_out sc_logic 1 signal 8 } 
	{ X_buf_1_q0 sc_in sc_lv 16 signal 8 } 
	{ X_buf_1_address1 sc_out sc_lv 11 signal 8 } 
	{ X_buf_1_ce1 sc_out sc_logic 1 signal 8 } 
	{ X_buf_1_q1 sc_in sc_lv 16 signal 8 } 
	{ X_buf_2_address0 sc_out sc_lv 11 signal 9 } 
	{ X_buf_2_ce0 sc_out sc_logic 1 signal 9 } 
	{ X_buf_2_q0 sc_in sc_lv 16 signal 9 } 
	{ X_buf_2_address1 sc_out sc_lv 11 signal 9 } 
	{ X_buf_2_ce1 sc_out sc_logic 1 signal 9 } 
	{ X_buf_2_q1 sc_in sc_lv 16 signal 9 } 
	{ X_buf_3_address0 sc_out sc_lv 11 signal 10 } 
	{ X_buf_3_ce0 sc_out sc_logic 1 signal 10 } 
	{ X_buf_3_q0 sc_in sc_lv 16 signal 10 } 
	{ X_buf_3_address1 sc_out sc_lv 11 signal 10 } 
	{ X_buf_3_ce1 sc_out sc_logic 1 signal 10 } 
	{ X_buf_3_q1 sc_in sc_lv 16 signal 10 } 
	{ X_buf_4_address0 sc_out sc_lv 11 signal 11 } 
	{ X_buf_4_ce0 sc_out sc_logic 1 signal 11 } 
	{ X_buf_4_q0 sc_in sc_lv 16 signal 11 } 
	{ X_buf_4_address1 sc_out sc_lv 11 signal 11 } 
	{ X_buf_4_ce1 sc_out sc_logic 1 signal 11 } 
	{ X_buf_4_q1 sc_in sc_lv 16 signal 11 } 
	{ X_buf_5_address0 sc_out sc_lv 11 signal 12 } 
	{ X_buf_5_ce0 sc_out sc_logic 1 signal 12 } 
	{ X_buf_5_q0 sc_in sc_lv 16 signal 12 } 
	{ X_buf_5_address1 sc_out sc_lv 11 signal 12 } 
	{ X_buf_5_ce1 sc_out sc_logic 1 signal 12 } 
	{ X_buf_5_q1 sc_in sc_lv 16 signal 12 } 
	{ X_buf_6_address0 sc_out sc_lv 11 signal 13 } 
	{ X_buf_6_ce0 sc_out sc_logic 1 signal 13 } 
	{ X_buf_6_q0 sc_in sc_lv 16 signal 13 } 
	{ X_buf_6_address1 sc_out sc_lv 11 signal 13 } 
	{ X_buf_6_ce1 sc_out sc_logic 1 signal 13 } 
	{ X_buf_6_q1 sc_in sc_lv 16 signal 13 } 
	{ W_buf_0_0_address0 sc_out sc_lv 4 signal 14 } 
	{ W_buf_0_0_ce0 sc_out sc_logic 1 signal 14 } 
	{ W_buf_0_0_q0 sc_in sc_lv 16 signal 14 } 
	{ W_buf_0_1_address0 sc_out sc_lv 4 signal 15 } 
	{ W_buf_0_1_ce0 sc_out sc_logic 1 signal 15 } 
	{ W_buf_0_1_q0 sc_in sc_lv 16 signal 15 } 
	{ W_buf_0_2_address0 sc_out sc_lv 4 signal 16 } 
	{ W_buf_0_2_ce0 sc_out sc_logic 1 signal 16 } 
	{ W_buf_0_2_q0 sc_in sc_lv 16 signal 16 } 
	{ W_buf_0_3_address0 sc_out sc_lv 4 signal 17 } 
	{ W_buf_0_3_ce0 sc_out sc_logic 1 signal 17 } 
	{ W_buf_0_3_q0 sc_in sc_lv 16 signal 17 } 
	{ W_buf_0_4_address0 sc_out sc_lv 4 signal 18 } 
	{ W_buf_0_4_ce0 sc_out sc_logic 1 signal 18 } 
	{ W_buf_0_4_q0 sc_in sc_lv 16 signal 18 } 
	{ W_buf_0_5_address0 sc_out sc_lv 4 signal 19 } 
	{ W_buf_0_5_ce0 sc_out sc_logic 1 signal 19 } 
	{ W_buf_0_5_q0 sc_in sc_lv 16 signal 19 } 
	{ W_buf_0_6_address0 sc_out sc_lv 4 signal 20 } 
	{ W_buf_0_6_ce0 sc_out sc_logic 1 signal 20 } 
	{ W_buf_0_6_q0 sc_in sc_lv 16 signal 20 } 
	{ W_buf_1_0_address0 sc_out sc_lv 4 signal 21 } 
	{ W_buf_1_0_ce0 sc_out sc_logic 1 signal 21 } 
	{ W_buf_1_0_q0 sc_in sc_lv 16 signal 21 } 
	{ W_buf_1_1_address0 sc_out sc_lv 4 signal 22 } 
	{ W_buf_1_1_ce0 sc_out sc_logic 1 signal 22 } 
	{ W_buf_1_1_q0 sc_in sc_lv 16 signal 22 } 
	{ W_buf_1_2_address0 sc_out sc_lv 4 signal 23 } 
	{ W_buf_1_2_ce0 sc_out sc_logic 1 signal 23 } 
	{ W_buf_1_2_q0 sc_in sc_lv 16 signal 23 } 
	{ W_buf_1_3_address0 sc_out sc_lv 4 signal 24 } 
	{ W_buf_1_3_ce0 sc_out sc_logic 1 signal 24 } 
	{ W_buf_1_3_q0 sc_in sc_lv 16 signal 24 } 
	{ W_buf_1_4_address0 sc_out sc_lv 4 signal 25 } 
	{ W_buf_1_4_ce0 sc_out sc_logic 1 signal 25 } 
	{ W_buf_1_4_q0 sc_in sc_lv 16 signal 25 } 
	{ W_buf_1_5_address0 sc_out sc_lv 4 signal 26 } 
	{ W_buf_1_5_ce0 sc_out sc_logic 1 signal 26 } 
	{ W_buf_1_5_q0 sc_in sc_lv 16 signal 26 } 
	{ W_buf_1_6_address0 sc_out sc_lv 4 signal 27 } 
	{ W_buf_1_6_ce0 sc_out sc_logic 1 signal 27 } 
	{ W_buf_1_6_q0 sc_in sc_lv 16 signal 27 } 
	{ W_buf_2_0_address0 sc_out sc_lv 4 signal 28 } 
	{ W_buf_2_0_ce0 sc_out sc_logic 1 signal 28 } 
	{ W_buf_2_0_q0 sc_in sc_lv 16 signal 28 } 
	{ W_buf_2_1_address0 sc_out sc_lv 4 signal 29 } 
	{ W_buf_2_1_ce0 sc_out sc_logic 1 signal 29 } 
	{ W_buf_2_1_q0 sc_in sc_lv 16 signal 29 } 
	{ W_buf_2_2_address0 sc_out sc_lv 4 signal 30 } 
	{ W_buf_2_2_ce0 sc_out sc_logic 1 signal 30 } 
	{ W_buf_2_2_q0 sc_in sc_lv 16 signal 30 } 
	{ W_buf_2_3_address0 sc_out sc_lv 4 signal 31 } 
	{ W_buf_2_3_ce0 sc_out sc_logic 1 signal 31 } 
	{ W_buf_2_3_q0 sc_in sc_lv 16 signal 31 } 
	{ W_buf_2_4_address0 sc_out sc_lv 4 signal 32 } 
	{ W_buf_2_4_ce0 sc_out sc_logic 1 signal 32 } 
	{ W_buf_2_4_q0 sc_in sc_lv 16 signal 32 } 
	{ W_buf_2_5_address0 sc_out sc_lv 4 signal 33 } 
	{ W_buf_2_5_ce0 sc_out sc_logic 1 signal 33 } 
	{ W_buf_2_5_q0 sc_in sc_lv 16 signal 33 } 
	{ W_buf_2_6_address0 sc_out sc_lv 4 signal 34 } 
	{ W_buf_2_6_ce0 sc_out sc_logic 1 signal 34 } 
	{ W_buf_2_6_q0 sc_in sc_lv 16 signal 34 } 
	{ W_buf_3_0_address0 sc_out sc_lv 4 signal 35 } 
	{ W_buf_3_0_ce0 sc_out sc_logic 1 signal 35 } 
	{ W_buf_3_0_q0 sc_in sc_lv 16 signal 35 } 
	{ W_buf_3_1_address0 sc_out sc_lv 4 signal 36 } 
	{ W_buf_3_1_ce0 sc_out sc_logic 1 signal 36 } 
	{ W_buf_3_1_q0 sc_in sc_lv 16 signal 36 } 
	{ W_buf_3_2_address0 sc_out sc_lv 4 signal 37 } 
	{ W_buf_3_2_ce0 sc_out sc_logic 1 signal 37 } 
	{ W_buf_3_2_q0 sc_in sc_lv 16 signal 37 } 
	{ W_buf_3_3_address0 sc_out sc_lv 4 signal 38 } 
	{ W_buf_3_3_ce0 sc_out sc_logic 1 signal 38 } 
	{ W_buf_3_3_q0 sc_in sc_lv 16 signal 38 } 
	{ W_buf_3_4_address0 sc_out sc_lv 4 signal 39 } 
	{ W_buf_3_4_ce0 sc_out sc_logic 1 signal 39 } 
	{ W_buf_3_4_q0 sc_in sc_lv 16 signal 39 } 
	{ W_buf_3_5_address0 sc_out sc_lv 4 signal 40 } 
	{ W_buf_3_5_ce0 sc_out sc_logic 1 signal 40 } 
	{ W_buf_3_5_q0 sc_in sc_lv 16 signal 40 } 
	{ W_buf_3_6_address0 sc_out sc_lv 4 signal 41 } 
	{ W_buf_3_6_ce0 sc_out sc_logic 1 signal 41 } 
	{ W_buf_3_6_q0 sc_in sc_lv 16 signal 41 } 
	{ W_buf_4_0_address0 sc_out sc_lv 4 signal 42 } 
	{ W_buf_4_0_ce0 sc_out sc_logic 1 signal 42 } 
	{ W_buf_4_0_q0 sc_in sc_lv 16 signal 42 } 
	{ W_buf_4_1_address0 sc_out sc_lv 4 signal 43 } 
	{ W_buf_4_1_ce0 sc_out sc_logic 1 signal 43 } 
	{ W_buf_4_1_q0 sc_in sc_lv 16 signal 43 } 
	{ W_buf_4_2_address0 sc_out sc_lv 4 signal 44 } 
	{ W_buf_4_2_ce0 sc_out sc_logic 1 signal 44 } 
	{ W_buf_4_2_q0 sc_in sc_lv 16 signal 44 } 
	{ W_buf_4_3_address0 sc_out sc_lv 4 signal 45 } 
	{ W_buf_4_3_ce0 sc_out sc_logic 1 signal 45 } 
	{ W_buf_4_3_q0 sc_in sc_lv 16 signal 45 } 
	{ W_buf_4_4_address0 sc_out sc_lv 4 signal 46 } 
	{ W_buf_4_4_ce0 sc_out sc_logic 1 signal 46 } 
	{ W_buf_4_4_q0 sc_in sc_lv 16 signal 46 } 
	{ W_buf_4_5_address0 sc_out sc_lv 4 signal 47 } 
	{ W_buf_4_5_ce0 sc_out sc_logic 1 signal 47 } 
	{ W_buf_4_5_q0 sc_in sc_lv 16 signal 47 } 
	{ W_buf_4_6_address0 sc_out sc_lv 4 signal 48 } 
	{ W_buf_4_6_ce0 sc_out sc_logic 1 signal 48 } 
	{ W_buf_4_6_q0 sc_in sc_lv 16 signal 48 } 
	{ W_buf_5_0_address0 sc_out sc_lv 4 signal 49 } 
	{ W_buf_5_0_ce0 sc_out sc_logic 1 signal 49 } 
	{ W_buf_5_0_q0 sc_in sc_lv 16 signal 49 } 
	{ W_buf_5_1_address0 sc_out sc_lv 4 signal 50 } 
	{ W_buf_5_1_ce0 sc_out sc_logic 1 signal 50 } 
	{ W_buf_5_1_q0 sc_in sc_lv 16 signal 50 } 
	{ W_buf_5_2_address0 sc_out sc_lv 4 signal 51 } 
	{ W_buf_5_2_ce0 sc_out sc_logic 1 signal 51 } 
	{ W_buf_5_2_q0 sc_in sc_lv 16 signal 51 } 
	{ W_buf_5_3_address0 sc_out sc_lv 4 signal 52 } 
	{ W_buf_5_3_ce0 sc_out sc_logic 1 signal 52 } 
	{ W_buf_5_3_q0 sc_in sc_lv 16 signal 52 } 
	{ W_buf_5_4_address0 sc_out sc_lv 4 signal 53 } 
	{ W_buf_5_4_ce0 sc_out sc_logic 1 signal 53 } 
	{ W_buf_5_4_q0 sc_in sc_lv 16 signal 53 } 
	{ W_buf_5_5_address0 sc_out sc_lv 4 signal 54 } 
	{ W_buf_5_5_ce0 sc_out sc_logic 1 signal 54 } 
	{ W_buf_5_5_q0 sc_in sc_lv 16 signal 54 } 
	{ W_buf_5_6_address0 sc_out sc_lv 4 signal 55 } 
	{ W_buf_5_6_ce0 sc_out sc_logic 1 signal 55 } 
	{ W_buf_5_6_q0 sc_in sc_lv 16 signal 55 } 
	{ W_buf_6_0_address0 sc_out sc_lv 4 signal 56 } 
	{ W_buf_6_0_ce0 sc_out sc_logic 1 signal 56 } 
	{ W_buf_6_0_q0 sc_in sc_lv 16 signal 56 } 
	{ W_buf_6_1_address0 sc_out sc_lv 4 signal 57 } 
	{ W_buf_6_1_ce0 sc_out sc_logic 1 signal 57 } 
	{ W_buf_6_1_q0 sc_in sc_lv 16 signal 57 } 
	{ W_buf_6_2_address0 sc_out sc_lv 4 signal 58 } 
	{ W_buf_6_2_ce0 sc_out sc_logic 1 signal 58 } 
	{ W_buf_6_2_q0 sc_in sc_lv 16 signal 58 } 
	{ W_buf_6_3_address0 sc_out sc_lv 4 signal 59 } 
	{ W_buf_6_3_ce0 sc_out sc_logic 1 signal 59 } 
	{ W_buf_6_3_q0 sc_in sc_lv 16 signal 59 } 
	{ W_buf_6_4_address0 sc_out sc_lv 4 signal 60 } 
	{ W_buf_6_4_ce0 sc_out sc_logic 1 signal 60 } 
	{ W_buf_6_4_q0 sc_in sc_lv 16 signal 60 } 
	{ W_buf_6_5_address0 sc_out sc_lv 4 signal 61 } 
	{ W_buf_6_5_ce0 sc_out sc_logic 1 signal 61 } 
	{ W_buf_6_5_q0 sc_in sc_lv 16 signal 61 } 
	{ W_buf_6_6_address0 sc_out sc_lv 4 signal 62 } 
	{ W_buf_6_6_ce0 sc_out sc_logic 1 signal 62 } 
	{ W_buf_6_6_q0 sc_in sc_lv 16 signal 62 } 
	{ p_read sc_in sc_lv 16 signal 63 } 
	{ p_read1 sc_in sc_lv 16 signal 64 } 
	{ p_read2 sc_in sc_lv 16 signal 65 } 
	{ p_read3 sc_in sc_lv 16 signal 66 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "Y_buf_0_0_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_0_0_0_0", "role": "address0" }} , 
 	{ "name": "Y_buf_0_0_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_0_0_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_0_0_0_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_0_0_0_0", "role": "we0" }} , 
 	{ "name": "Y_buf_0_0_0_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_0_0_0_0", "role": "d0" }} , 
 	{ "name": "Y_buf_1_0_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_1_0_0_0", "role": "address0" }} , 
 	{ "name": "Y_buf_1_0_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_0_0_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_1_0_0_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_1_0_0_0", "role": "we0" }} , 
 	{ "name": "Y_buf_1_0_0_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_1_0_0_0", "role": "d0" }} , 
 	{ "name": "Y_buf_2_0_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_2_0_0_0", "role": "address0" }} , 
 	{ "name": "Y_buf_2_0_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_0_0_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_2_0_0_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_2_0_0_0", "role": "we0" }} , 
 	{ "name": "Y_buf_2_0_0_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_2_0_0_0", "role": "d0" }} , 
 	{ "name": "Y_buf_3_0_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_3_0_0_0", "role": "address0" }} , 
 	{ "name": "Y_buf_3_0_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_0_0_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_3_0_0_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_3_0_0_0", "role": "we0" }} , 
 	{ "name": "Y_buf_3_0_0_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_3_0_0_0", "role": "d0" }} , 
 	{ "name": "Y_buf_4_0_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_4_0_0_0", "role": "address0" }} , 
 	{ "name": "Y_buf_4_0_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4_0_0_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_4_0_0_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_4_0_0_0", "role": "we0" }} , 
 	{ "name": "Y_buf_4_0_0_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_4_0_0_0", "role": "d0" }} , 
 	{ "name": "Y_buf_5_0_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_5_0_0_0", "role": "address0" }} , 
 	{ "name": "Y_buf_5_0_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5_0_0_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_5_0_0_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_5_0_0_0", "role": "we0" }} , 
 	{ "name": "Y_buf_5_0_0_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_5_0_0_0", "role": "d0" }} , 
 	{ "name": "Y_buf_6_0_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "Y_buf_6_0_0_0", "role": "address0" }} , 
 	{ "name": "Y_buf_6_0_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6_0_0_0", "role": "ce0" }} , 
 	{ "name": "Y_buf_6_0_0_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "Y_buf_6_0_0_0", "role": "we0" }} , 
 	{ "name": "Y_buf_6_0_0_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "Y_buf_6_0_0_0", "role": "d0" }} , 
 	{ "name": "X_buf_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_0", "role": "address0" }} , 
 	{ "name": "X_buf_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0", "role": "ce0" }} , 
 	{ "name": "X_buf_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0", "role": "q0" }} , 
 	{ "name": "X_buf_0_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_0", "role": "address1" }} , 
 	{ "name": "X_buf_0_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_0", "role": "ce1" }} , 
 	{ "name": "X_buf_0_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_0", "role": "q1" }} , 
 	{ "name": "X_buf_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_1", "role": "address0" }} , 
 	{ "name": "X_buf_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1", "role": "ce0" }} , 
 	{ "name": "X_buf_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1", "role": "q0" }} , 
 	{ "name": "X_buf_1_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_1", "role": "address1" }} , 
 	{ "name": "X_buf_1_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_1", "role": "ce1" }} , 
 	{ "name": "X_buf_1_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_1", "role": "q1" }} , 
 	{ "name": "X_buf_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_2", "role": "address0" }} , 
 	{ "name": "X_buf_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2", "role": "ce0" }} , 
 	{ "name": "X_buf_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2", "role": "q0" }} , 
 	{ "name": "X_buf_2_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_2", "role": "address1" }} , 
 	{ "name": "X_buf_2_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_2", "role": "ce1" }} , 
 	{ "name": "X_buf_2_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_2", "role": "q1" }} , 
 	{ "name": "X_buf_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_3", "role": "address0" }} , 
 	{ "name": "X_buf_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3", "role": "ce0" }} , 
 	{ "name": "X_buf_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3", "role": "q0" }} , 
 	{ "name": "X_buf_3_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_3", "role": "address1" }} , 
 	{ "name": "X_buf_3_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_3", "role": "ce1" }} , 
 	{ "name": "X_buf_3_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_3", "role": "q1" }} , 
 	{ "name": "X_buf_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_4", "role": "address0" }} , 
 	{ "name": "X_buf_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4", "role": "ce0" }} , 
 	{ "name": "X_buf_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4", "role": "q0" }} , 
 	{ "name": "X_buf_4_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_4", "role": "address1" }} , 
 	{ "name": "X_buf_4_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_4", "role": "ce1" }} , 
 	{ "name": "X_buf_4_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_4", "role": "q1" }} , 
 	{ "name": "X_buf_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_5", "role": "address0" }} , 
 	{ "name": "X_buf_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5", "role": "ce0" }} , 
 	{ "name": "X_buf_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5", "role": "q0" }} , 
 	{ "name": "X_buf_5_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_5", "role": "address1" }} , 
 	{ "name": "X_buf_5_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_5", "role": "ce1" }} , 
 	{ "name": "X_buf_5_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_5", "role": "q1" }} , 
 	{ "name": "X_buf_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_6", "role": "address0" }} , 
 	{ "name": "X_buf_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6", "role": "ce0" }} , 
 	{ "name": "X_buf_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6", "role": "q0" }} , 
 	{ "name": "X_buf_6_address1", "direction": "out", "datatype": "sc_lv", "bitwidth":11, "type": "signal", "bundle":{"name": "X_buf_6", "role": "address1" }} , 
 	{ "name": "X_buf_6_ce1", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "X_buf_6", "role": "ce1" }} , 
 	{ "name": "X_buf_6_q1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "X_buf_6", "role": "q1" }} , 
 	{ "name": "W_buf_0_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "address0" }} , 
 	{ "name": "W_buf_0_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "ce0" }} , 
 	{ "name": "W_buf_0_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_0", "role": "q0" }} , 
 	{ "name": "W_buf_0_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "address0" }} , 
 	{ "name": "W_buf_0_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "ce0" }} , 
 	{ "name": "W_buf_0_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_1", "role": "q0" }} , 
 	{ "name": "W_buf_0_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "address0" }} , 
 	{ "name": "W_buf_0_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "ce0" }} , 
 	{ "name": "W_buf_0_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_2", "role": "q0" }} , 
 	{ "name": "W_buf_0_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "address0" }} , 
 	{ "name": "W_buf_0_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "ce0" }} , 
 	{ "name": "W_buf_0_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_3", "role": "q0" }} , 
 	{ "name": "W_buf_0_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "address0" }} , 
 	{ "name": "W_buf_0_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "ce0" }} , 
 	{ "name": "W_buf_0_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_4", "role": "q0" }} , 
 	{ "name": "W_buf_0_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "address0" }} , 
 	{ "name": "W_buf_0_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "ce0" }} , 
 	{ "name": "W_buf_0_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_5", "role": "q0" }} , 
 	{ "name": "W_buf_0_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "address0" }} , 
 	{ "name": "W_buf_0_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "ce0" }} , 
 	{ "name": "W_buf_0_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_0_6", "role": "q0" }} , 
 	{ "name": "W_buf_1_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "address0" }} , 
 	{ "name": "W_buf_1_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "ce0" }} , 
 	{ "name": "W_buf_1_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_0", "role": "q0" }} , 
 	{ "name": "W_buf_1_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "address0" }} , 
 	{ "name": "W_buf_1_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "ce0" }} , 
 	{ "name": "W_buf_1_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_1", "role": "q0" }} , 
 	{ "name": "W_buf_1_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "address0" }} , 
 	{ "name": "W_buf_1_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "ce0" }} , 
 	{ "name": "W_buf_1_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_2", "role": "q0" }} , 
 	{ "name": "W_buf_1_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "address0" }} , 
 	{ "name": "W_buf_1_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "ce0" }} , 
 	{ "name": "W_buf_1_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_3", "role": "q0" }} , 
 	{ "name": "W_buf_1_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "address0" }} , 
 	{ "name": "W_buf_1_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "ce0" }} , 
 	{ "name": "W_buf_1_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_4", "role": "q0" }} , 
 	{ "name": "W_buf_1_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "address0" }} , 
 	{ "name": "W_buf_1_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "ce0" }} , 
 	{ "name": "W_buf_1_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_5", "role": "q0" }} , 
 	{ "name": "W_buf_1_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "address0" }} , 
 	{ "name": "W_buf_1_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "ce0" }} , 
 	{ "name": "W_buf_1_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_1_6", "role": "q0" }} , 
 	{ "name": "W_buf_2_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "address0" }} , 
 	{ "name": "W_buf_2_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "ce0" }} , 
 	{ "name": "W_buf_2_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_0", "role": "q0" }} , 
 	{ "name": "W_buf_2_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "address0" }} , 
 	{ "name": "W_buf_2_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "ce0" }} , 
 	{ "name": "W_buf_2_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_1", "role": "q0" }} , 
 	{ "name": "W_buf_2_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "address0" }} , 
 	{ "name": "W_buf_2_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "ce0" }} , 
 	{ "name": "W_buf_2_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_2", "role": "q0" }} , 
 	{ "name": "W_buf_2_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "address0" }} , 
 	{ "name": "W_buf_2_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "ce0" }} , 
 	{ "name": "W_buf_2_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_3", "role": "q0" }} , 
 	{ "name": "W_buf_2_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "address0" }} , 
 	{ "name": "W_buf_2_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "ce0" }} , 
 	{ "name": "W_buf_2_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_4", "role": "q0" }} , 
 	{ "name": "W_buf_2_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "address0" }} , 
 	{ "name": "W_buf_2_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "ce0" }} , 
 	{ "name": "W_buf_2_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_5", "role": "q0" }} , 
 	{ "name": "W_buf_2_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "address0" }} , 
 	{ "name": "W_buf_2_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "ce0" }} , 
 	{ "name": "W_buf_2_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_2_6", "role": "q0" }} , 
 	{ "name": "W_buf_3_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "address0" }} , 
 	{ "name": "W_buf_3_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "ce0" }} , 
 	{ "name": "W_buf_3_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_0", "role": "q0" }} , 
 	{ "name": "W_buf_3_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "address0" }} , 
 	{ "name": "W_buf_3_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "ce0" }} , 
 	{ "name": "W_buf_3_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_1", "role": "q0" }} , 
 	{ "name": "W_buf_3_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "address0" }} , 
 	{ "name": "W_buf_3_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "ce0" }} , 
 	{ "name": "W_buf_3_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_2", "role": "q0" }} , 
 	{ "name": "W_buf_3_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "address0" }} , 
 	{ "name": "W_buf_3_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "ce0" }} , 
 	{ "name": "W_buf_3_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_3", "role": "q0" }} , 
 	{ "name": "W_buf_3_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "address0" }} , 
 	{ "name": "W_buf_3_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "ce0" }} , 
 	{ "name": "W_buf_3_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_4", "role": "q0" }} , 
 	{ "name": "W_buf_3_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "address0" }} , 
 	{ "name": "W_buf_3_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "ce0" }} , 
 	{ "name": "W_buf_3_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_5", "role": "q0" }} , 
 	{ "name": "W_buf_3_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "address0" }} , 
 	{ "name": "W_buf_3_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "ce0" }} , 
 	{ "name": "W_buf_3_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_3_6", "role": "q0" }} , 
 	{ "name": "W_buf_4_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "address0" }} , 
 	{ "name": "W_buf_4_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "ce0" }} , 
 	{ "name": "W_buf_4_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_0", "role": "q0" }} , 
 	{ "name": "W_buf_4_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "address0" }} , 
 	{ "name": "W_buf_4_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "ce0" }} , 
 	{ "name": "W_buf_4_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_1", "role": "q0" }} , 
 	{ "name": "W_buf_4_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "address0" }} , 
 	{ "name": "W_buf_4_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "ce0" }} , 
 	{ "name": "W_buf_4_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_2", "role": "q0" }} , 
 	{ "name": "W_buf_4_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "address0" }} , 
 	{ "name": "W_buf_4_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "ce0" }} , 
 	{ "name": "W_buf_4_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_3", "role": "q0" }} , 
 	{ "name": "W_buf_4_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "address0" }} , 
 	{ "name": "W_buf_4_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "ce0" }} , 
 	{ "name": "W_buf_4_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_4", "role": "q0" }} , 
 	{ "name": "W_buf_4_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "address0" }} , 
 	{ "name": "W_buf_4_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "ce0" }} , 
 	{ "name": "W_buf_4_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_5", "role": "q0" }} , 
 	{ "name": "W_buf_4_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "address0" }} , 
 	{ "name": "W_buf_4_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "ce0" }} , 
 	{ "name": "W_buf_4_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_4_6", "role": "q0" }} , 
 	{ "name": "W_buf_5_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "address0" }} , 
 	{ "name": "W_buf_5_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "ce0" }} , 
 	{ "name": "W_buf_5_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_0", "role": "q0" }} , 
 	{ "name": "W_buf_5_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "address0" }} , 
 	{ "name": "W_buf_5_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "ce0" }} , 
 	{ "name": "W_buf_5_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_1", "role": "q0" }} , 
 	{ "name": "W_buf_5_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "address0" }} , 
 	{ "name": "W_buf_5_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "ce0" }} , 
 	{ "name": "W_buf_5_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_2", "role": "q0" }} , 
 	{ "name": "W_buf_5_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "address0" }} , 
 	{ "name": "W_buf_5_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "ce0" }} , 
 	{ "name": "W_buf_5_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_3", "role": "q0" }} , 
 	{ "name": "W_buf_5_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "address0" }} , 
 	{ "name": "W_buf_5_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "ce0" }} , 
 	{ "name": "W_buf_5_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_4", "role": "q0" }} , 
 	{ "name": "W_buf_5_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "address0" }} , 
 	{ "name": "W_buf_5_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "ce0" }} , 
 	{ "name": "W_buf_5_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_5", "role": "q0" }} , 
 	{ "name": "W_buf_5_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "address0" }} , 
 	{ "name": "W_buf_5_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "ce0" }} , 
 	{ "name": "W_buf_5_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_5_6", "role": "q0" }} , 
 	{ "name": "W_buf_6_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "address0" }} , 
 	{ "name": "W_buf_6_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "ce0" }} , 
 	{ "name": "W_buf_6_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_0", "role": "q0" }} , 
 	{ "name": "W_buf_6_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "address0" }} , 
 	{ "name": "W_buf_6_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "ce0" }} , 
 	{ "name": "W_buf_6_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_1", "role": "q0" }} , 
 	{ "name": "W_buf_6_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "address0" }} , 
 	{ "name": "W_buf_6_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "ce0" }} , 
 	{ "name": "W_buf_6_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_2", "role": "q0" }} , 
 	{ "name": "W_buf_6_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "address0" }} , 
 	{ "name": "W_buf_6_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "ce0" }} , 
 	{ "name": "W_buf_6_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_3", "role": "q0" }} , 
 	{ "name": "W_buf_6_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "address0" }} , 
 	{ "name": "W_buf_6_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "ce0" }} , 
 	{ "name": "W_buf_6_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_4", "role": "q0" }} , 
 	{ "name": "W_buf_6_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "address0" }} , 
 	{ "name": "W_buf_6_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "ce0" }} , 
 	{ "name": "W_buf_6_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_5", "role": "q0" }} , 
 	{ "name": "W_buf_6_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":4, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "address0" }} , 
 	{ "name": "W_buf_6_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "ce0" }} , 
 	{ "name": "W_buf_6_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "W_buf_6_6", "role": "q0" }} , 
 	{ "name": "p_read", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read", "role": "default" }} , 
 	{ "name": "p_read1", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read1", "role": "default" }} , 
 	{ "name": "p_read2", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read2", "role": "default" }} , 
 	{ "name": "p_read3", "direction": "in", "datatype": "sc_lv", "bitwidth":16, "type": "signal", "bundle":{"name": "p_read3", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "", "Child" : ["1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16", "17", "18", "19", "20", "21", "22", "23", "24", "25", "26", "27", "28", "29", "30", "31", "32", "33", "34", "35", "36", "37", "38", "39", "40", "41", "42", "43", "44", "45", "46", "47", "48", "49", "50", "51", "52", "53", "54", "55", "56", "57", "58", "59", "60", "61", "62", "63", "64", "65", "66", "67", "68", "69", "70", "71", "72", "73", "74", "75", "76", "77", "78", "79", "80", "81", "82", "83", "84", "85", "86", "87", "88", "89", "90", "91", "92", "93", "94", "95", "96", "97", "98", "99", "100", "101", "102", "103", "104", "105", "106", "107", "108", "109", "110", "111", "112", "113", "114", "115", "116", "117", "118", "119", "120", "121", "122", "123", "124", "125", "126", "127", "128", "129", "130", "131", "132", "133", "134", "135", "136", "137", "138", "139", "140", "141", "142", "143", "144", "145", "146", "147", "148", "149", "150", "151", "152", "153", "154", "155", "156", "157", "158", "159", "160", "161", "162", "163", "164", "165", "166", "167", "168", "169", "170", "171", "172", "173", "174", "175", "176", "177", "178", "179", "180", "181"],
		"CDFG" : "conv_7x7",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "0", "ap_idle" : "1", "real_start" : "0",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "0",
		"VariableLatency" : "1", "ExactLatency" : "-1", "EstimateLatencyMin" : "20261", "EstimateLatencyMax" : "20261",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "0",
		"HasNonBlockingOperation" : "0",
		"IsBlackBox" : "0",
		"Port" : [
			{"Name" : "Y_buf_0_0_0_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_1_0_0_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_2_0_0_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_3_0_0_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_4_0_0_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_5_0_0_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "Y_buf_6_0_0_0", "Type" : "Memory", "Direction" : "O"},
			{"Name" : "X_buf_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "X_buf_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_0_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_1_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_2_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_3_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_4_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_5_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_0", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_1", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_2", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_3", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_4", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_5", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "W_buf_6_6", "Type" : "Memory", "Direction" : "I"},
			{"Name" : "p_read", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read1", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read2", "Type" : "None", "Direction" : "I"},
			{"Name" : "p_read3", "Type" : "None", "Direction" : "I"}],
		"Loop" : [
			{"Name" : "HEIGHT_WIDTH_KERNEL", "PipelineType" : "UPC",
				"LoopDec" : {"FSMBitwidth" : "11", "FirstState" : "ap_ST_fsm_pp0_stage0", "FirstStateIter" : "ap_enable_reg_pp0_iter0", "FirstStateBlock" : "ap_block_pp0_stage0_subdone", "LastState" : "ap_ST_fsm_pp0_stage1", "LastStateIter" : "ap_enable_reg_pp0_iter2", "LastStateBlock" : "ap_block_pp0_stage1_subdone", "QuitState" : "ap_ST_fsm_pp0_stage8", "QuitStateIter" : "ap_enable_reg_pp0_iter1", "QuitStateBlock" : "ap_block_pp0_stage8_subdone", "OneDepthLoop" : "0", "has_ap_ctrl" : "1", "has_continue" : "0"}}]},
	{"ID" : "1", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U82", "Parent" : "0"},
	{"ID" : "2", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U83", "Parent" : "0"},
	{"ID" : "3", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U84", "Parent" : "0"},
	{"ID" : "4", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U85", "Parent" : "0"},
	{"ID" : "5", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U86", "Parent" : "0"},
	{"ID" : "6", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U87", "Parent" : "0"},
	{"ID" : "7", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U88", "Parent" : "0"},
	{"ID" : "8", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U89", "Parent" : "0"},
	{"ID" : "9", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U90", "Parent" : "0"},
	{"ID" : "10", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U91", "Parent" : "0"},
	{"ID" : "11", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U92", "Parent" : "0"},
	{"ID" : "12", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U93", "Parent" : "0"},
	{"ID" : "13", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U94", "Parent" : "0"},
	{"ID" : "14", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_73_16_1_1_U95", "Parent" : "0"},
	{"ID" : "15", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.urem_6ns_4ns_3_10_1_U96", "Parent" : "0"},
	{"ID" : "16", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U97", "Parent" : "0"},
	{"ID" : "17", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U98", "Parent" : "0"},
	{"ID" : "18", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U99", "Parent" : "0"},
	{"ID" : "19", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U100", "Parent" : "0"},
	{"ID" : "20", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U101", "Parent" : "0"},
	{"ID" : "21", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mux_43_16_1_1_U102", "Parent" : "0"},
	{"ID" : "22", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U103", "Parent" : "0"},
	{"ID" : "23", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U104", "Parent" : "0"},
	{"ID" : "24", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.urem_6ns_4ns_3_10_1_U105", "Parent" : "0"},
	{"ID" : "25", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U106", "Parent" : "0"},
	{"ID" : "26", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U107", "Parent" : "0"},
	{"ID" : "27", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U108", "Parent" : "0"},
	{"ID" : "28", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_5ns_7ns_11_1_1_U109", "Parent" : "0"},
	{"ID" : "29", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.urem_5ns_4ns_3_9_1_U110", "Parent" : "0"},
	{"ID" : "30", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U111", "Parent" : "0"},
	{"ID" : "31", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U112", "Parent" : "0"},
	{"ID" : "32", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U113", "Parent" : "0"},
	{"ID" : "33", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mul_6ns_8ns_13_1_1_U114", "Parent" : "0"},
	{"ID" : "34", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U115", "Parent" : "0"},
	{"ID" : "35", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U116", "Parent" : "0"},
	{"ID" : "36", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U117", "Parent" : "0"},
	{"ID" : "37", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U118", "Parent" : "0"},
	{"ID" : "38", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U119", "Parent" : "0"},
	{"ID" : "39", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U120", "Parent" : "0"},
	{"ID" : "40", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U121", "Parent" : "0"},
	{"ID" : "41", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U122", "Parent" : "0"},
	{"ID" : "42", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U123", "Parent" : "0"},
	{"ID" : "43", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U124", "Parent" : "0"},
	{"ID" : "44", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U125", "Parent" : "0"},
	{"ID" : "45", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U126", "Parent" : "0"},
	{"ID" : "46", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U127", "Parent" : "0"},
	{"ID" : "47", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U128", "Parent" : "0"},
	{"ID" : "48", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U129", "Parent" : "0"},
	{"ID" : "49", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U130", "Parent" : "0"},
	{"ID" : "50", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U131", "Parent" : "0"},
	{"ID" : "51", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U132", "Parent" : "0"},
	{"ID" : "52", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U133", "Parent" : "0"},
	{"ID" : "53", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U134", "Parent" : "0"},
	{"ID" : "54", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U135", "Parent" : "0"},
	{"ID" : "55", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U136", "Parent" : "0"},
	{"ID" : "56", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U137", "Parent" : "0"},
	{"ID" : "57", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U138", "Parent" : "0"},
	{"ID" : "58", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U139", "Parent" : "0"},
	{"ID" : "59", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U140", "Parent" : "0"},
	{"ID" : "60", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U141", "Parent" : "0"},
	{"ID" : "61", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U142", "Parent" : "0"},
	{"ID" : "62", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U143", "Parent" : "0"},
	{"ID" : "63", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U144", "Parent" : "0"},
	{"ID" : "64", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U145", "Parent" : "0"},
	{"ID" : "65", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U146", "Parent" : "0"},
	{"ID" : "66", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U147", "Parent" : "0"},
	{"ID" : "67", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U148", "Parent" : "0"},
	{"ID" : "68", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U149", "Parent" : "0"},
	{"ID" : "69", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U150", "Parent" : "0"},
	{"ID" : "70", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U151", "Parent" : "0"},
	{"ID" : "71", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U152", "Parent" : "0"},
	{"ID" : "72", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U153", "Parent" : "0"},
	{"ID" : "73", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U154", "Parent" : "0"},
	{"ID" : "74", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U155", "Parent" : "0"},
	{"ID" : "75", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U156", "Parent" : "0"},
	{"ID" : "76", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U157", "Parent" : "0"},
	{"ID" : "77", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U158", "Parent" : "0"},
	{"ID" : "78", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U159", "Parent" : "0"},
	{"ID" : "79", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U160", "Parent" : "0"},
	{"ID" : "80", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U161", "Parent" : "0"},
	{"ID" : "81", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U162", "Parent" : "0"},
	{"ID" : "82", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U163", "Parent" : "0"},
	{"ID" : "83", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U164", "Parent" : "0"},
	{"ID" : "84", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U165", "Parent" : "0"},
	{"ID" : "85", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U166", "Parent" : "0"},
	{"ID" : "86", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U167", "Parent" : "0"},
	{"ID" : "87", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U168", "Parent" : "0"},
	{"ID" : "88", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U169", "Parent" : "0"},
	{"ID" : "89", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U170", "Parent" : "0"},
	{"ID" : "90", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U171", "Parent" : "0"},
	{"ID" : "91", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U172", "Parent" : "0"},
	{"ID" : "92", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U173", "Parent" : "0"},
	{"ID" : "93", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U174", "Parent" : "0"},
	{"ID" : "94", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U175", "Parent" : "0"},
	{"ID" : "95", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U176", "Parent" : "0"},
	{"ID" : "96", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U177", "Parent" : "0"},
	{"ID" : "97", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U178", "Parent" : "0"},
	{"ID" : "98", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U179", "Parent" : "0"},
	{"ID" : "99", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U180", "Parent" : "0"},
	{"ID" : "100", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U181", "Parent" : "0"},
	{"ID" : "101", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U182", "Parent" : "0"},
	{"ID" : "102", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U183", "Parent" : "0"},
	{"ID" : "103", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U184", "Parent" : "0"},
	{"ID" : "104", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U185", "Parent" : "0"},
	{"ID" : "105", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U186", "Parent" : "0"},
	{"ID" : "106", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U187", "Parent" : "0"},
	{"ID" : "107", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U188", "Parent" : "0"},
	{"ID" : "108", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U189", "Parent" : "0"},
	{"ID" : "109", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U190", "Parent" : "0"},
	{"ID" : "110", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U191", "Parent" : "0"},
	{"ID" : "111", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U192", "Parent" : "0"},
	{"ID" : "112", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U193", "Parent" : "0"},
	{"ID" : "113", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U194", "Parent" : "0"},
	{"ID" : "114", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U195", "Parent" : "0"},
	{"ID" : "115", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U196", "Parent" : "0"},
	{"ID" : "116", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U197", "Parent" : "0"},
	{"ID" : "117", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U198", "Parent" : "0"},
	{"ID" : "118", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U199", "Parent" : "0"},
	{"ID" : "119", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U200", "Parent" : "0"},
	{"ID" : "120", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U201", "Parent" : "0"},
	{"ID" : "121", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U202", "Parent" : "0"},
	{"ID" : "122", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U203", "Parent" : "0"},
	{"ID" : "123", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U204", "Parent" : "0"},
	{"ID" : "124", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U205", "Parent" : "0"},
	{"ID" : "125", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U206", "Parent" : "0"},
	{"ID" : "126", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U207", "Parent" : "0"},
	{"ID" : "127", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U208", "Parent" : "0"},
	{"ID" : "128", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U209", "Parent" : "0"},
	{"ID" : "129", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U210", "Parent" : "0"},
	{"ID" : "130", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U211", "Parent" : "0"},
	{"ID" : "131", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U212", "Parent" : "0"},
	{"ID" : "132", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U213", "Parent" : "0"},
	{"ID" : "133", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U214", "Parent" : "0"},
	{"ID" : "134", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U215", "Parent" : "0"},
	{"ID" : "135", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U216", "Parent" : "0"},
	{"ID" : "136", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U217", "Parent" : "0"},
	{"ID" : "137", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U218", "Parent" : "0"},
	{"ID" : "138", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U219", "Parent" : "0"},
	{"ID" : "139", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U220", "Parent" : "0"},
	{"ID" : "140", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U221", "Parent" : "0"},
	{"ID" : "141", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U222", "Parent" : "0"},
	{"ID" : "142", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U223", "Parent" : "0"},
	{"ID" : "143", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U224", "Parent" : "0"},
	{"ID" : "144", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U225", "Parent" : "0"},
	{"ID" : "145", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U226", "Parent" : "0"},
	{"ID" : "146", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U227", "Parent" : "0"},
	{"ID" : "147", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U228", "Parent" : "0"},
	{"ID" : "148", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U229", "Parent" : "0"},
	{"ID" : "149", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U230", "Parent" : "0"},
	{"ID" : "150", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U231", "Parent" : "0"},
	{"ID" : "151", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U232", "Parent" : "0"},
	{"ID" : "152", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U233", "Parent" : "0"},
	{"ID" : "153", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U234", "Parent" : "0"},
	{"ID" : "154", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U235", "Parent" : "0"},
	{"ID" : "155", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U236", "Parent" : "0"},
	{"ID" : "156", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U237", "Parent" : "0"},
	{"ID" : "157", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U238", "Parent" : "0"},
	{"ID" : "158", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U239", "Parent" : "0"},
	{"ID" : "159", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U240", "Parent" : "0"},
	{"ID" : "160", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U241", "Parent" : "0"},
	{"ID" : "161", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U242", "Parent" : "0"},
	{"ID" : "162", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U243", "Parent" : "0"},
	{"ID" : "163", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U244", "Parent" : "0"},
	{"ID" : "164", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U245", "Parent" : "0"},
	{"ID" : "165", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U246", "Parent" : "0"},
	{"ID" : "166", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U247", "Parent" : "0"},
	{"ID" : "167", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U248", "Parent" : "0"},
	{"ID" : "168", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U249", "Parent" : "0"},
	{"ID" : "169", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U250", "Parent" : "0"},
	{"ID" : "170", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U251", "Parent" : "0"},
	{"ID" : "171", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U252", "Parent" : "0"},
	{"ID" : "172", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U253", "Parent" : "0"},
	{"ID" : "173", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U254", "Parent" : "0"},
	{"ID" : "174", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U255", "Parent" : "0"},
	{"ID" : "175", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U256", "Parent" : "0"},
	{"ID" : "176", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U257", "Parent" : "0"},
	{"ID" : "177", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U258", "Parent" : "0"},
	{"ID" : "178", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U259", "Parent" : "0"},
	{"ID" : "179", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U260", "Parent" : "0"},
	{"ID" : "180", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.mac_muladd_16s_16s_29ns_29_1_1_U261", "Parent" : "0"},
	{"ID" : "181", "Level" : "1", "Path" : "`AUTOTB_DUT_INST.flow_control_loop_pipe_sequential_init_U", "Parent" : "0"}]}


set ArgLastReadFirstWriteLatency {
	conv_7x7 {
		Y_buf_0_0_0_0 {Type O LastRead -1 FirstWrite 23}
		Y_buf_1_0_0_0 {Type O LastRead -1 FirstWrite 23}
		Y_buf_2_0_0_0 {Type O LastRead -1 FirstWrite 23}
		Y_buf_3_0_0_0 {Type O LastRead -1 FirstWrite 23}
		Y_buf_4_0_0_0 {Type O LastRead -1 FirstWrite 23}
		Y_buf_5_0_0_0 {Type O LastRead -1 FirstWrite 23}
		Y_buf_6_0_0_0 {Type O LastRead -1 FirstWrite 23}
		X_buf_0 {Type I LastRead 22 FirstWrite -1}
		X_buf_1 {Type I LastRead 22 FirstWrite -1}
		X_buf_2 {Type I LastRead 22 FirstWrite -1}
		X_buf_3 {Type I LastRead 22 FirstWrite -1}
		X_buf_4 {Type I LastRead 22 FirstWrite -1}
		X_buf_5 {Type I LastRead 22 FirstWrite -1}
		X_buf_6 {Type I LastRead 22 FirstWrite -1}
		W_buf_0_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_0_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_1_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_2_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_3_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_4_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_5_6 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_0 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_1 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_2 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_3 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_4 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_5 {Type I LastRead 3 FirstWrite -1}
		W_buf_6_6 {Type I LastRead 3 FirstWrite -1}
		p_read {Type I LastRead 0 FirstWrite -1}
		p_read1 {Type I LastRead 0 FirstWrite -1}
		p_read2 {Type I LastRead 0 FirstWrite -1}
		p_read3 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "20261", "Max" : "20261"}
	, {"Name" : "Interval", "Min" : "20261", "Max" : "20261"}
]}

set PipelineEnableSignalInfo {[
	{"Pipeline" : "0", "EnableSignal" : "ap_enable_pp0"}
]}

set Spec2ImplPortList { 
	Y_buf_0_0_0_0 { ap_memory {  { Y_buf_0_0_0_0_address0 mem_address 1 9 }  { Y_buf_0_0_0_0_ce0 mem_ce 1 1 }  { Y_buf_0_0_0_0_we0 mem_we 1 1 }  { Y_buf_0_0_0_0_d0 mem_din 1 16 } } }
	Y_buf_1_0_0_0 { ap_memory {  { Y_buf_1_0_0_0_address0 mem_address 1 9 }  { Y_buf_1_0_0_0_ce0 mem_ce 1 1 }  { Y_buf_1_0_0_0_we0 mem_we 1 1 }  { Y_buf_1_0_0_0_d0 mem_din 1 16 } } }
	Y_buf_2_0_0_0 { ap_memory {  { Y_buf_2_0_0_0_address0 mem_address 1 9 }  { Y_buf_2_0_0_0_ce0 mem_ce 1 1 }  { Y_buf_2_0_0_0_we0 mem_we 1 1 }  { Y_buf_2_0_0_0_d0 mem_din 1 16 } } }
	Y_buf_3_0_0_0 { ap_memory {  { Y_buf_3_0_0_0_address0 mem_address 1 9 }  { Y_buf_3_0_0_0_ce0 mem_ce 1 1 }  { Y_buf_3_0_0_0_we0 mem_we 1 1 }  { Y_buf_3_0_0_0_d0 mem_din 1 16 } } }
	Y_buf_4_0_0_0 { ap_memory {  { Y_buf_4_0_0_0_address0 mem_address 1 9 }  { Y_buf_4_0_0_0_ce0 mem_ce 1 1 }  { Y_buf_4_0_0_0_we0 mem_we 1 1 }  { Y_buf_4_0_0_0_d0 mem_din 1 16 } } }
	Y_buf_5_0_0_0 { ap_memory {  { Y_buf_5_0_0_0_address0 mem_address 1 9 }  { Y_buf_5_0_0_0_ce0 mem_ce 1 1 }  { Y_buf_5_0_0_0_we0 mem_we 1 1 }  { Y_buf_5_0_0_0_d0 mem_din 1 16 } } }
	Y_buf_6_0_0_0 { ap_memory {  { Y_buf_6_0_0_0_address0 mem_address 1 9 }  { Y_buf_6_0_0_0_ce0 mem_ce 1 1 }  { Y_buf_6_0_0_0_we0 mem_we 1 1 }  { Y_buf_6_0_0_0_d0 mem_din 1 16 } } }
	X_buf_0 { ap_memory {  { X_buf_0_address0 mem_address 1 11 }  { X_buf_0_ce0 mem_ce 1 1 }  { X_buf_0_q0 in_data 0 16 }  { X_buf_0_address1 MemPortADDR2 1 11 }  { X_buf_0_ce1 MemPortCE2 1 1 }  { X_buf_0_q1 in_data 0 16 } } }
	X_buf_1 { ap_memory {  { X_buf_1_address0 mem_address 1 11 }  { X_buf_1_ce0 mem_ce 1 1 }  { X_buf_1_q0 in_data 0 16 }  { X_buf_1_address1 MemPortADDR2 1 11 }  { X_buf_1_ce1 MemPortCE2 1 1 }  { X_buf_1_q1 in_data 0 16 } } }
	X_buf_2 { ap_memory {  { X_buf_2_address0 mem_address 1 11 }  { X_buf_2_ce0 mem_ce 1 1 }  { X_buf_2_q0 in_data 0 16 }  { X_buf_2_address1 MemPortADDR2 1 11 }  { X_buf_2_ce1 MemPortCE2 1 1 }  { X_buf_2_q1 in_data 0 16 } } }
	X_buf_3 { ap_memory {  { X_buf_3_address0 mem_address 1 11 }  { X_buf_3_ce0 mem_ce 1 1 }  { X_buf_3_q0 in_data 0 16 }  { X_buf_3_address1 MemPortADDR2 1 11 }  { X_buf_3_ce1 MemPortCE2 1 1 }  { X_buf_3_q1 in_data 0 16 } } }
	X_buf_4 { ap_memory {  { X_buf_4_address0 mem_address 1 11 }  { X_buf_4_ce0 mem_ce 1 1 }  { X_buf_4_q0 in_data 0 16 }  { X_buf_4_address1 MemPortADDR2 1 11 }  { X_buf_4_ce1 MemPortCE2 1 1 }  { X_buf_4_q1 in_data 0 16 } } }
	X_buf_5 { ap_memory {  { X_buf_5_address0 mem_address 1 11 }  { X_buf_5_ce0 mem_ce 1 1 }  { X_buf_5_q0 in_data 0 16 }  { X_buf_5_address1 MemPortADDR2 1 11 }  { X_buf_5_ce1 MemPortCE2 1 1 }  { X_buf_5_q1 in_data 0 16 } } }
	X_buf_6 { ap_memory {  { X_buf_6_address0 mem_address 1 11 }  { X_buf_6_ce0 mem_ce 1 1 }  { X_buf_6_q0 in_data 0 16 }  { X_buf_6_address1 MemPortADDR2 1 11 }  { X_buf_6_ce1 MemPortCE2 1 1 }  { X_buf_6_q1 in_data 0 16 } } }
	W_buf_0_0 { ap_memory {  { W_buf_0_0_address0 mem_address 1 4 }  { W_buf_0_0_ce0 mem_ce 1 1 }  { W_buf_0_0_q0 mem_dout 0 16 } } }
	W_buf_0_1 { ap_memory {  { W_buf_0_1_address0 mem_address 1 4 }  { W_buf_0_1_ce0 mem_ce 1 1 }  { W_buf_0_1_q0 mem_dout 0 16 } } }
	W_buf_0_2 { ap_memory {  { W_buf_0_2_address0 mem_address 1 4 }  { W_buf_0_2_ce0 mem_ce 1 1 }  { W_buf_0_2_q0 mem_dout 0 16 } } }
	W_buf_0_3 { ap_memory {  { W_buf_0_3_address0 mem_address 1 4 }  { W_buf_0_3_ce0 mem_ce 1 1 }  { W_buf_0_3_q0 mem_dout 0 16 } } }
	W_buf_0_4 { ap_memory {  { W_buf_0_4_address0 mem_address 1 4 }  { W_buf_0_4_ce0 mem_ce 1 1 }  { W_buf_0_4_q0 mem_dout 0 16 } } }
	W_buf_0_5 { ap_memory {  { W_buf_0_5_address0 mem_address 1 4 }  { W_buf_0_5_ce0 mem_ce 1 1 }  { W_buf_0_5_q0 mem_dout 0 16 } } }
	W_buf_0_6 { ap_memory {  { W_buf_0_6_address0 mem_address 1 4 }  { W_buf_0_6_ce0 mem_ce 1 1 }  { W_buf_0_6_q0 mem_dout 0 16 } } }
	W_buf_1_0 { ap_memory {  { W_buf_1_0_address0 mem_address 1 4 }  { W_buf_1_0_ce0 mem_ce 1 1 }  { W_buf_1_0_q0 mem_dout 0 16 } } }
	W_buf_1_1 { ap_memory {  { W_buf_1_1_address0 mem_address 1 4 }  { W_buf_1_1_ce0 mem_ce 1 1 }  { W_buf_1_1_q0 mem_dout 0 16 } } }
	W_buf_1_2 { ap_memory {  { W_buf_1_2_address0 mem_address 1 4 }  { W_buf_1_2_ce0 mem_ce 1 1 }  { W_buf_1_2_q0 mem_dout 0 16 } } }
	W_buf_1_3 { ap_memory {  { W_buf_1_3_address0 mem_address 1 4 }  { W_buf_1_3_ce0 mem_ce 1 1 }  { W_buf_1_3_q0 mem_dout 0 16 } } }
	W_buf_1_4 { ap_memory {  { W_buf_1_4_address0 mem_address 1 4 }  { W_buf_1_4_ce0 mem_ce 1 1 }  { W_buf_1_4_q0 mem_dout 0 16 } } }
	W_buf_1_5 { ap_memory {  { W_buf_1_5_address0 mem_address 1 4 }  { W_buf_1_5_ce0 mem_ce 1 1 }  { W_buf_1_5_q0 mem_dout 0 16 } } }
	W_buf_1_6 { ap_memory {  { W_buf_1_6_address0 mem_address 1 4 }  { W_buf_1_6_ce0 mem_ce 1 1 }  { W_buf_1_6_q0 mem_dout 0 16 } } }
	W_buf_2_0 { ap_memory {  { W_buf_2_0_address0 mem_address 1 4 }  { W_buf_2_0_ce0 mem_ce 1 1 }  { W_buf_2_0_q0 mem_dout 0 16 } } }
	W_buf_2_1 { ap_memory {  { W_buf_2_1_address0 mem_address 1 4 }  { W_buf_2_1_ce0 mem_ce 1 1 }  { W_buf_2_1_q0 mem_dout 0 16 } } }
	W_buf_2_2 { ap_memory {  { W_buf_2_2_address0 mem_address 1 4 }  { W_buf_2_2_ce0 mem_ce 1 1 }  { W_buf_2_2_q0 mem_dout 0 16 } } }
	W_buf_2_3 { ap_memory {  { W_buf_2_3_address0 mem_address 1 4 }  { W_buf_2_3_ce0 mem_ce 1 1 }  { W_buf_2_3_q0 mem_dout 0 16 } } }
	W_buf_2_4 { ap_memory {  { W_buf_2_4_address0 mem_address 1 4 }  { W_buf_2_4_ce0 mem_ce 1 1 }  { W_buf_2_4_q0 mem_dout 0 16 } } }
	W_buf_2_5 { ap_memory {  { W_buf_2_5_address0 mem_address 1 4 }  { W_buf_2_5_ce0 mem_ce 1 1 }  { W_buf_2_5_q0 mem_dout 0 16 } } }
	W_buf_2_6 { ap_memory {  { W_buf_2_6_address0 mem_address 1 4 }  { W_buf_2_6_ce0 mem_ce 1 1 }  { W_buf_2_6_q0 mem_dout 0 16 } } }
	W_buf_3_0 { ap_memory {  { W_buf_3_0_address0 mem_address 1 4 }  { W_buf_3_0_ce0 mem_ce 1 1 }  { W_buf_3_0_q0 mem_dout 0 16 } } }
	W_buf_3_1 { ap_memory {  { W_buf_3_1_address0 mem_address 1 4 }  { W_buf_3_1_ce0 mem_ce 1 1 }  { W_buf_3_1_q0 mem_dout 0 16 } } }
	W_buf_3_2 { ap_memory {  { W_buf_3_2_address0 mem_address 1 4 }  { W_buf_3_2_ce0 mem_ce 1 1 }  { W_buf_3_2_q0 mem_dout 0 16 } } }
	W_buf_3_3 { ap_memory {  { W_buf_3_3_address0 mem_address 1 4 }  { W_buf_3_3_ce0 mem_ce 1 1 }  { W_buf_3_3_q0 mem_dout 0 16 } } }
	W_buf_3_4 { ap_memory {  { W_buf_3_4_address0 mem_address 1 4 }  { W_buf_3_4_ce0 mem_ce 1 1 }  { W_buf_3_4_q0 mem_dout 0 16 } } }
	W_buf_3_5 { ap_memory {  { W_buf_3_5_address0 mem_address 1 4 }  { W_buf_3_5_ce0 mem_ce 1 1 }  { W_buf_3_5_q0 mem_dout 0 16 } } }
	W_buf_3_6 { ap_memory {  { W_buf_3_6_address0 mem_address 1 4 }  { W_buf_3_6_ce0 mem_ce 1 1 }  { W_buf_3_6_q0 mem_dout 0 16 } } }
	W_buf_4_0 { ap_memory {  { W_buf_4_0_address0 mem_address 1 4 }  { W_buf_4_0_ce0 mem_ce 1 1 }  { W_buf_4_0_q0 mem_dout 0 16 } } }
	W_buf_4_1 { ap_memory {  { W_buf_4_1_address0 mem_address 1 4 }  { W_buf_4_1_ce0 mem_ce 1 1 }  { W_buf_4_1_q0 mem_dout 0 16 } } }
	W_buf_4_2 { ap_memory {  { W_buf_4_2_address0 mem_address 1 4 }  { W_buf_4_2_ce0 mem_ce 1 1 }  { W_buf_4_2_q0 mem_dout 0 16 } } }
	W_buf_4_3 { ap_memory {  { W_buf_4_3_address0 mem_address 1 4 }  { W_buf_4_3_ce0 mem_ce 1 1 }  { W_buf_4_3_q0 mem_dout 0 16 } } }
	W_buf_4_4 { ap_memory {  { W_buf_4_4_address0 mem_address 1 4 }  { W_buf_4_4_ce0 mem_ce 1 1 }  { W_buf_4_4_q0 mem_dout 0 16 } } }
	W_buf_4_5 { ap_memory {  { W_buf_4_5_address0 mem_address 1 4 }  { W_buf_4_5_ce0 mem_ce 1 1 }  { W_buf_4_5_q0 mem_dout 0 16 } } }
	W_buf_4_6 { ap_memory {  { W_buf_4_6_address0 mem_address 1 4 }  { W_buf_4_6_ce0 mem_ce 1 1 }  { W_buf_4_6_q0 mem_dout 0 16 } } }
	W_buf_5_0 { ap_memory {  { W_buf_5_0_address0 mem_address 1 4 }  { W_buf_5_0_ce0 mem_ce 1 1 }  { W_buf_5_0_q0 mem_dout 0 16 } } }
	W_buf_5_1 { ap_memory {  { W_buf_5_1_address0 mem_address 1 4 }  { W_buf_5_1_ce0 mem_ce 1 1 }  { W_buf_5_1_q0 mem_dout 0 16 } } }
	W_buf_5_2 { ap_memory {  { W_buf_5_2_address0 mem_address 1 4 }  { W_buf_5_2_ce0 mem_ce 1 1 }  { W_buf_5_2_q0 mem_dout 0 16 } } }
	W_buf_5_3 { ap_memory {  { W_buf_5_3_address0 mem_address 1 4 }  { W_buf_5_3_ce0 mem_ce 1 1 }  { W_buf_5_3_q0 mem_dout 0 16 } } }
	W_buf_5_4 { ap_memory {  { W_buf_5_4_address0 mem_address 1 4 }  { W_buf_5_4_ce0 mem_ce 1 1 }  { W_buf_5_4_q0 mem_dout 0 16 } } }
	W_buf_5_5 { ap_memory {  { W_buf_5_5_address0 mem_address 1 4 }  { W_buf_5_5_ce0 mem_ce 1 1 }  { W_buf_5_5_q0 mem_dout 0 16 } } }
	W_buf_5_6 { ap_memory {  { W_buf_5_6_address0 mem_address 1 4 }  { W_buf_5_6_ce0 mem_ce 1 1 }  { W_buf_5_6_q0 mem_dout 0 16 } } }
	W_buf_6_0 { ap_memory {  { W_buf_6_0_address0 mem_address 1 4 }  { W_buf_6_0_ce0 mem_ce 1 1 }  { W_buf_6_0_q0 mem_dout 0 16 } } }
	W_buf_6_1 { ap_memory {  { W_buf_6_1_address0 mem_address 1 4 }  { W_buf_6_1_ce0 mem_ce 1 1 }  { W_buf_6_1_q0 mem_dout 0 16 } } }
	W_buf_6_2 { ap_memory {  { W_buf_6_2_address0 mem_address 1 4 }  { W_buf_6_2_ce0 mem_ce 1 1 }  { W_buf_6_2_q0 mem_dout 0 16 } } }
	W_buf_6_3 { ap_memory {  { W_buf_6_3_address0 mem_address 1 4 }  { W_buf_6_3_ce0 mem_ce 1 1 }  { W_buf_6_3_q0 mem_dout 0 16 } } }
	W_buf_6_4 { ap_memory {  { W_buf_6_4_address0 mem_address 1 4 }  { W_buf_6_4_ce0 mem_ce 1 1 }  { W_buf_6_4_q0 mem_dout 0 16 } } }
	W_buf_6_5 { ap_memory {  { W_buf_6_5_address0 mem_address 1 4 }  { W_buf_6_5_ce0 mem_ce 1 1 }  { W_buf_6_5_q0 mem_dout 0 16 } } }
	W_buf_6_6 { ap_memory {  { W_buf_6_6_address0 mem_address 1 4 }  { W_buf_6_6_ce0 mem_ce 1 1 }  { W_buf_6_6_q0 mem_dout 0 16 } } }
	p_read { ap_none {  { p_read in_data 0 16 } } }
	p_read1 { ap_none {  { p_read1 in_data 0 16 } } }
	p_read2 { ap_none {  { p_read2 in_data 0 16 } } }
	p_read3 { ap_none {  { p_read3 in_data 0 16 } } }
}
