{'locked': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['reset']],
            'DLines': ['214:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9210c36b10>]},
 'rxclk': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['rxclk_in']],
           'DLines': ['212:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9210be6dd0>]},
 'rxclk_180': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['rxclk']],
               'DLines': ['213:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f9210c36a10>]}}
