
---------- Begin Simulation Statistics ----------
final_tick                                74897536500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 467400                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697292                       # Number of bytes of host memory used
host_op_rate                                   467416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   213.95                       # Real time elapsed on the host
host_tick_rate                              350069178                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003724                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074898                       # Number of seconds simulated
sim_ticks                                 74897536500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.463283                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  597094                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               600316                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               871                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600385                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             452                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              285                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602684                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     602                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003724                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.497951                       # CPI: cycles per instruction
system.cpu.discardedOps                          2835                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412654                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901194                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094577                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36912382                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.667579                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        149795073                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50007205     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900776     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095633     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003724                       # Class of committed instruction
system.cpu.tickCycles                       112882691                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        46834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        48631                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        97276                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            239                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46470                       # Transaction distribution
system.membus.trans_dist::CleanEvict              252                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46518                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           293                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       140344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 140344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191039488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191039488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47655                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47655    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47655                       # Request fanout histogram
system.membus.respLayer1.occupancy         6064631000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6052179500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        93804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          869                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46841                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           877                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          928                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       143299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                145922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3575808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194770944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              198346752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46945                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95170560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            95591                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003578                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  95268     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    304      0.32%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     19      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              95591                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1591134000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1552492500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28503498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1181                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1835                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 654                       # number of overall hits
system.l2.overall_hits::.cpu.data                1181                       # number of overall hits
system.l2.overall_hits::total                    1835                       # number of overall hits
system.l2.demand_misses::.cpu.inst                223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46588                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46811                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               223                       # number of overall misses
system.l2.overall_misses::.cpu.data             46588                       # number of overall misses
system.l2.overall_misses::total                 46811                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66688000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13101609000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13168297000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66688000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13101609000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13168297000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            47769                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48646                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           47769                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48646                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.254276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.975277                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962279                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.254276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.975277                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962279                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 299049.327354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 281222.825620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 281307.748179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 299049.327354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 281222.825620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 281307.748179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               46470                       # number of writebacks
system.l2.writebacks::total                     46470                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46811                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     64458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12635729000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12700187000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     64458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12635729000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12700187000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.254276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.975277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962279                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.254276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.975277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962279                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 289049.327354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 271222.825620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 271307.748179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 289049.327354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 271222.825620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 271307.748179                       # average overall mshr miss latency
system.l2.replacements                          46945                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47334                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47334                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          805                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              805                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          805                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          805                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   323                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           46518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46518                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13080731500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13080731500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         46841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 281197.203233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 281197.203233                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        46518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12615551500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12615551500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 271197.203233                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 271197.203233                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66688000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66688000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.254276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.254276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 299049.327354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 299049.327354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     64458000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64458000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.254276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.254276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 289049.327354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 289049.327354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               858                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           70                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              70                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     20877500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20877500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.075431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       298250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       298250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           70                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           70                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20177500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20177500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.075431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       288250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       288250                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.958148                       # Cycle average of tags in use
system.l2.tags.total_refs                       97177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47009                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.067200                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    262000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.030935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.091819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        63.835394                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999346                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    144202                       # Number of tag accesses
system.l2.tags.data_accesses                   144202                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         456704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95412224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95868928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       456704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        456704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95170560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95170560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6097717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1273903368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1280001085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6097717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6097717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1270676773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1270676773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1270676773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6097717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1273903368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2550677858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1486867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1490197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158610750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46465                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46465                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1606484                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1443622                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46811                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46470                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1487040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    619                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   173                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             95341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            94321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            92881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92928                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      31.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      47.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 171183524500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7486665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            199258518250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    114325.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               133075.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                       844                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1402468                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1381135                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1487040                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  46800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  46795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  46795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  46783                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  46450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  46450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  46463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       200582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    952.168390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   846.770876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.086566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12459      6.21%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          619      0.31%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          509      0.25%      6.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          365      0.18%      6.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          420      0.21%      7.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          507      0.25%      7.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          490      0.24%      7.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12471      6.22%     13.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       172742     86.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       200582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.224965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.041489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.044026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          46434     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            9      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46465                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.999397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.998975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.156910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                9      0.02%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            46442     99.95%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46465                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95829312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95158528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95868928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95170560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1279.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1270.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1280.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1270.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74896583000                       # Total gap between requests
system.mem_ctrls.avgGap                     802913.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       456704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95372608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95158528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6097717.246013825759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1273374432.014863491058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1270516127.055794477463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         7136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1490816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1487040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    977094250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 198281424000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1330203252750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    136924.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    133001.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    894530.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            715492260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            380293155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5341069860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3877755300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5912222160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13765048560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17169034560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47160915855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.672457                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43892970750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2500940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28503625750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            716663220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            380915535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5349887760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3883612140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5912222160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13794836760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17143949760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47182087335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.955130                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  43827518750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2500940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28569077750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     74897536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1792504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1792504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1792504                       # number of overall hits
system.cpu.icache.overall_hits::total         1792504                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          877                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            877                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          877                       # number of overall misses
system.cpu.icache.overall_misses::total           877                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92710000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92710000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92710000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92710000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1793381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1793381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1793381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1793381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000489                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000489                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 105712.656784                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 105712.656784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 105712.656784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 105712.656784                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          869                       # number of writebacks
system.cpu.icache.writebacks::total               869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          877                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          877                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          877                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          877                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91833000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91833000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104712.656784                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104712.656784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104712.656784                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104712.656784                       # average overall mshr miss latency
system.cpu.icache.replacements                    869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1792504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1792504                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          877                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           877                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92710000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92710000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1793381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1793381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 105712.656784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 105712.656784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          877                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104712.656784                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104712.656784                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.999449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1793381                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               877                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2044.904219                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            272500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.999449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1794258                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1794258                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48711949                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48711949                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48711999                       # number of overall hits
system.cpu.dcache.overall_hits::total        48711999                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        94468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        94477                       # number of overall misses
system.cpu.dcache.overall_misses::total         94477                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27658968000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27658968000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27658968000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27658968000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806417                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806417                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806476                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001936                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001936                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 292786.636745                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 292786.636745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 292758.745515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 292758.745515                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47334                       # number of writebacks
system.cpu.dcache.writebacks::total             47334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46703                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        47765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        47769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47769                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13209094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13209094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13210219000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13210219000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000979                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000979                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000979                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000979                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 276543.379043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 276543.379043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 276543.762691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 276543.762691                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47761                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35709955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35709955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52674500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52674500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55622.492080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55622.492080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48886000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48886000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52906.926407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52906.926407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13001994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13001994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        93521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        93521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27606293500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27606293500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007141                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 295188.176987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 295188.176987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        46680                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        46680                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        46841                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46841                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13160208500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13160208500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 280954.900621                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 280954.900621                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            50                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.152542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.152542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1124500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1124500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.067797                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.067797                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       281125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       281125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.999760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48759796                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1020.741401                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            762500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.999760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97660777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97660777                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74897536500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
