<!-- Compiled by morty-0.9.0 / 2023-07-25 08:57:40.708910140 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_lite_mailbox</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.MailboxDepth" class="impl"><code class="in-band"><a href="#parameter.MailboxDepth">MailboxDepth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.IrqEdgeTrig" class="impl"><code class="in-band"><a href="#parameter.IrqEdgeTrig">IrqEdgeTrig</a><span class="type-annotation">: bit unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.IrqActHigh" class="impl"><code class="in-band"><a href="#parameter.IrqActHigh">IrqActHigh</a><span class="type-annotation">: bit unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiAddrWidth" class="impl"><code class="in-band"><a href="#parameter.AxiAddrWidth">AxiAddrWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiDataWidth" class="impl"><code class="in-band"><a href="#parameter.AxiDataWidth">AxiDataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.req_lite_t" class="impl"><code class="in-band"><a href="#parameter.req_lite_t">req_lite_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.resp_lite_t" class="impl"><code class="in-band"><a href="#parameter.resp_lite_t">resp_lite_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.addr_t" class="impl"><code class="in-band"><a href="#parameter.addr_t">addr_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.FifoUsageWidth" class="impl"><code class="in-band"><a href="#parameter.FifoUsageWidth">FifoUsageWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.test_i" class="impl"><code class="in-band"><a href="#port.test_i">test_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.slv_reqs_i" class="impl"><code class="in-band"><a href="#port.slv_reqs_i">slv_reqs_i</a><span class="type-annotation">: input  req_lite_t  [1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.slv_resps_o" class="impl"><code class="in-band"><a href="#port.slv_resps_o">slv_resps_o</a><span class="type-annotation">: output resp_lite_t [1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.irq_o" class="impl"><code class="in-band"><a href="#port.irq_o">irq_o</a><span class="type-annotation">: output logic       [1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.base_addr_i" class="impl"><code class="in-band"><a href="#port.base_addr_i">base_addr_i</a><span class="type-annotation">: input  addr_t      [1:0]</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.usage_t.html">usage_t</a></td><td></td></tr></table>
</section>
</body>
</html>
