<stg><name>MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1</name>


<trans_list>

<trans id="180" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_0_0_0124_766 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_766"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_3_0_0_0130_794 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_794"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3 %cmp103_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103

]]></Node>
<StgValue><ssdm name="cmp103_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:4 %sub100_cast43_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub100_cast43

]]></Node>
<StgValue><ssdm name="sub100_cast43_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %cmp103_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_1

]]></Node>
<StgValue><ssdm name="cmp103_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:6 %cmp103_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_2

]]></Node>
<StgValue><ssdm name="cmp103_2_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %cmp103_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_3

]]></Node>
<StgValue><ssdm name="cmp103_3_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:8 %cmp103_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_4

]]></Node>
<StgValue><ssdm name="cmp103_4_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %cmp103_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_5

]]></Node>
<StgValue><ssdm name="cmp103_5_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %cmp103_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp103_6

]]></Node>
<StgValue><ssdm name="cmp103_6_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:11 %icmp_ln920_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln920

]]></Node>
<StgValue><ssdm name="icmp_ln920_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:12 %trunc_ln915_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln915_1

]]></Node>
<StgValue><ssdm name="trunc_ln915_1_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:13 %p_0_0_0_0_0124_767_lcssa116_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_0124_767_lcssa116

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_767_lcssa116_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:14 %p_0_3_0_0_0130_795_lcssa125_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_3_0_0_0130_795_lcssa125

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_795_lcssa125_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:15 %sub100_cast43_cast = sext i12 %sub100_cast43_read

]]></Node>
<StgValue><ssdm name="sub100_cast43_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %img, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i10 %p_0_3_0_0_0130_795_lcssa125_read, i10 %p_0_3_0_0_0130_794

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i10 %p_0_0_0_0_0124_767_lcssa116_read, i10 %p_0_0_0_0_0124_766

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i12 0, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.body99

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body99:0 %x_3 = load i12 %x

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body99:4 %icmp_ln930 = icmp_eq  i12 %x_3, i12 %trunc_ln915_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln930"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body99:5 %x_4 = add i12 %x_3, i12 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body99:6 %br_ln930 = br i1 %icmp_ln930, void %for.body99.split, void %for.inc126.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln930"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="12">
<![CDATA[
for.body99.split:0 %zext_ln930 = zext i12 %x_3

]]></Node>
<StgValue><ssdm name="zext_ln930"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body99.split:3 %cmp101 = icmp_slt  i13 %zext_ln930, i13 %sub100_cast43_cast

]]></Node>
<StgValue><ssdm name="cmp101"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body99.split:4 %or_ln934 = or i1 %cmp101, i1 %cmp103_read

]]></Node>
<StgValue><ssdm name="or_ln934"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:8 %store_ln930 = store i12 %x_4, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln930"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body99:1 %p_0_0_0_0_0124_766_load = load i10 %p_0_0_0_0_0124_766

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_766_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body99:2 %p_0_3_0_0_0130_794_load = load i10 %p_0_3_0_0_0130_794

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_794_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body99:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body99.split:1 %specpipeline_ln931 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln931"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body99.split:2 %specloopname_ln930 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln930"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body99.split:5 %br_ln934 = br i1 %or_ln934, void %for.inc, void %if.then104

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
if.then104:0 %img_read = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="60">
<![CDATA[
if.then104:1 %trunc_ln145 = trunc i60 %img_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then104:2 %trunc_ln145_1 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.then104:3 %br_ln935 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc:4 %or_ln934_1 = or i1 %cmp101, i1 %cmp103_1_read

]]></Node>
<StgValue><ssdm name="or_ln934_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc126.loopexit.exitStub:0 %store_ln0 = store i10 %p_0_3_0_0_0130_794_load, i10 %p_0_3_0_0_0130_794_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc126.loopexit.exitStub:1 %store_ln0 = store i10 %p_0_0_0_0_0124_766_load, i10 %p_0_0_0_0_0124_766_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
for.inc126.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc:0 %p_0_3_0_0_0130_793 = phi i10 %trunc_ln145_1, void %if.then104, i10 %p_0_3_0_0_0130_794_load, void %for.body99.split

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_793"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc:1 %p_0_0_0_0_0124_765 = phi i10 %trunc_ln145, void %if.then104, i10 %p_0_0_0_0_0124_766_load, void %for.body99.split

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_765"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:2 %trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_765, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:3 %trunc_ln414_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_793, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln934 = br i1 %or_ln934_1, void %for.inc.1, void %if.then104.1

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0">
<![CDATA[
if.then104.1:0 %img_read_6 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_6"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="60">
<![CDATA[
if.then104.1:1 %trunc_ln145_10 = trunc i60 %img_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln145_10"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then104.1:2 %trunc_ln145_5 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_6, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
if.then104.1:3 %br_ln935 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.1:4 %or_ln934_2 = or i1 %cmp101, i1 %cmp103_2_read

]]></Node>
<StgValue><ssdm name="or_ln934_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.1:0 %p_0_3_0_0_0130_792 = phi i10 %trunc_ln145_5, void %if.then104.1, i10 %p_0_3_0_0_0130_793, void %for.inc

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_792"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.1:1 %p_0_0_0_0_0124_764 = phi i10 %trunc_ln145_10, void %if.then104.1, i10 %p_0_0_0_0_0124_765, void %for.inc

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_764"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.1:2 %trunc_ln414_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_764, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.1:3 %trunc_ln414_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_792, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:5 %br_ln934 = br i1 %or_ln934_2, void %for.inc.2, void %if.then104.2

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then104.2:0 %img_read_7 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_7"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="60">
<![CDATA[
if.then104.2:1 %trunc_ln145_11 = trunc i60 %img_read_7

]]></Node>
<StgValue><ssdm name="trunc_ln145_11"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then104.2:2 %trunc_ln145_9 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_7, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_9"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
if.then104.2:3 %br_ln935 = br void %for.inc.2

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.2:4 %or_ln934_3 = or i1 %cmp101, i1 %cmp103_3_read

]]></Node>
<StgValue><ssdm name="or_ln934_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.3:4 %or_ln934_4 = or i1 %cmp101, i1 %cmp103_4_read

]]></Node>
<StgValue><ssdm name="or_ln934_4"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.4:4 %or_ln934_5 = or i1 %cmp101, i1 %cmp103_5_read

]]></Node>
<StgValue><ssdm name="or_ln934_5"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.5:4 %or_ln934_6 = or i1 %cmp101, i1 %cmp103_6_read

]]></Node>
<StgValue><ssdm name="or_ln934_6"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.6:4 %or_ln934_7 = or i1 %cmp101, i1 %icmp_ln920_read

]]></Node>
<StgValue><ssdm name="or_ln934_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.2:0 %p_0_3_0_0_0130_791 = phi i10 %trunc_ln145_9, void %if.then104.2, i10 %p_0_3_0_0_0130_792, void %for.inc.1

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_791"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.2:1 %p_0_0_0_0_0124_763 = phi i10 %trunc_ln145_11, void %if.then104.2, i10 %p_0_0_0_0_0124_764, void %for.inc.1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_763"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.2:2 %trunc_ln414_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_763, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_4"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.2:3 %trunc_ln414_5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_791, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_5"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.2:5 %br_ln934 = br i1 %or_ln934_3, void %for.inc.3, void %if.then104.3

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then104.3:0 %img_read_8 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_8"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="60">
<![CDATA[
if.then104.3:1 %trunc_ln145_13 = trunc i60 %img_read_8

]]></Node>
<StgValue><ssdm name="trunc_ln145_13"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then104.3:2 %trunc_ln145_s = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_8, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.then104.3:3 %br_ln935 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.3:0 %p_0_3_0_0_0130_790 = phi i10 %trunc_ln145_s, void %if.then104.3, i10 %p_0_3_0_0_0130_791, void %for.inc.2

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_790"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.3:1 %p_0_0_0_0_0124_762 = phi i10 %trunc_ln145_13, void %if.then104.3, i10 %p_0_0_0_0_0124_763, void %for.inc.2

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_762"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.3:2 %trunc_ln414_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_762, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_6"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.3:3 %trunc_ln414_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_790, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3:5 %br_ln934 = br i1 %or_ln934_4, void %for.inc.4, void %if.then104.4

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then104.4:0 %img_read_9 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_9"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="60">
<![CDATA[
if.then104.4:1 %trunc_ln145_14 = trunc i60 %img_read_9

]]></Node>
<StgValue><ssdm name="trunc_ln145_14"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then104.4:2 %trunc_ln145_12 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_9, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_12"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
if.then104.4:3 %br_ln935 = br void %for.inc.4

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.4:0 %p_0_3_0_0_0130_789 = phi i10 %trunc_ln145_12, void %if.then104.4, i10 %p_0_3_0_0_0130_790, void %for.inc.3

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_789"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.4:1 %p_0_0_0_0_0124_761 = phi i10 %trunc_ln145_14, void %if.then104.4, i10 %p_0_0_0_0_0124_762, void %for.inc.3

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_761"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.4:2 %trunc_ln414_8 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_761, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_8"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.4:3 %trunc_ln414_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_789, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_9"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.4:5 %br_ln934 = br i1 %or_ln934_5, void %for.inc.5, void %if.then104.5

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.then104.5:0 %img_read_10 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_10"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="60">
<![CDATA[
if.then104.5:1 %trunc_ln145_15 = trunc i60 %img_read_10

]]></Node>
<StgValue><ssdm name="trunc_ln145_15"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then104.5:2 %trunc_ln145_16 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_10, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_16"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
if.then104.5:3 %br_ln935 = br void %for.inc.5

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.5:0 %p_0_3_0_0_0130_788 = phi i10 %trunc_ln145_16, void %if.then104.5, i10 %p_0_3_0_0_0130_789, void %for.inc.4

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_788"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.5:1 %p_0_0_0_0_0124_760 = phi i10 %trunc_ln145_15, void %if.then104.5, i10 %p_0_0_0_0_0124_761, void %for.inc.4

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_760"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.5:2 %trunc_ln414_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_760, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_s"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.5:3 %trunc_ln414_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_788, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_10"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.5:5 %br_ln934 = br i1 %or_ln934_6, void %for.inc.6, void %if.then104.6

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.then104.6:0 %img_read_11 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_11"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="60">
<![CDATA[
if.then104.6:1 %trunc_ln145_17 = trunc i60 %img_read_11

]]></Node>
<StgValue><ssdm name="trunc_ln145_17"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then104.6:2 %trunc_ln145_18 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_11, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_18"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
if.then104.6:3 %br_ln935 = br void %for.inc.6

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.6:0 %p_0_3_0_0_0130_787 = phi i10 %trunc_ln145_18, void %if.then104.6, i10 %p_0_3_0_0_0130_788, void %for.inc.5

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_787"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.6:1 %p_0_0_0_0_0124_768 = phi i10 %trunc_ln145_17, void %if.then104.6, i10 %p_0_0_0_0_0124_760, void %for.inc.5

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_768"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.6:2 %trunc_ln414_11 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_768, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_11"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.6:3 %trunc_ln414_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_787, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_12"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.6:5 %br_ln934 = br i1 %or_ln934_7, void %for.inc.7, void %if.then104.7

]]></Node>
<StgValue><ssdm name="br_ln934"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="60" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then104.7:0 %img_read_12 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img

]]></Node>
<StgValue><ssdm name="img_read_12"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="60">
<![CDATA[
if.then104.7:1 %trunc_ln145_19 = trunc i60 %img_read_12

]]></Node>
<StgValue><ssdm name="trunc_ln145_19"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="10" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then104.7:2 %trunc_ln145_20 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_12, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln145_20"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln930" val="0"/>
<literal name="or_ln934_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
if.then104.7:3 %br_ln935 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln935"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.7:0 %p_0_3_0_0_0130_795 = phi i10 %trunc_ln145_20, void %if.then104.7, i10 %p_0_3_0_0_0130_787, void %for.inc.6

]]></Node>
<StgValue><ssdm name="p_0_3_0_0_0130_795"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
for.inc.7:1 %p_0_0_0_0_0124_767 = phi i10 %trunc_ln145_19, void %if.then104.7, i10 %p_0_0_0_0_0124_768, void %for.inc.6

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0124_767"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:2 %trunc_ln414_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_0_0_0_0124_767, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_13"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:3 %trunc_ln414_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %p_0_3_0_0_0130_795, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln414_14"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
for.inc.7:4 %p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln414_14, i8 %trunc_ln414_13, i8 %trunc_ln414_12, i8 %trunc_ln414_11, i8 %trunc_ln414_10, i8 %trunc_ln414_s, i8 %trunc_ln414_9, i8 %trunc_ln414_8, i8 %trunc_ln414_7, i8 %trunc_ln414_6, i8 %trunc_ln414_5, i8 %trunc_ln414_4, i8 %trunc_ln414_3, i8 %trunc_ln414_2, i8 %trunc_ln414_1, i8 %trunc_ln4

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.7:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes1, i128 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:6 %store_ln930 = store i10 %p_0_3_0_0_0130_795, i10 %p_0_3_0_0_0130_794

]]></Node>
<StgValue><ssdm name="store_ln930"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:7 %store_ln930 = store i10 %p_0_0_0_0_0124_767, i10 %p_0_0_0_0_0124_766

]]></Node>
<StgValue><ssdm name="store_ln930"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
for.inc.7:9 %br_ln930 = br void %for.body99

]]></Node>
<StgValue><ssdm name="br_ln930"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
