--- !Passed
Pass:            reflow-burst-inference
Name:            BurstInferred
DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                   Line: 53, Column: 19 }
Function:        setup_aie
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length'
  - String:          ' has been inferred'
  - String:          ' _XLX_SEP_ OldID='
  - String:          for.inc.load.12
  - String:          ', '
  - String:          for.inc.load.16
  - String:          ', '
  - String:          for.inc.load.20
  - String:          ', '
  - String:          for.inc.load.24
  - String:          ', '
  - String:          ' _XLX_SEP_ '
  - AccessID:        inputseq
  - String:          ' '
  - ArrayName:       input
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        VITIS_LOOP_53_1
  - String:          ' '
  - LoopLoc:         '/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53:19'
  - String:          ' '
  - Function:        setup_aie
    DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                       Line: 35, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-widen
Name:            BurstWidened
DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                   Line: 53, Column: 19 }
Function:        setup_aie
Args:            
  - String:          'Sequential '
  - Direction:       read
  - String:          ' of '
  - Length:          variable
  - String:          ' length has been widened by '
  - Factor:          '4'
  - String:          ' _XLX_SEP_ OldID='
  - String:          inputseq
  - String:          ', '
  - String:          ' _XLX_SEP_ '
  - AccessID:        wseq
  - String:          ' '
  - ArrayName:       input
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        VITIS_LOOP_53_1
  - String:          ' '
  - LoopLoc:         '/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53:19'
  - String:          ' '
  - Function:        setup_aie
    DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                       Line: 35, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            BadAccessLen
DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                   Line: 53, Column: 19 }
Function:        setup_aie
Args:            
  - String:          Sequential access length is not divisible by 2
  - String:          ' _XLX_SEP_ '
  - AccessID:        wseq
  - String:          ' '
  - ArrayName:       input
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        VITIS_LOOP_53_1
  - String:          ' '
  - LoopLoc:         '/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53:19'
  - String:          ' '
  - Function:        setup_aie
    DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                       Line: 35, Column: 0 }
  - String:          ' '
...
--- !Missed
Pass:            reflow-burst-widen
Name:            BadStartIndexAlignment
DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                   Line: 53, Column: 19 }
Function:        setup_aie
Args:            
  - String:          Start index of the access is unaligned
  - String:          ' _XLX_SEP_ '
  - AccessID:        wseq
  - String:          ' '
  - ArrayName:       input
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - LoopName:        VITIS_LOOP_53_1
  - String:          ' '
  - LoopLoc:         '/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53:19'
  - String:          ' '
  - Function:        setup_aie
    DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                       Line: 35, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredVerboseSummary
DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                   Line: 53, Column: 19 }
Function:        setup_aie
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '128'
  - String:          ' has been inferred.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
  - String:          ' _XLX_SEP_ '
  - AccessID:        seq
  - String:          ' '
  - ArrayName:       ''
  - String:          ' '
  - BundleName:      gmem0
  - String:          ' '
  - Function:        setup_aie
    DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                       Line: 35, Column: 0 }
  - String:          ' '
...
--- !Passed
Pass:            reflow-burst-summary
Name:            BurstInferredSummary
DebugLoc:        { File: /home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp, 
                   Line: 53, Column: 19 }
Function:        setup_aie
Args:            
  - String:          'Multiple burst '
  - Direction:       reads
  - String:          ' of '
  - Length:          variable
  - String:          ' length and bit width '
  - Width:           '128'
  - String:          ' has been inferred on bundle '''
  - BundleName:      gmem0
  - String:          '''.'
  - String:          ' These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.'
...
