#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May 25 15:21:20 2025
# Process ID: 2880492
# Current directory: /home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1
# Command line: vivado -log design_1_myproject_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myproject_axi_0_0.tcl
# Log file: /home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.vds
# Journal file: /home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myproject_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_myproject_axi_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2880728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2127.352 ; gain = 0.000 ; free physical = 5318 ; free virtual = 23248
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myproject_axi_0_0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/synth/design_1_myproject_axi_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc700' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_3_1' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_PART bound to: xc7z020clg400-1 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_1_no_dsp_32' (11#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/ip/myproject_axi_ap_fpext_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_3_1' (12#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/myproject_axi_fpext_32ns_64_3_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_ashr_54ns_32ns_54_2_1' (13#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (14#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (15#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (16#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (16#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (16#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (16#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:747]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc700' (17#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_1_proc700.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_s' (18#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0' (19#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 66 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb.v:8]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb_core' (20#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb' (21#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s' (22#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s.v:687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s.v:689]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s' (23#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_s' (24#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s.v:522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s.v:524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s.v:526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s.v:528]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s' (25#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_s' (26#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_s' (27#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0' (28#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s' (29#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s.v:759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s.v:761]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s' (30#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_s' (31#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s.v:522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s.v:524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s.v:526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s.v:528]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s' (32#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_s' (33#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_s' (34#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA.v:8]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA_core' (35#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA' (36#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA.v:49]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_42_4_1_1' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/myproject_axi_mux_42_4_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_42_4_1_1' (37#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/myproject_axi_mux_42_4_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:1048]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s' (38#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_s' (39#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (40#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 34 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde.v:8]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core' (41#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde' (42#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s' (43#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s.v:1119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s.v:1121]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s' (44#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_s' (45#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:1212]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s' (46#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_s' (47#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_s' (48#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' (49#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s' (50#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s.v:1983]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s.v:1985]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s' (51#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_s' (52#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:1212]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s' (53#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s' (54#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_s' (55#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0' (56#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s' (57#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s.v:1596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s.v:1598]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s' (58#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_s' (59#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s.v:522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s.v:524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s.v:526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s.v:528]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s' (60#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage64 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage65 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage66 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage67 bound to: 130'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage68 bound to: 130'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage69 bound to: 130'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage70 bound to: 130'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage71 bound to: 130'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage72 bound to: 130'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage73 bound to: 130'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage74 bound to: 130'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage75 bound to: 130'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage76 bound to: 130'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage77 bound to: 130'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage78 bound to: 130'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage79 bound to: 130'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage80 bound to: 130'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage81 bound to: 130'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage82 bound to: 130'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage83 bound to: 130'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage84 bound to: 130'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage85 bound to: 130'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage86 bound to: 130'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage87 bound to: 130'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage88 bound to: 130'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage89 bound to: 130'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage90 bound to: 130'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage91 bound to: 130'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage92 bound to: 130'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage93 bound to: 130'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage94 bound to: 130'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage95 bound to: 130'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage96 bound to: 130'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage97 bound to: 130'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage98 bound to: 130'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage99 bound to: 130'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage100 bound to: 130'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage101 bound to: 130'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage102 bound to: 130'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage103 bound to: 130'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage104 bound to: 130'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage105 bound to: 130'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage106 bound to: 130'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage107 bound to: 130'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage108 bound to: 130'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage109 bound to: 130'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage110 bound to: 130'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage111 bound to: 130'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage112 bound to: 130'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage113 bound to: 130'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage114 bound to: 130'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage115 bound to: 130'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage116 bound to: 130'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage117 bound to: 130'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage118 bound to: 130'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage119 bound to: 130'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage120 bound to: 130'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage121 bound to: 130'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage122 bound to: 130'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage123 bound to: 130'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage124 bound to: 130'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage125 bound to: 130'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage126 bound to: 130'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage127 bound to: 130'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 130'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_s' (61#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s' (62#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s' (63#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_s' (64#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0' (65#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s' (66#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s.v:1017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s.v:1019]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s' (67#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_s' (68#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s.v:522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s.v:524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s.v:526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s.v:528]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s' (69#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_s' (70#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_s' (71#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0' (72#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s' (73#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s.v:756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s.v:758]
INFO: [Synth 8-6155] done synthesizing module 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s' (74#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_s' (75#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s.v:522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s.v:524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s.v:526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s.v:528]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s' (76#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_s' (77#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d4356_A' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/fifo_w4_d4356_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
	Parameter DEPTH bound to: 4356 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d4356_A' (78#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/fifo_w4_d4356_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d4096_A' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/fifo_w4_d4096_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d4096_A' (79#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/fifo_w4_d4096_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d1024_A' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/fifo_w4_d1024_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d1024_A' (80#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/fifo_w4_d1024_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w4_d1156_A' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/fifo_w4_d1156_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 1156 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d1156_A' (81#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/fifo_w4_d1156_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0_shiftReg' (82#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0' (83#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0_shiftReg' (84#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0' (85#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0_shiftReg' (86#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0' (87#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s_shiftReg' (88#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s' (89#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0_shiftReg' (90#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0' (91#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0_shiftReg' (92#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0' (93#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0_shiftReg' (94#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0' (95#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0_shiftReg' (96#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0' (97#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0_shiftReg' (98#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0' (99#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01111 
INFO: [Synth 8-6155] done synthesizing module 'start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0_shiftReg' (100#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0' (101#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s_shiftReg' (102#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s' (103#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0_shiftReg' [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0.v:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0_shiftReg' (104#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0' (105#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0_shiftReg' (106#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0' (107#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0_shiftReg' (108#1) [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/start_for_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0.v:8]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 16 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_2_proc.v:767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_2_proc.v:777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_2_proc.v:801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ipshared/5bae/hdl/verilog/Loop_2_proc.v:819]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2414.301 ; gain = 286.949 ; free physical = 5040 ; free virtual = 23065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2429.145 ; gain = 301.793 ; free physical = 6008 ; free virtual = 24057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2429.145 ; gain = 301.793 ; free physical = 6008 ; free virtual = 24057
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2435.082 ; gain = 0.000 ; free physical = 5998 ; free virtual = 24078
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/constraints/myproject_axi_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.926 ; gain = 0.000 ; free physical = 5883 ; free virtual = 23998
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2620.770 ; gain = 18.844 ; free physical = 5855 ; free virtual = 23975
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2620.770 ; gain = 493.418 ; free physical = 5983 ; free virtual = 24166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2620.770 ; gain = 493.418 ; free physical = 5983 ; free virtual = 24166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2620.770 ; gain = 493.418 ; free physical = 5984 ; free virtual = 24167
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2620.770 ; gain = 493.418 ; free physical = 5943 ; free virtual = 24215
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/Loop_1_proc700_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/\tmp_data_4_V_reg_843_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0/\tmp_data_4_V_reg_843_pp0_iter2_reg_reg[3] )
WARNING: [Synth 8-7129] Port data_V_data_5_V_dout[3] in module normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_393_reg_10569_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_393_reg_10569_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_328_reg_10651_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_328_reg_10651_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_326_reg_10635_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_326_reg_10635_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_325_reg_10628_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_325_reg_10628_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_324_reg_10621_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_324_reg_10621_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_327_reg_10645_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_327_reg_10645_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_439_reg_10784_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_439_reg_10784_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_394_reg_10733_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_394_reg_10733_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_445_reg_11739_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_445_reg_11739_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_400_reg_11356_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_400_reg_11356_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_342_reg_10950_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_342_reg_10950_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_407_reg_11405_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_407_reg_11405_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_446_reg_11745_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_446_reg_11745_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_350_reg_11005_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_350_reg_11005_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_410_reg_11425_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_410_reg_11425_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_461_reg_11907_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_461_reg_11907_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_429_reg_11548_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_429_reg_11548_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_464_reg_11967_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_464_reg_11967_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_414_reg_11457_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_414_reg_11457_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_336_reg_10926_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_336_reg_10926_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_402_reg_11368_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_402_reg_11368_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_360_reg_11080_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_360_reg_11080_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_456_reg_11871_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_456_reg_11871_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_459_reg_11894_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_459_reg_11894_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_457_reg_11876_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_457_reg_11876_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_417_reg_11472_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_417_reg_11472_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_430_reg_11556_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_430_reg_11556_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_433_reg_11582_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_433_reg_11582_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_442_reg_11722_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_442_reg_11722_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_444_reg_11734_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_444_reg_11734_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_351_reg_11010_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_351_reg_11010_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_458_reg_11887_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_458_reg_11887_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_355_reg_11040_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_355_reg_11040_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_378_reg_11196_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_378_reg_11196_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_399_reg_11350_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_399_reg_11350_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_401_reg_11361_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_401_reg_11361_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_443_reg_11727_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_443_reg_11727_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_409_reg_11418_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_409_reg_11418_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_448_reg_11757_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_448_reg_11757_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_354_reg_11031_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_354_reg_11031_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_449_reg_11766_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_449_reg_11766_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_418_reg_11478_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_418_reg_11478_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_451_reg_11778_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_451_reg_11778_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_379_reg_11203_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_379_reg_11203_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_396_reg_11327_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_396_reg_11327_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_403_reg_11374_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_403_reg_11374_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_404_reg_11381_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_404_reg_11381_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_405_reg_11389_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_405_reg_11389_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_406_reg_11395_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_406_reg_11395_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_408_reg_11410_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_408_reg_11410_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_411_reg_11431_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_411_reg_11431_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_412_reg_11439_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_412_reg_11439_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_413_reg_11448_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_413_reg_11448_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_416_reg_11464_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_416_reg_11464_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_421_reg_11496_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_421_reg_11496_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_436_reg_11606_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_436_reg_11606_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_343_reg_10956_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_343_reg_10956_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_344_reg_10964_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_344_reg_10964_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_345_reg_10971_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_345_reg_10971_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_346_reg_10979_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_346_reg_10979_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_349_reg_10997_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_349_reg_10997_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_352_reg_11017_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_352_reg_11017_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_353_reg_11024_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_353_reg_11024_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_375_reg_11172_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_375_reg_11172_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_376_reg_11179_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_376_reg_11179_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_426_reg_12757_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_426_reg_12757_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_382_reg_11219_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_382_reg_11219_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_387_reg_12610_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_387_reg_12610_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_374_reg_11163_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_374_reg_11163_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_423_reg_11508_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_423_reg_11508_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_453_reg_12906_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_453_reg_12906_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_390_reg_12621_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_390_reg_12621_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_428_reg_11539_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_428_reg_11539_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_362_reg_11096_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_362_reg_11096_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_454_reg_12912_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_454_reg_12912_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_361_reg_11086_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_361_reg_11086_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_357_reg_11059_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_357_reg_11059_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_389_reg_12615_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_389_reg_12615_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_424_reg_11517_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_424_reg_11517_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_425_reg_11525_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_425_reg_11525_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_373_reg_11155_reg[2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_517/sext_ln708_373_reg_11155_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_12_reg_832_reg[1]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_5_reg_884_reg[1]'
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_12_reg_832_reg[0]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_5_reg_884_reg[0]'
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_12_reg_832_reg[2]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_5_reg_884_reg[2]'
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_8_reg_809_reg[2]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_4_reg_879_reg[2]'
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_8_reg_809_reg[1]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_4_reg_879_reg[1]'
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_8_reg_809_reg[0]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_4_reg_879_reg[0]'
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_0_reg_792_reg[1]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_reg_849_reg[1]'
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_0_reg_792_reg[0]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_reg_849_reg[0]'
INFO: [Synth 8-3886] merging instance 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/tmp_data_V_0_reg_792_reg[2]' (FDE) to 'normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/trunc_ln1192_reg_849_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0/\tmp_data_5_V_reg_869_pp0_iter2_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_0_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_80_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_0_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_80_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_0_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_80_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_0_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][3]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_80_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_6_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_86_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_6_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_86_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_6_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][2]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_86_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_6_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][3]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_86_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_10_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][0]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_90_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_665/line_buffer_Array_V_1559_10_U/shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde_core_U/ShiftRegMem_reg[0][1]' (FDE) to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s_fu_407/kernel_data_V_90_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0/ap_done_reg_reg)
WARNING: [Synth 8-7129] Port data_8_V_read[1] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_8_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s_fu_381/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s_fu_596/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s_fu_167/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s_fu_217/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s_fu_331/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/\trunc_ln_reg_236_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port data_8_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_20_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_23_V_read[1] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_23_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_30_V_read[1] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_30_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2_V_read[1] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_20_V_read[1] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_20_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_26_V_read[1] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_26_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_32_V_read[1] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_32_V_read[0] in module dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s_fu_123/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_143/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s_fu_208/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/\grp_compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_143/call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 2620.770 ; gain = 493.418 ; free physical = 2784 ; free virtual = 21663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2620.770 ; gain = 493.418 ; free physical = 2594 ; free virtual = 21587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:47 . Memory (MB): peak = 2647.762 ; gain = 520.410 ; free physical = 2103 ; free virtual = 21496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_1_3/\Loop_1_proc700_U0/trunc_ln583_reg_761_reg[1] )
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer6_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer6_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer6_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer6_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer5_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer5_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer5_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer5_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer27_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer27_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer27_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer27_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer4_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer4_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer32_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer32_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer32_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer32_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer22_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer22_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer22_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer22_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer23_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer23_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer23_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer23_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer4_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer4_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer26_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer26_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/myproject_U0/layer26_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/in_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/in_local_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/in_local_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/out_local_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/out_local_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/out_local_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_3/out_local_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/myproject_U0/layer15_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/myproject_U0/layer15_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/myproject_U0/layer15_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/myproject_U0/layer15_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/myproject_U0/layer16_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/myproject_U0/layer16_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/myproject_U0/layer16_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_0/myproject_U0/layer16_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer12_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer13_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer9_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer9_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer9_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer9_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1_1/myproject_U0/layer14_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:59 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 1013 ; free virtual = 20672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:02:07 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 797 ; free virtual = 20691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:02:07 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 796 ; free virtual = 20691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 768 ; free virtual = 20703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:10 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 767 ; free virtual = 20703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:02:10 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 767 ; free virtual = 20708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:02:10 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 765 ; free virtual = 20708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1951|
|2     |LUT1     |   795|
|3     |LUT2     |  5782|
|4     |LUT3     |  5903|
|5     |LUT4     |  4754|
|6     |LUT5     |  3656|
|7     |LUT6     |  8643|
|8     |MUXCY    |     4|
|9     |MUXF7    |    11|
|10    |MUXF8    |     3|
|11    |RAMB18E1 |   215|
|14    |RAMB36E1 |    19|
|15    |SRL16E   |     1|
|16    |SRLC32E  |   642|
|17    |FDRE     | 24914|
|18    |FDSE     |   137|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:10 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 765 ; free virtual = 20708
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:02:09 . Memory (MB): peak = 2659.688 ; gain = 340.711 ; free physical = 5047 ; free virtual = 25027
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:02:13 . Memory (MB): peak = 2659.688 ; gain = 532.336 ; free physical = 5077 ; free virtual = 25030
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2659.688 ; gain = 0.000 ; free physical = 5060 ; free virtual = 25033
INFO: [Netlist 29-17] Analyzing 2203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.789 ; gain = 0.000 ; free physical = 5002 ; free virtual = 24998
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
532 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:20 . Memory (MB): peak = 2703.789 ; gain = 576.438 ; free physical = 5136 ; free virtual = 25138
INFO: [Common 17-1381] The checkpoint '/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myproject_axi_0_0, cache-ID = 9b280d9d25818600
INFO: [Coretcl 2-1174] Renamed 579 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jeanleo2/hls4ml2/estimate_depth_example/hls4ml_prj_pynq/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/design_1_myproject_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myproject_axi_0_0_utilization_synth.rpt -pb design_1_myproject_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 25 15:24:00 2025...
