# Digital Design
## Courses
### Digital Logic 
| Instructor | Affiliation | Material | Notes |
| ------------- | ------------- | ------------- | ------------- |
| [Dr. Ayman Wahba](https://www.linkedin.com/in/ayman-wahba-a8661a6/)  | Ain Shams University  | [Lectures](https://www.youtube.com/playlist?list=PLBt5ZQGn4YKTD2mVI1eBwAVR1gsqpWkwg), [Sheets](https://drive.google.com/drive/folders/12UeIoxlNAUl6HHyeVsIsW0T9RDRUZ4u1?fbclid=IwAR2nMn1cPCxkjxyySOS-qeEJfU5Pu_6HPQnukfjlwo1oOWkd-_5Hz52eZis), [Project](https://drive.google.com/drive/folders/1s5MosT41mBLJQygD_XwOPDtJ-Zpq9RJ5?fbclid=IwAR2nMn1cPCxkjxyySOS-qeEJfU5Pu_6HPQnukfjlwo1oOWkd-_5Hz52eZis) | |
| [Dr. Waleed Yousef](https://www.facebook.com/DrWaleedAYousef)  | Helwan University  | [Lectures](https://www.youtube.com/playlist?list=PLoK2Lr1miEm8b6Vv5zAfsbMEPZ1C7fCQw), [Reference](https://docs.google.com/file/d/0B8-drkZsESDnN2NmYTQxYjQtYTMwZi00N2IzLTkxNjgtZjI1NTZiN2FjNDli/edit?resourcekey=0-Yk8bAsCt9I5epBNFTG8KMQ), [Course Materials](https://github.com/DrWaleedAYousef/Teaching/tree/master/DigitalDesign) | Have labs using VHDL |
| [Dr. Karim Banawan](https://www.linkedin.com/in/karim-banawan-1102a314/)  | Alexandria University  | [Lectures](https://www.youtube.com/playlist?list=PL7GqrInXz8moRB4y9iN2JT3QpgsoD2Zza), [Labs](https://www.youtube.com/playlist?list=PLsQ4C4Z7-AFaTfqPflnFQQicTU79_BLr0), [Course Materials](https://drive.google.com/drive/u/0/folders/1CT3oWHsunNCM3ZEyQA5ugd-Kk01echEe?fbclid=IwAR2mSm2xIb-D3Rf9KQoCnuPqgLNuWBs4I2JBeWfrhkRHh10YDxARt__6wVA) | |

### HDLs



| Instructor | Affiliation | Material | Notes |
| ------------- | ------------- | ------------- | ------------- |
| [Eng. Khalid Essam](https://www.facebook.com/k.e.elsayed) | Alexandria University | [Tutorials](https://www.youtube.com/playlist?list=PLSFM7g7ViTRJeN5ifOi6_mE4dMUYft_e4), [Course Materials](https://courseske.blogspot.com/) | VHDL |
| [Dr. Anas Salah Eddin](https://www.linkedin.com/in/anas-salah-eddin-857b47b/) | Cal Poly Pomona University | [Tutrials](https://www.youtube.com/playlist?list=PL-iIOnHwN7NXw01eBDR7wI8KzGK4mu8Sr) | Verilog |
