From 5765c3ecee627f699ae1590e5bd7e4e85681f224 Mon Sep 17 00:00:00 2001
From: Delbegue C <cdelbegue@reflexces.com>
Date: Thu, 05 Jan 2023 13:27:10 +0100
Subject: [PATCH] add achilles devicetree

---
 .../arm/boot/dts/socfpga_arria10_achilles.dts |  30 ++++
 .../boot/dts/socfpga_arria10_achilles.dtsi    | 162 ++++++++++++++++++
 .../dts/socfpga_arria10_achilles_v2_indus.dts |  29 ++++
 .../dts/socfpga_arria10_achilles_v2_lite.dts  |  29 ++++
 .../dts/socfpga_arria10_achilles_v2_turbo.dts |  29 ++++
 5 file changed, 279 insertions(+)
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_achilles.dts
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_achilles.dtsi
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_achilles_v2_indus.dts
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_achilles_v2_lite.dts
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_achilles_v2_turbo.dts

diff --git a/arch/arm/boot/dts/socfpga_arria10_achilles.dts b/arch/arm/boot/dts/socfpga_arria10_achilles.dts
new file mode 100644
index 000000000000..7b97ab112584
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_achilles.dts
@@ -0,0 +1,30 @@
+/*
+ * Copyright (C) 2023 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10_achilles.dtsi"
+
+/ {
+	model = "REFLEX CES Achilles SOM";
+	compatible = "altr,socfpga-arria10", "altr,socfpga";
+
+	memory@0 {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0xC0000000>; /* 3GB */
+	};
+};
diff --git a/arch/arm/boot/dts/socfpga_arria10_achilles.dtsi b/arch/arm/boot/dts/socfpga_arria10_achilles.dtsi
new file mode 100644
index 000000000000..06a70db8b48b
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_achilles.dtsi
@@ -0,0 +1,162 @@
+/*
+ * Copyright (C) 2023 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10.dtsi"
+
+/ {
+	compatible = "altr,socfpga-arria10", "altr,socfpga";
+	chassis-type = "embedded";
+
+	aliases {
+		ethernet0 = &gmac1;
+		ethernet1 = &gmac2;
+		serial0 = &uart0;
+	};
+
+	chosen {
+		bootargs = "earlyprintk";
+		stdout-path = "serial0:115200n8";
+	};
+
+	soc {
+		clkmgr@ffd04000 {
+			clocks {
+				osc1 {
+					clock-frequency = <25000000>;
+				};
+			};
+		};
+	};
+};
+
+&mmc {
+	status = "okay";
+	cap-sd-highspeed;
+	broken-cd;
+	bus-width = <8>;
+};
+
+&eccmgr {
+	sdmmca-ecc@ff8c2c00 {
+		compatible = "altr,socfpga-sdmmc-ecc";
+		reg = <0xff8c2c00 0x400>;
+		altr,ecc-parent = <&mmc>;
+		interrupts = <15 IRQ_TYPE_LEVEL_HIGH>,
+					 <47 IRQ_TYPE_LEVEL_HIGH>,
+					 <16 IRQ_TYPE_LEVEL_HIGH>,
+					 <48 IRQ_TYPE_LEVEL_HIGH>;
+		};
+};
+
+&gmac1 {
+	phy-mode = "rgmii";
+	phy-addr = <0xffffffff>; /* probe for phy addr */
+
+	/*
+	 * These skews assume the user's FPGA design is adding 600ps of delay
+	 * for TX_CLK on Arria 10.
+	 *
+	 * All skews are offset since hardware skew values for the ksz9031
+	 * range from a negative skew to a positive skew.
+	 * See the micrel-ksz90x1.txt Documentation file for details.
+	 */
+	txd0-skew-ps = <0>; /* -420ps */
+	txd1-skew-ps = <0>; /* -420ps */
+	txd2-skew-ps = <0>; /* -420ps */
+	txd3-skew-ps = <0>; /* -420ps */
+	rxd0-skew-ps = <420>; /* 0ps */
+	rxd1-skew-ps = <420>; /* 0ps */
+	rxd2-skew-ps = <420>; /* 0ps */
+	rxd3-skew-ps = <420>; /* 0ps */
+	txen-skew-ps = <0>; /* -420ps */
+	txc-skew-ps = <1860>; /* 960ps */
+	rxdv-skew-ps = <420>; /* 0ps */
+	rxc-skew-ps = <1680>; /* 780ps */
+	max-frame-size = <3800>;
+	status = "okay";
+};
+
+&gmac2 {
+	phy-mode = "rgmii";
+	phy-addr = <0xffffffff>; /* probe for phy addr */
+
+	/*
+	 * These skews assume the user's FPGA design is adding 600ps of delay
+	 * for TX_CLK on Arria 10.
+	 *
+	 * All skews are offset since hardware skew values for the ksz9031
+	 * range from a negative skew to a positive skew.
+	 * See the micrel-ksz90x1.txt Documentation file for details.
+	 */
+	txd0-skew-ps = <0>; /* -420ps */
+	txd1-skew-ps = <0>; /* -420ps */
+	txd2-skew-ps = <0>; /* -420ps */
+	txd3-skew-ps = <0>; /* -420ps */
+	rxd0-skew-ps = <420>; /* 0ps */
+	rxd1-skew-ps = <420>; /* 0ps */
+	rxd2-skew-ps = <420>; /* 0ps */
+	rxd3-skew-ps = <420>; /* 0ps */
+	txen-skew-ps = <0>; /* -420ps */
+	txc-skew-ps = <1860>; /* 960ps */
+	rxdv-skew-ps = <420>; /* 0ps */
+	rxc-skew-ps = <1680>; /* 780ps */
+	max-frame-size = <3800>;
+	status = "okay";
+};
+
+&gpio2 {
+	status = "okay";
+};
+
+&i2c0 {
+	status = "okay";
+
+	speed-mode = <0>;
+	clock-frequency = <100000>;
+	i2c-sda-falling-time-ns = <500>;
+	i2c-scl-falling-time-ns = <500>;
+
+	tempsensor@48 {
+		compatible = "ti,tmp102";
+		reg = <0x48>;
+	};
+
+	rtc@51 {
+		compatible = "nxp,pcf8563";
+		reg = <0x51>;
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c02";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&uart0 {
+	status = "okay";
+};
+
+&usb1 {
+	status = "okay";
+	disable-over-current;
+};
+
+&watchdog1 {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/socfpga_arria10_achilles_v2_indus.dts b/arch/arm/boot/dts/socfpga_arria10_achilles_v2_indus.dts
new file mode 100644
index 000000000000..82c7ab2a53c8
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_achilles_v2_indus.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2023 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10_achilles.dtsi"
+
+/ {
+	model = "reflexces,achilles-v2-indus";
+
+	memory@0 {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0x80000000>; /* 2GB */
+	};
+};
diff --git a/arch/arm/boot/dts/socfpga_arria10_achilles_v2_lite.dts b/arch/arm/boot/dts/socfpga_arria10_achilles_v2_lite.dts
new file mode 100644
index 000000000000..947803e1ca0f
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_achilles_v2_lite.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2023 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10_achilles.dtsi"
+
+/ {
+	model = "reflexces,achilles-v2-lite";
+
+	memory@0 {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0x80000000>; /* 2GB */
+	};
+};
diff --git a/arch/arm/boot/dts/socfpga_arria10_achilles_v2_turbo.dts b/arch/arm/boot/dts/socfpga_arria10_achilles_v2_turbo.dts
new file mode 100644
index 000000000000..a052b9c6a038
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_achilles_v2_turbo.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2023 REFLEX CES <www.reflexces.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program.  If not, see <http://www.gnu.org/licenses/>.
+ */
+
+/dts-v1/;
+#include "socfpga_arria10_achilles.dtsi"
+
+/ {
+	model = "reflexces,achilles-v2-turbo";
+
+	memory@0 {
+		name = "memory";
+		device_type = "memory";
+		reg = <0x0 0xC0000000>; /* 3GB */
+	};
+};
-- 
2.25.1

