[{"DBLP title": "Accelerating Radiative Transfer Simulation with GPU-FPGA Cooperative Computation.", "DBLP authors": ["Ryohei Kobayashi", "Norihisa Fujita", "Yoshiki Yamaguchi", "Taisuke Boku", "Kohji Yoshikawa", "Makito Abe", "Masayuki Umemura"], "year": 2020, "MAG papers": [{"PaperId": 3046272470, "PaperTitle": "accelerating radiative transfer simulation with gpu fpga cooperative computation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tsukuba": 7.0}}], "source": "ES"}, {"DBLP title": "BWOLF: Bit-Width Optimization for Statistical Divergence with -Logarithmic Functions.", "DBLP authors": ["Qian Xu", "Guowei Sun", "Gang Qu"], "year": 2020, "MAG papers": [{"PaperId": 3046573032, "PaperTitle": "bwolf bit width optimization for statistical divergence with logarithmic functions", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 3.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Stream-based Tensor Unit with Variable-Precision Posit Arithmetic.", "DBLP authors": ["Nuno Neves", "Pedro Tom\u00e1s", "Nuno Roma"], "year": 2020, "MAG papers": [{"PaperId": 3046615721, "PaperTitle": "reconfigurable stream based tensor unit with variable precision posit arithmetic", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"inesc id": 1.0, "instituto superior tecnico": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Network Microburst Analysis System with Flow Specification and Efficient Packet Capturing.", "DBLP authors": ["Shuhei Yoshida", "Yuta Ukon", "Shoko Ohteru", "Hiroyuki Uzawa", "Namiko Ikeda", "Koyo Nitta"], "year": 2020, "MAG papers": [{"PaperId": 3046919000, "PaperTitle": "fpga based network microburst analysis system with flow specification and efficient packet capturing", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nippon telegraph and telephone": 6.0}}], "source": "ES"}, {"DBLP title": "FPGAs in the Datacenters: the Case of Parallel Hybrid Super Scalar String Sample Sort.", "DBLP authors": ["Mikhail Asiatici", "Damian Maiorano", "Paolo Ienne"], "year": 2020, "MAG papers": [{"PaperId": 3046334334, "PaperTitle": "fpgas in the datacenters the case of parallel hybrid super scalar string sample sort", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "polytechnic university of turin": 1.0}}], "source": "ES"}, {"DBLP title": "Combining Fixed-Point and SORN Arithmetic in a MIMO BPSK-Symbol Detection Architecture.", "DBLP authors": ["Moritz B\u00e4rthel", "Jochen Rust", "Steffen Paul"], "year": 2020, "MAG papers": [{"PaperId": 3046801126, "PaperTitle": "combining fixed point and sorn arithmetic in a mimo bpsk symbol detection architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic Sharing in Multi-accelerators of Neural Networks on an FPGA Edge Device.", "DBLP authors": ["Hsin-Yu Ting", "Tootiya Giyahchi", "Ardalan Amiri Sani", "Eli Bozorgzadeh"], "year": 2020, "MAG papers": [{"PaperId": 3046471834, "PaperTitle": "dynamic sharing in multi accelerators of neural networks on an fpga edge device", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "A New Hardware Approach to Self-Organizing Maps.", "DBLP authors": ["Leonardo Alves Dias", "Maria G. F. Coutinho", "Elena I. Gaura", "Marcelo A. C. Fernandes"], "year": 2020, "MAG papers": [{"PaperId": 3046719461, "PaperTitle": "a new hardware approach to self organizing maps", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"coventry university": 2.0, "federal university of rio grande do norte": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and Accurate Training of Ensemble Models with FPGA-based Switch.", "DBLP authors": ["Jiuxi Meng", "Ce Guo", "Nadeen Gebara", "Wayne Luk"], "year": 2020, "MAG papers": [{"PaperId": 3046884352, "PaperTitle": "fast and accurate training of ensemble models with fpga based switch", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "An Efficient Convolution Engine based on the \u00c0-trous Spatial Pyramid Pooling.", "DBLP authors": ["Cristian Sestito", "Fanny Spagnolo", "Pasquale Corsonello", "Stefania Perri"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Architecture Support for FPGA Multi-tenancy in the Cloud.", "DBLP authors": ["Joel Mandebi Mbongue", "Alex Shuping", "Pankaj Bhowmik", "Christophe Bobda"], "year": 2020, "MAG papers": [{"PaperId": 3046533048, "PaperTitle": "architecture support for fpga multi tenancy in the cloud", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of florida": 4.0}}, {"PaperId": 3034374135, "PaperTitle": "architecture support for fpga multi tenancy in the cloud", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of florida": 4.0}}], "source": "ES"}, {"DBLP title": "Improved Side-Channel Resistance by Dynamic Fault-Injection Countermeasures.", "DBLP authors": ["Jan Richter-Brockmann", "Tim G\u00fcneysu"], "year": 2020, "MAG papers": [{"PaperId": 3046581126, "PaperTitle": "improved side channel resistance by dynamic fault injection countermeasures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ruhr university bochum": 2.0}}, {"PaperId": 3037785221, "PaperTitle": "improved side channel resistance by dynamic fault injection countermeasures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ruhr university bochum": 2.0}}], "source": "ES"}, {"DBLP title": "Termination detection for fine-grained message-passing architectures.", "DBLP authors": ["Matthew Naylor", "Simon W. Moore", "Andrey Mokhov", "David B. Thomas", "Jonathan R. Beaumont", "Shane T. Fleming", "A. Theodore Markettos", "Thomas Bytheway", "Andrew D. Brown"], "year": 2020, "MAG papers": [{"PaperId": 3045060554, "PaperTitle": "termination detection for fine grained message passing architectures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cambridge": 4.0, "newcastle university": 1.0, "imperial college london": 2.0, "university of southampton": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Message from the Conference Chairs - ASAP 2020.", "DBLP authors": ["Dirk Koch", "Frank Hannig", "Javier Navaridas"], "year": 2020, "MAG papers": [{"PaperId": 3046504833, "PaperTitle": "message from the conference chairs asap 2020", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of erlangen nuremberg": 1.0, "university of manchester": 1.0}}], "source": "ES"}, {"DBLP title": "Temporal Motionless Analysis of Video using CNN in MPSoC.", "DBLP authors": ["Somdip Dey", "Amit Kumar Singh", "Dilip Kumar Prasad", "Klaus D. McDonald-Maier"], "year": 2020, "MAG papers": [{"PaperId": 2914835729, "PaperTitle": "temporal motionless analysis of video using cnn in mpsoc", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of essex": 3.0}}], "source": "ES"}, {"DBLP title": "ParaHist: FPGA Implementation of Parallel Event-Based Histogram for Optical Flow Calculation.", "DBLP authors": ["Mohammad Pivezhandi", "Phillip H. Jones", "Joseph Zambreno"], "year": 2020, "MAG papers": [{"PaperId": 3046532581, "PaperTitle": "parahist fpga implementation of parallel event based histogram for optical flow calculation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA-Accelerated Time Series Mining on Low-Power IoT Devices.", "DBLP authors": ["Seongyoung Kang", "Jinyeong Moon", "Sang-Woo Jun"], "year": 2020, "MAG papers": [{"PaperId": 3046408983, "PaperTitle": "fpga accelerated time series mining on low power iot devices", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kookmin university": 1.0, "florida state university": 1.0, "university of california irvine": 1.0}}], "source": "ES"}, {"DBLP title": "Anytime Floating-Point Addition and Multiplication-Concepts and Implementations.", "DBLP authors": ["Marcel Brand", "Michael Witterauf", "Alberto Bosio", "J\u00fcrgen Teich"], "year": 2020, "MAG papers": [{"PaperId": 3046866487, "PaperTitle": "anytime floating point addition and multiplication concepts and implementations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of erlangen nuremberg": 3.0, "institut des nanotechnologies de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "A Template-based Framework for Exploring Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Artur Podobas", "Kentaro Sano", "Satoshi Matsuoka"], "year": 2020, "MAG papers": [{"PaperId": 3046659719, "PaperTitle": "a template based framework for exploring coarse grained reconfigurable architectures", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hamamu: Specializing FPGAs for ML Applications by Adding Hard Matrix Multiplier Blocks.", "DBLP authors": ["Aman Arora", "Zhigang Wei", "Lizy K. John"], "year": 2020, "MAG papers": [{"PaperId": 3046638030, "PaperTitle": "hamamu specializing fpgas for ml applications by adding hard matrix multiplier blocks", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware Acceleration of Large Scale GCN Inference.", "DBLP authors": ["Bingyi Zhang", "Hanqing Zeng", "Viktor K. Prasanna"], "year": 2020, "MAG papers": [{"PaperId": 3046757167, "PaperTitle": "hardware acceleration of large scale gcn inference", "Year": 2020, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Design Space Exploration for Softmax Implementations.", "DBLP authors": ["Zhigang Wei", "Aman Arora", "Pragenesh Patel", "Lizy Kurian John"], "year": 2020, "MAG papers": [{"PaperId": 3046387293, "PaperTitle": "design space exploration for softmax implementations", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of texas at austin": 4.0}}], "source": "ES"}, {"DBLP title": "Array Aware Training/Pruning: Methods for Efficient Forward Propagation on Array-based Neural Network Accelerators.", "DBLP authors": ["Krishna Teja Chitty-Venkata", "Arun K. Somani"], "year": 2020, "MAG papers": [{"PaperId": 3046770517, "PaperTitle": "array aware training pruning methods for efficient forward propagation on array based neural network accelerators", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "Condensing an overload of parallel computing ingredients into a single architecture recipe.", "DBLP authors": ["Riadh Ben Abdelhamid", "Yoshiki Yamaguchi", "Taisuke Boku"], "year": 2020, "MAG papers": [{"PaperId": 3046294028, "PaperTitle": "condensing an overload of parallel computing ingredients into a single architecture recipe", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of tsukuba": 3.0}}], "source": "ES"}, {"DBLP title": "Training Neural Nets using only an Approximate Tableless LNS ALU.", "DBLP authors": ["Mark G. Arnold", "Ed Chester", "Corey Johnson"], "year": 2020, "MAG papers": [{"PaperId": 3046792097, "PaperTitle": "training neural nets using only an approximate tableless lns alu", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Design Methodology for Post-Moore's Law Accelerators: The Case of a Photonic Neuromorphic Processor.", "DBLP authors": ["Armin Mehrabian", "Volker J. Sorger", "Tarek A. El-Ghazawi"], "year": 2020, "MAG papers": [{"PaperId": 3046322998, "PaperTitle": "a design methodology for post moore s law accelerators the case of a photonic neuromorphic processor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"george washington university": 3.0}}, {"PaperId": 3034278826, "PaperTitle": "a design methodology for post moore s law accelerators the case of a photonic neuromorphic processor", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"george washington university": 3.0}}], "source": "ES"}, {"DBLP title": "SLATE: Managing Heterogeneous Cloud Functions.", "DBLP authors": ["Jessica Vandebon", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk", "Eriko Nurvitadhi", "Mishali Naik"], "year": 2020, "MAG papers": [{"PaperId": 3046755796, "PaperTitle": "slate managing heterogeneous cloud functions", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"imperial college london": 3.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Floating-Point Implementation of the Probit Function on FPGAs.", "DBLP authors": ["Mioara Joldes", "Bogdan Pasca"], "year": 2020, "MAG papers": [{"PaperId": 3037522256, "PaperTitle": "efficient floating point implementation of the probit function on fpgas", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 1.0, "centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "A Parallel-friendly Majority Gate to Accelerate In-memory Computation.", "DBLP authors": ["John Reuben", "Stefan Pechmann"], "year": 2020, "MAG papers": [{"PaperId": 3046920646, "PaperTitle": "a parallel friendly majority gate to accelerate in memory computation", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of erlangen nuremberg": 1.0, "university of bayreuth": 1.0}}], "source": "ES"}, {"DBLP title": "Persistent Fault Analysis of Neural Networks on FPGA-based Acceleration System.", "DBLP authors": ["Dawen Xu", "Ziyang Zhu", "Cheng Liu", "Ying Wang", "Huawei Li", "Lei Zhang", "Kwang-Ting Cheng"], "year": 2020, "MAG papers": [{"PaperId": 3046750121, "PaperTitle": "persistent fault analysis of neural networks on fpga based acceleration system", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chinese academy of sciences": 6.0, "hong kong university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient FeFET Crossbar Accelerator for Binary Neural Networks.", "DBLP authors": ["Taha Soliman", "Ricardo Olivo", "Tobias Kirchner", "Cecilia De la Parra", "Maximilian Lederer", "Thomas K\u00e4mpfe", "Andre Guntoro", "Norbert Wehn"], "year": 2020, "MAG papers": [{"PaperId": 3046549256, "PaperTitle": "efficient fefet crossbar accelerator for binary neural networks", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"bosch": 4.0}}], "source": "ES"}, {"DBLP title": "A System for Generating Non-Uniform Random Variates using Graphene Field-Effect Transistors.", "DBLP authors": ["Nathaniel Joseph Tye", "James Timothy Meech", "Bilgesu Arif Bilgin", "Phillip Stanley-Marbell"], "year": 2020, "MAG papers": [{"PaperId": 3021586309, "PaperTitle": "a system for generating non uniform random variates using graphene field effect transistors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cambridge": 4.0}}, {"PaperId": 3101251606, "PaperTitle": "a system for generating non uniform random variates using graphene field effect transistors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of cambridge": 4.0}}], "source": "ES"}, {"DBLP title": "Optimizing Grouped Convolutions on Edge Devices.", "DBLP authors": ["Perry Gibson", "Jos\u00e9 Cano", "Jack Turner", "Elliot J. Crowley", "Michael F. P. O'Boyle", "Amos J. Storkey"], "year": 2020, "MAG papers": [{"PaperId": 3046503725, "PaperTitle": "optimizing grouped convolutions on edge devices", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of glasgow": 3.0, "university of edinburgh": 3.0}}, {"PaperId": 3036077711, "PaperTitle": "optimizing grouped convolutions on edge devices", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of edinburgh": 3.0, "university of glasgow": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Cost DNN Hardware Accelerator for Wearable, High-Quality Cardiac Arrythmia Detection.", "DBLP authors": ["Johnson Loh", "Jianan Wen", "Tobias Gemmeke"], "year": 2020, "MAG papers": [{"PaperId": 3046922233, "PaperTitle": "low cost dnn hardware accelerator for wearable high quality cardiac arrythmia detection", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"rwth aachen university": 3.0}}], "source": "ES"}]