{"vcs1":{"timestamp_begin":1695552761.831892357, "rt":17.93, "ut":16.47, "st":0.67}}
{"vcselab":{"timestamp_begin":1695552779.861805259, "rt":1.33, "ut":0.56, "st":0.18}}
{"link":{"timestamp_begin":1695552781.266716128, "rt":0.67, "ut":0.45, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695552761.136612335}
{"VCS_COMP_START_TIME": 1695552761.136612335}
{"VCS_COMP_END_TIME": 1695552782.121543414}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f"}
{"vcs1": {"peak_mem": 386628}}
{"stitch_vcselab": {"peak_mem": 227836}}
