<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver canps v2_1: xcanps_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xcanps_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aca9eb3a2aa07e9efd31ac8c83a05b57a">XCANPS_HW_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#afa75ffdfd5ce5f0f19a0b1c583a0b6c3">XCANPS_TXBUF_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;XCANPS_TXHPB_ID_OFFSET</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aa405e7a2e1ddf872d8bc02a05f0adeab">XCANPS_TXBUF_DLC_OFFSET</a>&nbsp;&nbsp;&nbsp;XCANPS_TXHPB_DLC_OFFSET</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ad968b22db1079bec48ac27684f34a5e5">XCANPS_TXBUF_DW1_OFFSET</a>&nbsp;&nbsp;&nbsp;XCANPS_TXHPB_DW1_OFFSET</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aefcd0a123d760e519b90f7afdbab4aa6">XCANPS_TXBUF_DW2_OFFSET</a>&nbsp;&nbsp;&nbsp;XCANPS_TXHPB_DW2_OFFSET</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a00332bb0aa9a1a67d0e64887369e759b">XCANPS_RXFWIR_RXFLL_MASK</a>&nbsp;&nbsp;&nbsp;XCANPS_WIR_FW_MASK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a6d4277fa0965a5c80a424e5ca60ededf">XCANPS_RXWIR_OFFSET</a>&nbsp;&nbsp;&nbsp;XCANPS_WIR_OFFSET</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ab63780641e401273577d26019b1354c8">XCANPS_IXR_RXFLL_MASK</a>&nbsp;&nbsp;&nbsp;XCANPS_IXR_RXFWMFLL_MASK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a6bace9f8a3ecc5df69b5e9611deaa47c">XCanPs_ReadReg</a>(BaseAddr, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a54552fe78115d81806e23a03646efb55">XCanPs_WriteReg</a>(BaseAddr, RegOffset, Data)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets for the CAN. Each register is 32 bits.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp6b264d69376e5abb66a3e085b6945ce2"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#afb27f73bff57c437925c094d2accbeca">XCANPS_SRR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a91d2e7710b05c1f1999d26ec4786fe7f">XCANPS_MSR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a9da53efdc3565439b3a73e896ac2256f">XCANPS_BRPR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#af746ee190f7157c3508ed6a40a87a69a">XCANPS_BTR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a116d4c70b44ccceacd85b97f93caffed">XCANPS_ECR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a9fcd5569b88b35770450468eb08ba7ea">XCANPS_ESR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ab03b1427d6741629e7c78dccfa818dff">XCANPS_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#af4dd00135421b512fc9c7eb7ce6b67bc">XCANPS_ISR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x1C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ad534c55a73e054745c04c3adada42a7a">XCANPS_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ad00a5deeda33258d922282e6fa62e876">XCANPS_ICR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a9548e23d85404e5d7c99dba105d0ace0">XCANPS_TCR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#afc95b4cb9252a27181088ceb7ea55368">XCANPS_WIR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x2C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#acb31377ed96f3942ad04a2d1cc671e0b">XCANPS_TXFIFO_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x30</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#af75023bc197ce872c17549d713df9554">XCANPS_TXFIFO_DLC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x34</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#acd9cd2454a08413ca93d0d930259a512">XCANPS_TXFIFO_DW1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x38</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a013a534f0c8c386429c5cfb9c513f114">XCANPS_TXFIFO_DW2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x3C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a5c6477d3dc9fa44898e0c45848784fd3">XCANPS_TXHPB_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a77cb2726abe4719e42371b4925de121c">XCANPS_TXHPB_DLC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x44</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a69e8639d7e62a61f25cff6be0637bee2">XCANPS_TXHPB_DW1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x48</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a44b907a14b92140955ab6a16fe0264d8">XCANPS_TXHPB_DW2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x4C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a1e35a066151075f0f6b1fc6fa826db87">XCANPS_RXFIFO_ID_OFFSET</a>&nbsp;&nbsp;&nbsp;0x50</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a5df39d1c1c96a98151789ec1e4e75d97">XCANPS_RXFIFO_DLC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x54</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ab81486ca8fa93c5e000320dada489d42">XCANPS_RXFIFO_DW1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x58</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#af0b0033445dd41c7d603fb27b2f0bf49">XCANPS_RXFIFO_DW2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x5C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a8525441daf41ee14d7d27f23408861e4">XCANPS_AFR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x60</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a6a46ac3e01263720489d12d2434f8da6">XCANPS_AFMR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a0276ddb753573f4e0e7e13a5fa67b2c8">XCANPS_AFIR1_OFFSET</a>&nbsp;&nbsp;&nbsp;0x68</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aeb3aa3cbaec57000d6277186cec0d9bc">XCANPS_AFMR2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x6C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a4c3499a588eaaf69085cc430ebb307d4">XCANPS_AFIR2_OFFSET</a>&nbsp;&nbsp;&nbsp;0x70</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a7e207d923ee0ac71efb22f54e1026189">XCANPS_AFMR3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x74</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a3ccf7c7b51e73147c839cf304434e197">XCANPS_AFIR3_OFFSET</a>&nbsp;&nbsp;&nbsp;0x78</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aebde5cf5bdaa29b3701b33609a4416c0">XCANPS_AFMR4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x7C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a0df09bfd99ee8271149cd25cc0cde463">XCANPS_AFIR4_OFFSET</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>
<tr><td colspan="2"><div class="groupHeader">Software Reset Register (SRR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0fd0c6deeacae47306aa5979fda0cdc3"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aa8660e9bf0230cccd37ef328184411ca">XCANPS_SRR_CEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a4f344431790c6daf1fa330afdafa0bb6">XCANPS_SRR_SRST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mode Select Register (MSR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb78a4747ef390cda3bc3a2789a825504"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a68373b2f799e7da7d8c508ebcd1dc4f7">XCANPS_MSR_SNOOP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a860c6a31f77ddf683c86b8001bdf67e7">XCANPS_MSR_LBACK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#af36c6eced1dfccdfc5729e56795b5ee5">XCANPS_MSR_SLEEP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Baud Rate Prescaler register (BRPR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp92e9cda662e969ce48f872052db5d20d"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a94395d3db59f8f9ecbfea9daabe267fa">XCANPS_BRPR_BRP_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit Timing Register (BTR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp64edf24b9db567f07d8bb176d85c60e8"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ab2fa448aceee2ee7380128f1f56ab76c">XCANPS_BTR_SJW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000180</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#acef7d7d60affa993ff2a9ca913bef3ca">XCANPS_BTR_SJW_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ac1d9027df8de8ce8fb521677251601aa">XCANPS_BTR_TS2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a1c1d508084a512e4f62a8a7376c396e6">XCANPS_BTR_TS2_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aa00268720875bafc99c8bb93d8d1094e">XCANPS_BTR_TS1_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Error Counter Register (ECR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp50d73c7a6f4e52612d441bba809acfa7"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a431d070fafedc970ffbd0b4332aece9e">XCANPS_ECR_REC_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a8d881e7ccf954df2f22ddf66b9edc6fb">XCANPS_ECR_REC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a978194cae1bbb8c72bbf5606bbcb95fb">XCANPS_ECR_TEC_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Error Status Register (ESR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5611a43290d1689c0e62a48b8227f3c3"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a5bcb1b889c3e08833d9e043372b183e4">XCANPS_ESR_ACKER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a89a98d7041f10767396ae048179a3b89">XCANPS_ESR_BERR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#abf556c44e2049c14c39d735be4b6e810">XCANPS_ESR_STER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a9f8e78fa8cf400ca661beb1a23feb95e">XCANPS_ESR_FMER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#adabf3de36b51ec7f67d520625cec08c4">XCANPS_ESR_CRCER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status Register (SR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe00a27917ebe6f0590601602afe21782"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a94ac17fbb55d32c3b00cd9209240b99e">XCANPS_SR_SNOOP_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a395ca492e1b1699df527987b3d1b5982">XCANPS_SR_ACFBSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ad9255c34d0981002d1b06825ba872c53">XCANPS_SR_TXFLL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a1785ab9ad6f36795a567d7503afda2b8">XCANPS_SR_TXBFLL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a30d3e067e1af42eb938703bd67dcd44f">XCANPS_SR_ESTAT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000180</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a8a7040d6bc97c1a14d3e0202938cd2eb">XCANPS_SR_ESTAT_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a4458d7f97a53daf578629a72116ef6b0">XCANPS_SR_ERRWRN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a1fed347617a45fbd4aed22079e84e60c">XCANPS_SR_BBSY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a1e46e3e1025b91629fd927a10d9790ba">XCANPS_SR_BIDLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a6431dce1e634178247a140c6635597e4">XCANPS_SR_NORMAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a5c19dc6a17f0d0d01e89fd1d667ed335">XCANPS_SR_SLEEP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aaaad1372ab538abe678de61e874d2031">XCANPS_SR_LBACK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a370aed28013318d6fccaddb6c39dd8f4">XCANPS_SR_CONFIG_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Status/Enable/Clear Register Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7cbaa2bcce061b8594355f172900238e"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aae5de1da0ece29ccfca9d884c55b9bf8">XCANPS_IXR_TXFEMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ae0079b661baab2a690b6beab2e259e86">XCANPS_IXR_TXFWMEMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#afe154f7d522c1a8e7e26f20d1e8df897">XCANPS_IXR_RXFWMFLL_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aa85aec590359fff45d33d12edb43d1fd">XCANPS_IXR_WKUP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a83a79d0a328234c542de4a6a0615791c">XCANPS_IXR_SLP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a438360dd41b95c4e5794ed038e311cf1">XCANPS_IXR_BSOFF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a5f8ec6f644bc0212dce402d138716aa4">XCANPS_IXR_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a63bd136fc25bca2796bce56d60a31ea6">XCANPS_IXR_RXNEMP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a380edfd096c837c735e9f50fcae4bd89">XCANPS_IXR_RXOFLW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#adb093abe285ffcc4acfbe92175a9ff3c">XCANPS_IXR_RXUFLW_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a68430463f29b1d8df291a50883f643ac">XCANPS_IXR_RXOK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a8ac7090cc527801acbb5209a75265072">XCANPS_IXR_TXBFLL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a7ee9a029b99b8293db3aa66c34a1db7c">XCANPS_IXR_TXFLL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a5270e4112cfc21e4a7ed8c168f2ccb10">XCANPS_IXR_TXOK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a4a9f40766aa79e63473f80e45d7a4cb2">XCANPS_IXR_ARBLST_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a7e5dc6bddd01c5a2d54da6689c956be9">XCANPS_IXR_ALL</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Timestamp Control Register (TCR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpeb103373479f51c80f5512718dff0071"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a73ebdb9f11b9c769acc0d2cdc085fdc7">XCANPS_TCR_CTS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Watermark Register (WIR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7e415582a49f3286968f658b0a6463b5"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a6d56baf5cc7a7eb6c54f3f2255e2291a">XCANPS_WIR_FW_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a47696ac14c38ae7091315ac7fb52c5c6">XCANPS_WIR_EW_MASK</a>&nbsp;&nbsp;&nbsp;0x00003F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a2e6e7ab6cde78ab992a1084ec540ac68">XCANPS_WIR_EW_SHIFT</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Frame Identifier (TX High Priority Buffer/TX/RX/Acceptance Filter</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2f4b9e576e221a1e0132c06d118573e7"></a> Mask/Acceptance Filter ID) </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a03c570854310ffd7198a240aa3e5b450">XCANPS_IDR_ID1_MASK</a>&nbsp;&nbsp;&nbsp;0xFFE00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a4941ee8f7d5736d356d6ab633a0ddcbb">XCANPS_IDR_ID1_SHIFT</a>&nbsp;&nbsp;&nbsp;21</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ad77824652aaf9b68e9031e4c1ab52e08">XCANPS_IDR_SRR_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ab747ed0dcfb5a078a77c4b192bbb05fb">XCANPS_IDR_SRR_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ae6a7ad9f02cb2b57195783ced2dff986">XCANPS_IDR_IDE_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a38afdb344a0ffc14fd74026903b48399">XCANPS_IDR_IDE_SHIFT</a>&nbsp;&nbsp;&nbsp;19</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a23de74a7d58119de9d629f830c28aa53">XCANPS_IDR_ID2_MASK</a>&nbsp;&nbsp;&nbsp;0x0007FFFE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#af1f453f117b64787f8b2707e2e9ac510">XCANPS_IDR_ID2_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#af7c18bde3aed08f7411934f977145cc8">XCANPS_IDR_RTR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Frame Data Length Code (TX High Priority Buffer/TX/RX)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc2f5927f67125523833e337212e08d59"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a98d6f7c2e6040aed17c331ab39a52f60">XCANPS_DLCR_DLC_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ad609eaa96de046faa06b2450792594d2">XCANPS_DLCR_DLC_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ae2000262a11f01d0b8a890445292b95f">XCANPS_DLCR_TIMESTAMP_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Frame Data Word 1 (TX High Priority Buffer/TX/RX)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpa5d2581ce7e706daf21ca868566b4d26"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#abfe44e5fafc88252567d9313d7b4ce94">XCANPS_DW1R_DB0_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a41a13316b9a1b674e86ac761e6b03de3">XCANPS_DW1R_DB0_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a024e13e45dab4d19b67d8a15ddbb139e">XCANPS_DW1R_DB1_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ade1cf2207a65a7697c054b50e93fc300">XCANPS_DW1R_DB1_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a9c0843860eb96f41e0a324185dc568ff">XCANPS_DW1R_DB2_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#aabb26c591b255e1c5d0cde9cd7555d68">XCANPS_DW1R_DB2_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#ad3b91a27b6a7bbd6fcaf559851448d29">XCANPS_DW1R_DB3_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Frame Data Word 2 (TX High Priority Buffer/TX/RX)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp83e2f12355ba6fbfd134d36cddc965f9"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a758ca7ff3994295f328f44ee77a8a4a9">XCANPS_DW2R_DB4_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a1b59b48427b11f88ce092aedadb19d09">XCANPS_DW2R_DB4_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#af30904663d3fb9139dddd22035abe323">XCANPS_DW2R_DB5_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a39b1a54a7891d3c2c39fdb026c58abf3">XCANPS_DW2R_DB5_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a25a82b59a9f09988b49bca491c3a5577">XCANPS_DW2R_DB6_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a1f69e33ffd709c6056746b9e32328dd5">XCANPS_DW2R_DB6_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a43fb550275bf4ba6b672988096b6509d">XCANPS_DW2R_DB7_MASK</a>&nbsp;&nbsp;&nbsp;0x000000FF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Acceptance Filter Register (AFR) Bit Definitions and Masks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpcbc2e8072d21274819df4638f8714c72"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a5e43518568ed23a47adea5a9d16e5036">XCANPS_AFR_UAF4_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a4a2436988a3530bb49220dc20dd878bd">XCANPS_AFR_UAF3_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a3ad179f930a2c29de945fabfddefc7d2">XCANPS_AFR_UAF2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#abde095aa619a3485599cf97c2bca57b5">XCANPS_AFR_UAF1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#adf814ffa617dee9d66af1c579fa06b64">XCANPS_AFR_UAF_ALL_MASK</a></td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN frame length constants</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp5c5b56c7004f8f27242ed55bc4bf32ce"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a87adc8cfc88e067c42ee749b5e59177a">XCANPS_MAX_FRAME_SIZE</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xcanps__hw_8h.html#a6ad5768c2d499d8f745b436632d670dd">XCanPs_ResetHw</a> (u32 BaseAddr)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains the identifiers and basic driver functions (or macros) that can be used to access the device. Other driver functions are defined in <a class="el" href="xcanps_8h.html">xcanps.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who    Date	Changes
 ----- -----  -------- -----------------------------------------------
 1.00a xd/sv  01/12/10 First release
 1.01a sbs    12/27/11 Updated the Register/bit definitions
                       Changed XCANPS_RXFWIR_RXFLL_MASK to XCANPS_WIR_FW_MASK
                       Changed XCANPS_RXWIR_OFFSET to XCANPS_WIR_OFFSET
			Added XCANPS_IXR_TXFEMP_MASK for Tx Fifo Empty
			Changed XCANPS_IXR_RXFLL_MASK to
			XCANPS_IXR_RXFWMFLL_MASK
 			Changed
			XCANPS_TXBUF_ID_OFFSET to XCANPS_TXHPB_ID_OFFSET
 			XCANPS_TXBUF_DLC_OFFSET to XCANPS_TXHPB_DLC_OFFSET
			XCANPS_TXBUF_DW1_OFFSET  to XCANPS_TXHPB_DW1_OFFSET
			XCANPS_TXBUF_DW2_OFFSET  to XCANPS_TXHPB_DW2_OFFSET
 1.02a adk   08/08/13  Updated for inclding the function prototype
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a0276ddb753573f4e0e7e13a5fa67b2c8"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFIR1_OFFSET" ref="a0276ddb753573f4e0e7e13a5fa67b2c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFIR1_OFFSET&nbsp;&nbsp;&nbsp;0x68</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter ID 1 </p>

</div>
</div>
<a class="anchor" id="a4c3499a588eaaf69085cc430ebb307d4"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFIR2_OFFSET" ref="a4c3499a588eaaf69085cc430ebb307d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFIR2_OFFSET&nbsp;&nbsp;&nbsp;0x70</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter ID 2 </p>

</div>
</div>
<a class="anchor" id="a3ccf7c7b51e73147c839cf304434e197"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFIR3_OFFSET" ref="a3ccf7c7b51e73147c839cf304434e197" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFIR3_OFFSET&nbsp;&nbsp;&nbsp;0x78</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter ID 3 </p>

</div>
</div>
<a class="anchor" id="a0df09bfd99ee8271149cd25cc0cde463"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFIR4_OFFSET" ref="a0df09bfd99ee8271149cd25cc0cde463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFIR4_OFFSET&nbsp;&nbsp;&nbsp;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter ID 4 </p>

</div>
</div>
<a class="anchor" id="a6a46ac3e01263720489d12d2434f8da6"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFMR1_OFFSET" ref="a6a46ac3e01263720489d12d2434f8da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFMR1_OFFSET&nbsp;&nbsp;&nbsp;0x64</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter Mask 1 </p>

</div>
</div>
<a class="anchor" id="aeb3aa3cbaec57000d6277186cec0d9bc"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFMR2_OFFSET" ref="aeb3aa3cbaec57000d6277186cec0d9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFMR2_OFFSET&nbsp;&nbsp;&nbsp;0x6C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter Mask 2 </p>

</div>
</div>
<a class="anchor" id="a7e207d923ee0ac71efb22f54e1026189"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFMR3_OFFSET" ref="a7e207d923ee0ac71efb22f54e1026189" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFMR3_OFFSET&nbsp;&nbsp;&nbsp;0x74</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter Mask 3 </p>

</div>
</div>
<a class="anchor" id="aebde5cf5bdaa29b3701b33609a4416c0"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFMR4_OFFSET" ref="aebde5cf5bdaa29b3701b33609a4416c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFMR4_OFFSET&nbsp;&nbsp;&nbsp;0x7C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter Mask 4 </p>

</div>
</div>
<a class="anchor" id="a8525441daf41ee14d7d27f23408861e4"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFR_OFFSET" ref="a8525441daf41ee14d7d27f23408861e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFR_OFFSET&nbsp;&nbsp;&nbsp;0x60</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter Register </p>

</div>
</div>
<a class="anchor" id="abde095aa619a3485599cf97c2bca57b5"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFR_UAF1_MASK" ref="abde095aa619a3485599cf97c2bca57b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFR_UAF1_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Use Acceptance Filter No.1 </p>

</div>
</div>
<a class="anchor" id="a3ad179f930a2c29de945fabfddefc7d2"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFR_UAF2_MASK" ref="a3ad179f930a2c29de945fabfddefc7d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFR_UAF2_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Use Acceptance Filter No.2 </p>

</div>
</div>
<a class="anchor" id="a4a2436988a3530bb49220dc20dd878bd"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFR_UAF3_MASK" ref="a4a2436988a3530bb49220dc20dd878bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFR_UAF3_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Use Acceptance Filter No.3 </p>

</div>
</div>
<a class="anchor" id="a5e43518568ed23a47adea5a9d16e5036"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFR_UAF4_MASK" ref="a5e43518568ed23a47adea5a9d16e5036" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFR_UAF4_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Use Acceptance Filter No.4 </p>

</div>
</div>
<a class="anchor" id="adf814ffa617dee9d66af1c579fa06b64"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_AFR_UAF_ALL_MASK" ref="adf814ffa617dee9d66af1c579fa06b64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_AFR_UAF_ALL_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xcanps__hw_8h.html#a5e43518568ed23a47adea5a9d16e5036">XCANPS_AFR_UAF4_MASK</a> | \
                                        <a class="code" href="xcanps__hw_8h.html#a4a2436988a3530bb49220dc20dd878bd">XCANPS_AFR_UAF3_MASK</a> | \
                                        <a class="code" href="xcanps__hw_8h.html#a3ad179f930a2c29de945fabfddefc7d2">XCANPS_AFR_UAF2_MASK</a> | \
                                        <a class="code" href="xcanps__hw_8h.html#abde095aa619a3485599cf97c2bca57b5">XCANPS_AFR_UAF1_MASK</a>)
</pre></div>
</div>
</div>
<a class="anchor" id="a94395d3db59f8f9ecbfea9daabe267fa"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_BRPR_BRP_MASK" ref="a94395d3db59f8f9ecbfea9daabe267fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_BRPR_BRP_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Baud Rate Prescaler </p>

</div>
</div>
<a class="anchor" id="a9da53efdc3565439b3a73e896ac2256f"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_BRPR_OFFSET" ref="a9da53efdc3565439b3a73e896ac2256f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_BRPR_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Baud Rate Prescaler </p>

</div>
</div>
<a class="anchor" id="af746ee190f7157c3508ed6a40a87a69a"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_BTR_OFFSET" ref="af746ee190f7157c3508ed6a40a87a69a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_BTR_OFFSET&nbsp;&nbsp;&nbsp;0x0C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit Timing Register </p>

</div>
</div>
<a class="anchor" id="ab2fa448aceee2ee7380128f1f56ab76c"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_BTR_SJW_MASK" ref="ab2fa448aceee2ee7380128f1f56ab76c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_BTR_SJW_MASK&nbsp;&nbsp;&nbsp;0x00000180</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Synchronization Jump Width </p>

</div>
</div>
<a class="anchor" id="acef7d7d60affa993ff2a9ca913bef3ca"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_BTR_SJW_SHIFT" ref="acef7d7d60affa993ff2a9ca913bef3ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_BTR_SJW_SHIFT&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa00268720875bafc99c8bb93d8d1094e"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_BTR_TS1_MASK" ref="aa00268720875bafc99c8bb93d8d1094e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_BTR_TS1_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Time Segment 1 </p>

</div>
</div>
<a class="anchor" id="ac1d9027df8de8ce8fb521677251601aa"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_BTR_TS2_MASK" ref="ac1d9027df8de8ce8fb521677251601aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_BTR_TS2_MASK&nbsp;&nbsp;&nbsp;0x00000070</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Time Segment 2 </p>

</div>
</div>
<a class="anchor" id="a1c1d508084a512e4f62a8a7376c396e6"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_BTR_TS2_SHIFT" ref="a1c1d508084a512e4f62a8a7376c396e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_BTR_TS2_SHIFT&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a98d6f7c2e6040aed17c331ab39a52f60"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DLCR_DLC_MASK" ref="a98d6f7c2e6040aed17c331ab39a52f60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DLCR_DLC_MASK&nbsp;&nbsp;&nbsp;0xF0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Length Code </p>

</div>
</div>
<a class="anchor" id="ad609eaa96de046faa06b2450792594d2"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DLCR_DLC_SHIFT" ref="ad609eaa96de046faa06b2450792594d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DLCR_DLC_SHIFT&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2000262a11f01d0b8a890445292b95f"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DLCR_TIMESTAMP_MASK" ref="ae2000262a11f01d0b8a890445292b95f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DLCR_TIMESTAMP_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timestamp Mask (Rx only) </p>

</div>
</div>
<a class="anchor" id="abfe44e5fafc88252567d9313d7b4ce94"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW1R_DB0_MASK" ref="abfe44e5fafc88252567d9313d7b4ce94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW1R_DB0_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Byte 0 </p>

</div>
</div>
<a class="anchor" id="a41a13316b9a1b674e86ac761e6b03de3"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW1R_DB0_SHIFT" ref="a41a13316b9a1b674e86ac761e6b03de3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW1R_DB0_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a024e13e45dab4d19b67d8a15ddbb139e"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW1R_DB1_MASK" ref="a024e13e45dab4d19b67d8a15ddbb139e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW1R_DB1_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Byte 1 </p>

</div>
</div>
<a class="anchor" id="ade1cf2207a65a7697c054b50e93fc300"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW1R_DB1_SHIFT" ref="ade1cf2207a65a7697c054b50e93fc300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW1R_DB1_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c0843860eb96f41e0a324185dc568ff"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW1R_DB2_MASK" ref="a9c0843860eb96f41e0a324185dc568ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW1R_DB2_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Byte 2 </p>

</div>
</div>
<a class="anchor" id="aabb26c591b255e1c5d0cde9cd7555d68"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW1R_DB2_SHIFT" ref="aabb26c591b255e1c5d0cde9cd7555d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW1R_DB2_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3b91a27b6a7bbd6fcaf559851448d29"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW1R_DB3_MASK" ref="ad3b91a27b6a7bbd6fcaf559851448d29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW1R_DB3_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Byte 3 </p>

</div>
</div>
<a class="anchor" id="a758ca7ff3994295f328f44ee77a8a4a9"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW2R_DB4_MASK" ref="a758ca7ff3994295f328f44ee77a8a4a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW2R_DB4_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Byte 4 </p>

</div>
</div>
<a class="anchor" id="a1b59b48427b11f88ce092aedadb19d09"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW2R_DB4_SHIFT" ref="a1b59b48427b11f88ce092aedadb19d09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW2R_DB4_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af30904663d3fb9139dddd22035abe323"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW2R_DB5_MASK" ref="af30904663d3fb9139dddd22035abe323" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW2R_DB5_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Byte 5 </p>

</div>
</div>
<a class="anchor" id="a39b1a54a7891d3c2c39fdb026c58abf3"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW2R_DB5_SHIFT" ref="a39b1a54a7891d3c2c39fdb026c58abf3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW2R_DB5_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a25a82b59a9f09988b49bca491c3a5577"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW2R_DB6_MASK" ref="a25a82b59a9f09988b49bca491c3a5577" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW2R_DB6_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Byte 6 </p>

</div>
</div>
<a class="anchor" id="a1f69e33ffd709c6056746b9e32328dd5"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW2R_DB6_SHIFT" ref="a1f69e33ffd709c6056746b9e32328dd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW2R_DB6_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a43fb550275bf4ba6b672988096b6509d"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_DW2R_DB7_MASK" ref="a43fb550275bf4ba6b672988096b6509d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_DW2R_DB7_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Data Byte 7 </p>

</div>
</div>
<a class="anchor" id="a116d4c70b44ccceacd85b97f93caffed"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ECR_OFFSET" ref="a116d4c70b44ccceacd85b97f93caffed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ECR_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Counter Register </p>

</div>
</div>
<a class="anchor" id="a431d070fafedc970ffbd0b4332aece9e"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ECR_REC_MASK" ref="a431d070fafedc970ffbd0b4332aece9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ECR_REC_MASK&nbsp;&nbsp;&nbsp;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive Error Counter </p>

</div>
</div>
<a class="anchor" id="a8d881e7ccf954df2f22ddf66b9edc6fb"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ECR_REC_SHIFT" ref="a8d881e7ccf954df2f22ddf66b9edc6fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ECR_REC_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a978194cae1bbb8c72bbf5606bbcb95fb"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ECR_TEC_MASK" ref="a978194cae1bbb8c72bbf5606bbcb95fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ECR_TEC_MASK&nbsp;&nbsp;&nbsp;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Transmit Error Counter </p>

</div>
</div>
<a class="anchor" id="a5bcb1b889c3e08833d9e043372b183e4"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ESR_ACKER_MASK" ref="a5bcb1b889c3e08833d9e043372b183e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ESR_ACKER_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>ACK Error </p>

</div>
</div>
<a class="anchor" id="a89a98d7041f10767396ae048179a3b89"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ESR_BERR_MASK" ref="a89a98d7041f10767396ae048179a3b89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ESR_BERR_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bit Error </p>

</div>
</div>
<a class="anchor" id="adabf3de36b51ec7f67d520625cec08c4"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ESR_CRCER_MASK" ref="adabf3de36b51ec7f67d520625cec08c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ESR_CRCER_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>CRC Error </p>

</div>
</div>
<a class="anchor" id="a9f8e78fa8cf400ca661beb1a23feb95e"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ESR_FMER_MASK" ref="a9f8e78fa8cf400ca661beb1a23feb95e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ESR_FMER_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Form Error </p>

</div>
</div>
<a class="anchor" id="a9fcd5569b88b35770450468eb08ba7ea"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ESR_OFFSET" ref="a9fcd5569b88b35770450468eb08ba7ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ESR_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Status Register </p>

</div>
</div>
<a class="anchor" id="abf556c44e2049c14c39d735be4b6e810"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ESR_STER_MASK" ref="abf556c44e2049c14c39d735be4b6e810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ESR_STER_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stuff Error </p>

</div>
</div>
<a class="anchor" id="aca9eb3a2aa07e9efd31ac8c83a05b57a"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_HW_H" ref="aca9eb3a2aa07e9efd31ac8c83a05b57a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_HW_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad00a5deeda33258d922282e6fa62e876"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ICR_OFFSET" ref="ad00a5deeda33258d922282e6fa62e876" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ICR_OFFSET&nbsp;&nbsp;&nbsp;0x24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Clear Register </p>

</div>
</div>
<a class="anchor" id="a03c570854310ffd7198a240aa3e5b450"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_ID1_MASK" ref="a03c570854310ffd7198a240aa3e5b450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_ID1_MASK&nbsp;&nbsp;&nbsp;0xFFE00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Standard Messg Identifier </p>

</div>
</div>
<a class="anchor" id="a4941ee8f7d5736d356d6ab633a0ddcbb"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_ID1_SHIFT" ref="a4941ee8f7d5736d356d6ab633a0ddcbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_ID1_SHIFT&nbsp;&nbsp;&nbsp;21</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a23de74a7d58119de9d629f830c28aa53"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_ID2_MASK" ref="a23de74a7d58119de9d629f830c28aa53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_ID2_MASK&nbsp;&nbsp;&nbsp;0x0007FFFE</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Extended Message Ident </p>

</div>
</div>
<a class="anchor" id="af1f453f117b64787f8b2707e2e9ac510"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_ID2_SHIFT" ref="af1f453f117b64787f8b2707e2e9ac510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_ID2_SHIFT&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6a7ad9f02cb2b57195783ced2dff986"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_IDE_MASK" ref="ae6a7ad9f02cb2b57195783ced2dff986" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_IDE_MASK&nbsp;&nbsp;&nbsp;0x00080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Identifier Extension </p>

</div>
</div>
<a class="anchor" id="a38afdb344a0ffc14fd74026903b48399"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_IDE_SHIFT" ref="a38afdb344a0ffc14fd74026903b48399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_IDE_SHIFT&nbsp;&nbsp;&nbsp;19</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af7c18bde3aed08f7411934f977145cc8"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_RTR_MASK" ref="af7c18bde3aed08f7411934f977145cc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_RTR_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Remote TX Request </p>

</div>
</div>
<a class="anchor" id="ad77824652aaf9b68e9031e4c1ab52e08"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_SRR_MASK" ref="ad77824652aaf9b68e9031e4c1ab52e08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_SRR_MASK&nbsp;&nbsp;&nbsp;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Substitute Remote TX Req </p>

</div>
</div>
<a class="anchor" id="ab747ed0dcfb5a078a77c4b192bbb05fb"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IDR_SRR_SHIFT" ref="ab747ed0dcfb5a078a77c4b192bbb05fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IDR_SRR_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad534c55a73e054745c04c3adada42a7a"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IER_OFFSET" ref="ad534c55a73e054745c04c3adada42a7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IER_OFFSET&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Enable Register </p>

</div>
</div>
<a class="anchor" id="af4dd00135421b512fc9c7eb7ce6b67bc"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_ISR_OFFSET" ref="af4dd00135421b512fc9c7eb7ce6b67bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_ISR_OFFSET&nbsp;&nbsp;&nbsp;0x1C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt Status Register </p>

</div>
</div>
<a class="anchor" id="a7e5dc6bddd01c5a2d54da6689c956be9"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_ALL" ref="a7e5dc6bddd01c5a2d54da6689c956be9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_ALL</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xcanps__hw_8h.html#afe154f7d522c1a8e7e26f20d1e8df897">XCANPS_IXR_RXFWMFLL_MASK</a> | \
                                <a class="code" href="xcanps__hw_8h.html#aa85aec590359fff45d33d12edb43d1fd">XCANPS_IXR_WKUP_MASK</a>   | \
                                <a class="code" href="xcanps__hw_8h.html#a83a79d0a328234c542de4a6a0615791c">XCANPS_IXR_SLP_MASK</a>     | \
                                <a class="code" href="xcanps__hw_8h.html#a438360dd41b95c4e5794ed038e311cf1">XCANPS_IXR_BSOFF_MASK</a>  | \
                                <a class="code" href="xcanps__hw_8h.html#a5f8ec6f644bc0212dce402d138716aa4">XCANPS_IXR_ERROR_MASK</a>  | \
                                <a class="code" href="xcanps__hw_8h.html#a63bd136fc25bca2796bce56d60a31ea6">XCANPS_IXR_RXNEMP_MASK</a> | \
                                <a class="code" href="xcanps__hw_8h.html#a380edfd096c837c735e9f50fcae4bd89">XCANPS_IXR_RXOFLW_MASK</a> | \
                                <a class="code" href="xcanps__hw_8h.html#adb093abe285ffcc4acfbe92175a9ff3c">XCANPS_IXR_RXUFLW_MASK</a> | \
                                <a class="code" href="xcanps__hw_8h.html#a68430463f29b1d8df291a50883f643ac">XCANPS_IXR_RXOK_MASK</a>   | \
                                <a class="code" href="xcanps__hw_8h.html#a8ac7090cc527801acbb5209a75265072">XCANPS_IXR_TXBFLL_MASK</a> | \
                                <a class="code" href="xcanps__hw_8h.html#a7ee9a029b99b8293db3aa66c34a1db7c">XCANPS_IXR_TXFLL_MASK</a>  | \
                                <a class="code" href="xcanps__hw_8h.html#a5270e4112cfc21e4a7ed8c168f2ccb10">XCANPS_IXR_TXOK_MASK</a>   | \
                                <a class="code" href="xcanps__hw_8h.html#a4a9f40766aa79e63473f80e45d7a4cb2">XCANPS_IXR_ARBLST_MASK</a>)
</pre></div>
</div>
</div>
<a class="anchor" id="a4a9f40766aa79e63473f80e45d7a4cb2"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_ARBLST_MASK" ref="a4a9f40766aa79e63473f80e45d7a4cb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_ARBLST_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Arbitration Lost Interrupt </p>

</div>
</div>
<a class="anchor" id="a438360dd41b95c4e5794ed038e311cf1"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_BSOFF_MASK" ref="a438360dd41b95c4e5794ed038e311cf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_BSOFF_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Off Interrupt </p>

</div>
</div>
<a class="anchor" id="a5f8ec6f644bc0212dce402d138716aa4"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_ERROR_MASK" ref="a5f8ec6f644bc0212dce402d138716aa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Interrupt </p>

</div>
</div>
<a class="anchor" id="ab63780641e401273577d26019b1354c8"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_RXFLL_MASK" ref="ab63780641e401273577d26019b1354c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_RXFLL_MASK&nbsp;&nbsp;&nbsp;XCANPS_IXR_RXFWMFLL_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afe154f7d522c1a8e7e26f20d1e8df897"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_RXFWMFLL_MASK" ref="afe154f7d522c1a8e7e26f20d1e8df897" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_RXFWMFLL_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx FIFO Watermark Full </p>

</div>
</div>
<a class="anchor" id="a63bd136fc25bca2796bce56d60a31ea6"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_RXNEMP_MASK" ref="a63bd136fc25bca2796bce56d60a31ea6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_RXNEMP_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO Not Empty Interrupt </p>

</div>
</div>
<a class="anchor" id="a380edfd096c837c735e9f50fcae4bd89"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_RXOFLW_MASK" ref="a380edfd096c837c735e9f50fcae4bd89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_RXOFLW_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO Overflow Interrupt </p>

</div>
</div>
<a class="anchor" id="a68430463f29b1d8df291a50883f643ac"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_RXOK_MASK" ref="a68430463f29b1d8df291a50883f643ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_RXOK_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>New Message Received Intr </p>

</div>
</div>
<a class="anchor" id="adb093abe285ffcc4acfbe92175a9ff3c"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_RXUFLW_MASK" ref="adb093abe285ffcc4acfbe92175a9ff3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_RXUFLW_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO Underflow Interrupt </p>

</div>
</div>
<a class="anchor" id="a83a79d0a328234c542de4a6a0615791c"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_SLP_MASK" ref="a83a79d0a328234c542de4a6a0615791c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_SLP_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep Interrupt </p>

</div>
</div>
<a class="anchor" id="a8ac7090cc527801acbb5209a75265072"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_TXBFLL_MASK" ref="a8ac7090cc527801acbb5209a75265072" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_TXBFLL_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX High Priority Buf Full </p>

</div>
</div>
<a class="anchor" id="aae5de1da0ece29ccfca9d884c55b9bf8"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_TXFEMP_MASK" ref="aae5de1da0ece29ccfca9d884c55b9bf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_TXFEMP_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Fifo Empty Interrupt </p>

</div>
</div>
<a class="anchor" id="a7ee9a029b99b8293db3aa66c34a1db7c"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_TXFLL_MASK" ref="a7ee9a029b99b8293db3aa66c34a1db7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_TXFLL_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO Full Interrupt </p>

</div>
</div>
<a class="anchor" id="ae0079b661baab2a690b6beab2e259e86"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_TXFWMEMP_MASK" ref="ae0079b661baab2a690b6beab2e259e86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_TXFWMEMP_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Fifo Watermark Empty </p>

</div>
</div>
<a class="anchor" id="a5270e4112cfc21e4a7ed8c168f2ccb10"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_TXOK_MASK" ref="a5270e4112cfc21e4a7ed8c168f2ccb10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_TXOK_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX Successful Interrupt </p>

</div>
</div>
<a class="anchor" id="aa85aec590359fff45d33d12edb43d1fd"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_IXR_WKUP_MASK" ref="aa85aec590359fff45d33d12edb43d1fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_IXR_WKUP_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Wake up Interrupt </p>

</div>
</div>
<a class="anchor" id="a87adc8cfc88e067c42ee749b5e59177a"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_MAX_FRAME_SIZE" ref="a87adc8cfc88e067c42ee749b5e59177a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_MAX_FRAME_SIZE&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum CAN frame length in bytes </p>

</div>
</div>
<a class="anchor" id="a860c6a31f77ddf683c86b8001bdf67e7"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_MSR_LBACK_MASK" ref="a860c6a31f77ddf683c86b8001bdf67e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_MSR_LBACK_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Loop Back Mode Select </p>

</div>
</div>
<a class="anchor" id="a91d2e7710b05c1f1999d26ec4786fe7f"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_MSR_OFFSET" ref="a91d2e7710b05c1f1999d26ec4786fe7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_MSR_OFFSET&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Mode Select Register </p>

</div>
</div>
<a class="anchor" id="af36c6eced1dfccdfc5729e56795b5ee5"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_MSR_SLEEP_MASK" ref="af36c6eced1dfccdfc5729e56795b5ee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_MSR_SLEEP_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep Mode Select </p>

</div>
</div>
<a class="anchor" id="a68373b2f799e7da7d8c508ebcd1dc4f7"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_MSR_SNOOP_MASK" ref="a68373b2f799e7da7d8c508ebcd1dc4f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_MSR_SNOOP_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Snoop Mode Select </p>

</div>
</div>
<a class="anchor" id="a6bace9f8a3ecc5df69b5e9611deaa47c"></a><!-- doxytag: member="xcanps_hw.h::XCanPs_ReadReg" ref="a6bace9f8a3ecc5df69b5e9611deaa47c" args="(BaseAddr, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCanPs_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddr) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This macro reads the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a5df39d1c1c96a98151789ec1e4e75d97"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_RXFIFO_DLC_OFFSET" ref="a5df39d1c1c96a98151789ec1e4e75d97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_RXFIFO_DLC_OFFSET&nbsp;&nbsp;&nbsp;0x54</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO DLC </p>

</div>
</div>
<a class="anchor" id="ab81486ca8fa93c5e000320dada489d42"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_RXFIFO_DW1_OFFSET" ref="ab81486ca8fa93c5e000320dada489d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_RXFIFO_DW1_OFFSET&nbsp;&nbsp;&nbsp;0x58</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO Data Word 1 </p>

</div>
</div>
<a class="anchor" id="af0b0033445dd41c7d603fb27b2f0bf49"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_RXFIFO_DW2_OFFSET" ref="af0b0033445dd41c7d603fb27b2f0bf49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_RXFIFO_DW2_OFFSET&nbsp;&nbsp;&nbsp;0x5C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO Data Word 2 </p>

</div>
</div>
<a class="anchor" id="a1e35a066151075f0f6b1fc6fa826db87"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_RXFIFO_ID_OFFSET" ref="a1e35a066151075f0f6b1fc6fa826db87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_RXFIFO_ID_OFFSET&nbsp;&nbsp;&nbsp;0x50</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX FIFO ID </p>

</div>
</div>
<a class="anchor" id="a00332bb0aa9a1a67d0e64887369e759b"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_RXFWIR_RXFLL_MASK" ref="a00332bb0aa9a1a67d0e64887369e759b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_RXFWIR_RXFLL_MASK&nbsp;&nbsp;&nbsp;XCANPS_WIR_FW_MASK</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d4277fa0965a5c80a424e5ca60ededf"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_RXWIR_OFFSET" ref="a6d4277fa0965a5c80a424e5ca60ededf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_RXWIR_OFFSET&nbsp;&nbsp;&nbsp;XCANPS_WIR_OFFSET</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a395ca492e1b1699df527987b3d1b5982"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_ACFBSY_MASK" ref="a395ca492e1b1699df527987b3d1b5982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_ACFBSY_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acceptance Filter busy </p>

</div>
</div>
<a class="anchor" id="a1fed347617a45fbd4aed22079e84e60c"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_BBSY_MASK" ref="a1fed347617a45fbd4aed22079e84e60c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_BBSY_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Busy </p>

</div>
</div>
<a class="anchor" id="a1e46e3e1025b91629fd927a10d9790ba"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_BIDLE_MASK" ref="a1e46e3e1025b91629fd927a10d9790ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_BIDLE_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Bus Idle </p>

</div>
</div>
<a class="anchor" id="a370aed28013318d6fccaddb6c39dd8f4"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_CONFIG_MASK" ref="a370aed28013318d6fccaddb6c39dd8f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_CONFIG_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Configuration Mode </p>

</div>
</div>
<a class="anchor" id="a4458d7f97a53daf578629a72116ef6b0"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_ERRWRN_MASK" ref="a4458d7f97a53daf578629a72116ef6b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_ERRWRN_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Warning </p>

</div>
</div>
<a class="anchor" id="a30d3e067e1af42eb938703bd67dcd44f"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_ESTAT_MASK" ref="a30d3e067e1af42eb938703bd67dcd44f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_ESTAT_MASK&nbsp;&nbsp;&nbsp;0x00000180</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error Status </p>

</div>
</div>
<a class="anchor" id="a8a7040d6bc97c1a14d3e0202938cd2eb"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_ESTAT_SHIFT" ref="a8a7040d6bc97c1a14d3e0202938cd2eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_ESTAT_SHIFT&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaaad1372ab538abe678de61e874d2031"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_LBACK_MASK" ref="aaaad1372ab538abe678de61e874d2031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_LBACK_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Loop Back Mode </p>

</div>
</div>
<a class="anchor" id="a6431dce1e634178247a140c6635597e4"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_NORMAL_MASK" ref="a6431dce1e634178247a140c6635597e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_NORMAL_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Normal Mode </p>

</div>
</div>
<a class="anchor" id="ab03b1427d6741629e7c78dccfa818dff"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_OFFSET" ref="ab03b1427d6741629e7c78dccfa818dff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status Register </p>

</div>
</div>
<a class="anchor" id="a5c19dc6a17f0d0d01e89fd1d667ed335"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_SLEEP_MASK" ref="a5c19dc6a17f0d0d01e89fd1d667ed335" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_SLEEP_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sleep Mode </p>

</div>
</div>
<a class="anchor" id="a94ac17fbb55d32c3b00cd9209240b99e"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_SNOOP_MASK" ref="a94ac17fbb55d32c3b00cd9209240b99e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_SNOOP_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Snoop Mask </p>

</div>
</div>
<a class="anchor" id="a1785ab9ad6f36795a567d7503afda2b8"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_TXBFLL_MASK" ref="a1785ab9ad6f36795a567d7503afda2b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_TXBFLL_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX High Priority Buffer full </p>

</div>
</div>
<a class="anchor" id="ad9255c34d0981002d1b06825ba872c53"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SR_TXFLL_MASK" ref="ad9255c34d0981002d1b06825ba872c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SR_TXFLL_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO is full </p>

</div>
</div>
<a class="anchor" id="aa8660e9bf0230cccd37ef328184411ca"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SRR_CEN_MASK" ref="aa8660e9bf0230cccd37ef328184411ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SRR_CEN_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Can Enable </p>

</div>
</div>
<a class="anchor" id="afb27f73bff57c437925c094d2accbeca"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SRR_OFFSET" ref="afb27f73bff57c437925c094d2accbeca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SRR_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Software Reset Register </p>

</div>
</div>
<a class="anchor" id="a4f344431790c6daf1fa330afdafa0bb6"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_SRR_SRST_MASK" ref="a4f344431790c6daf1fa330afdafa0bb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_SRR_SRST_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset </p>

</div>
</div>
<a class="anchor" id="a73ebdb9f11b9c769acc0d2cdc085fdc7"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TCR_CTS_MASK" ref="a73ebdb9f11b9c769acc0d2cdc085fdc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TCR_CTS_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Clear Timestamp counter mask </p>

</div>
</div>
<a class="anchor" id="a9548e23d85404e5d7c99dba105d0ace0"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TCR_OFFSET" ref="a9548e23d85404e5d7c99dba105d0ace0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TCR_OFFSET&nbsp;&nbsp;&nbsp;0x28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timestamp Control Register </p>

</div>
</div>
<a class="anchor" id="aa405e7a2e1ddf872d8bc02a05f0adeab"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXBUF_DLC_OFFSET" ref="aa405e7a2e1ddf872d8bc02a05f0adeab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXBUF_DLC_OFFSET&nbsp;&nbsp;&nbsp;XCANPS_TXHPB_DLC_OFFSET</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad968b22db1079bec48ac27684f34a5e5"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXBUF_DW1_OFFSET" ref="ad968b22db1079bec48ac27684f34a5e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXBUF_DW1_OFFSET&nbsp;&nbsp;&nbsp;XCANPS_TXHPB_DW1_OFFSET</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aefcd0a123d760e519b90f7afdbab4aa6"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXBUF_DW2_OFFSET" ref="aefcd0a123d760e519b90f7afdbab4aa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXBUF_DW2_OFFSET&nbsp;&nbsp;&nbsp;XCANPS_TXHPB_DW2_OFFSET</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afa75ffdfd5ce5f0f19a0b1c583a0b6c3"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXBUF_ID_OFFSET" ref="afa75ffdfd5ce5f0f19a0b1c583a0b6c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXBUF_ID_OFFSET&nbsp;&nbsp;&nbsp;XCANPS_TXHPB_ID_OFFSET</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af75023bc197ce872c17549d713df9554"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXFIFO_DLC_OFFSET" ref="af75023bc197ce872c17549d713df9554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXFIFO_DLC_OFFSET&nbsp;&nbsp;&nbsp;0x34</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO DLC </p>

</div>
</div>
<a class="anchor" id="acd9cd2454a08413ca93d0d930259a512"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXFIFO_DW1_OFFSET" ref="acd9cd2454a08413ca93d0d930259a512" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXFIFO_DW1_OFFSET&nbsp;&nbsp;&nbsp;0x38</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO Data Word 1 </p>

</div>
</div>
<a class="anchor" id="a013a534f0c8c386429c5cfb9c513f114"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXFIFO_DW2_OFFSET" ref="a013a534f0c8c386429c5cfb9c513f114" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXFIFO_DW2_OFFSET&nbsp;&nbsp;&nbsp;0x3C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO Data Word 2 </p>

</div>
</div>
<a class="anchor" id="acb31377ed96f3942ad04a2d1cc671e0b"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXFIFO_ID_OFFSET" ref="acb31377ed96f3942ad04a2d1cc671e0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXFIFO_ID_OFFSET&nbsp;&nbsp;&nbsp;0x30</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX FIFO ID </p>

</div>
</div>
<a class="anchor" id="a77cb2726abe4719e42371b4925de121c"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXHPB_DLC_OFFSET" ref="a77cb2726abe4719e42371b4925de121c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXHPB_DLC_OFFSET&nbsp;&nbsp;&nbsp;0x44</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX High Priority Buffer DLC </p>

</div>
</div>
<a class="anchor" id="a69e8639d7e62a61f25cff6be0637bee2"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXHPB_DW1_OFFSET" ref="a69e8639d7e62a61f25cff6be0637bee2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXHPB_DW1_OFFSET&nbsp;&nbsp;&nbsp;0x48</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX High Priority Buf Data 1 </p>

</div>
</div>
<a class="anchor" id="a44b907a14b92140955ab6a16fe0264d8"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXHPB_DW2_OFFSET" ref="a44b907a14b92140955ab6a16fe0264d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXHPB_DW2_OFFSET&nbsp;&nbsp;&nbsp;0x4C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX High Priority Buf Data Word 2 </p>

</div>
</div>
<a class="anchor" id="a5c6477d3dc9fa44898e0c45848784fd3"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_TXHPB_ID_OFFSET" ref="a5c6477d3dc9fa44898e0c45848784fd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_TXHPB_ID_OFFSET&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX High Priority Buffer ID </p>

</div>
</div>
<a class="anchor" id="a47696ac14c38ae7091315ac7fb52c5c6"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_WIR_EW_MASK" ref="a47696ac14c38ae7091315ac7fb52c5c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_WIR_EW_MASK&nbsp;&nbsp;&nbsp;0x00003F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Empty Threshold mask </p>

</div>
</div>
<a class="anchor" id="a2e6e7ab6cde78ab992a1084ec540ac68"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_WIR_EW_SHIFT" ref="a2e6e7ab6cde78ab992a1084ec540ac68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_WIR_EW_SHIFT&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tx Empty Threshold shift </p>

</div>
</div>
<a class="anchor" id="a6d56baf5cc7a7eb6c54f3f2255e2291a"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_WIR_FW_MASK" ref="a6d56baf5cc7a7eb6c54f3f2255e2291a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_WIR_FW_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Rx Full Threshold mask </p>

</div>
</div>
<a class="anchor" id="afc95b4cb9252a27181088ceb7ea55368"></a><!-- doxytag: member="xcanps_hw.h::XCANPS_WIR_OFFSET" ref="afc95b4cb9252a27181088ceb7ea55368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCANPS_WIR_OFFSET&nbsp;&nbsp;&nbsp;0x2C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Watermark Interrupt Reg </p>

</div>
</div>
<a class="anchor" id="a54552fe78115d81806e23a03646efb55"></a><!-- doxytag: member="xcanps_hw.h::XCanPs_WriteReg" ref="a54552fe78115d81806e23a03646efb55" args="(BaseAddr, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XCanPs_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddr) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This macro writes the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a6ad5768c2d499d8f745b436632d670dd"></a><!-- doxytag: member="xcanps_hw.h::XCanPs_ResetHw" ref="a6ad5768c2d499d8f745b436632d670dd" args="(u32 BaseAddr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XCanPs_ResetHw </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This function resets the CAN device. Calling this function resets the device immediately, and any pending transmission or reception is terminated at once. Both Object Layer and Transfer Layer are reset. This function does not reset the Physical Layer. All registers are reset to the default values, and no previous status will be restored. TX FIFO, RX FIFO and TX High Priority Buffer are also reset.</p>
<p>The CAN device will be in Configuration Mode immediately after this function returns.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddr</em>&nbsp;</td><td>is the baseaddress of the interface.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
