{"vcs1":{"timestamp_begin":1677542315.879718261, "rt":0.37, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1677542316.307047629, "rt":0.40, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1677542316.755857080, "rt":0.19, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677542315.588616915}
{"VCS_COMP_START_TIME": 1677542315.588616915}
{"VCS_COMP_END_TIME": 1677542317.013481021}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv FSM.sv"}
{"vcs1": {"peak_mem": 337056}}
{"stitch_vcselab": {"peak_mem": 238976}}
