
lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a3c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08004b48  08004b48  00014b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bc4  08004bc4  000200a8  2**0
                  CONTENTS
  4 .ARM          00000000  08004bc4  08004bc4  000200a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004bc4  08004bc4  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bc4  08004bc4  00014bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004bc8  08004bc8  00014bc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  08004bcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  200000a8  08004c74  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  08004c74  00020388  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200d1  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d788  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026ed  00000000  00000000  0002d89c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e78  00000000  00000000  0002ff90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b31  00000000  00000000  00030e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001898e  00000000  00000000  00031939  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011867  00000000  00000000  0004a2c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00088ec3  00000000  00000000  0005bb2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003f2c  00000000  00000000  000e49f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  000e8920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a8 	.word	0x200000a8
 8000128:	00000000 	.word	0x00000000
 800012c:	08004b30 	.word	0x08004b30

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000ac 	.word	0x200000ac
 8000148:	08004b30 	.word	0x08004b30

0800014c <RED_GREEN>:
 *  Created on: Oct 22, 2023
 *      Author: ad
 */
#include "auto.h"

		void RED_GREEN(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
			if (isButtonPressed(0) == 1 ){
 8000150:	2000      	movs	r0, #0
 8000152:	f000 f981 	bl	8000458 <isButtonPressed>
 8000156:	4603      	mov	r3, r0
 8000158:	2b01      	cmp	r3, #1
 800015a:	d11c      	bne.n	8000196 <RED_GREEN+0x4a>
				HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 800015c:	2201      	movs	r2, #1
 800015e:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8000162:	481d      	ldr	r0, [pc, #116]	; (80001d8 <RED_GREEN+0x8c>)
 8000164:	f002 f9c9 	bl	80024fa <HAL_GPIO_WritePin>
										  |EN4_Pin|EN5_Pin, GPIO_PIN_SET);
				HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8000168:	2201      	movs	r2, #1
 800016a:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 800016e:	481a      	ldr	r0, [pc, #104]	; (80001d8 <RED_GREEN+0x8c>)
 8000170:	f002 f9c3 	bl	80024fa <HAL_GPIO_WritePin>
											  |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_SET);
				SCH_Delete_Task(0);
 8000174:	2000      	movs	r0, #0
 8000176:	f001 fc33 	bl	80019e0 <SCH_Delete_Task>
				SCH_Delete_Task(1);
 800017a:	2001      	movs	r0, #1
 800017c:	f001 fc30 	bl	80019e0 <SCH_Delete_Task>
				SCH_Add_Task(MODE2, 1, 50);
 8000180:	2232      	movs	r2, #50	; 0x32
 8000182:	2101      	movs	r1, #1
 8000184:	4815      	ldr	r0, [pc, #84]	; (80001dc <RED_GREEN+0x90>)
 8000186:	f001 fb67 	bl	8001858 <SCH_Add_Task>
				SCH_Add_Task(displayIncreaseRed, 1, 50);
 800018a:	2232      	movs	r2, #50	; 0x32
 800018c:	2101      	movs	r1, #1
 800018e:	4814      	ldr	r0, [pc, #80]	; (80001e0 <RED_GREEN+0x94>)
 8000190:	f001 fb62 	bl	8001858 <SCH_Add_Task>
				return;
 8000194:	e01f      	b.n	80001d6 <RED_GREEN+0x8a>
			}
			displayFirstLedCouple(RED);
 8000196:	2001      	movs	r0, #1
 8000198:	f000 fa32 	bl	8000600 <displayFirstLedCouple>
			displaySecondLedCouple(GREEN);
 800019c:	2002      	movs	r0, #2
 800019e:	f000 fa8b 	bl	80006b8 <displaySecondLedCouple>
				countdownFirstCoupleLed--;
 80001a2:	4b10      	ldr	r3, [pc, #64]	; (80001e4 <RED_GREEN+0x98>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	3b01      	subs	r3, #1
 80001a8:	4a0e      	ldr	r2, [pc, #56]	; (80001e4 <RED_GREEN+0x98>)
 80001aa:	6013      	str	r3, [r2, #0]
				countdownSecondCoupleLed--;
 80001ac:	4b0e      	ldr	r3, [pc, #56]	; (80001e8 <RED_GREEN+0x9c>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	3b01      	subs	r3, #1
 80001b2:	4a0d      	ldr	r2, [pc, #52]	; (80001e8 <RED_GREEN+0x9c>)
 80001b4:	6013      	str	r3, [r2, #0]
				if(countdownSecondCoupleLed == 0){
 80001b6:	4b0c      	ldr	r3, [pc, #48]	; (80001e8 <RED_GREEN+0x9c>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	2b00      	cmp	r3, #0
 80001bc:	d10b      	bne.n	80001d6 <RED_GREEN+0x8a>
					countdownSecondCoupleLed = yellowDelay;
 80001be:	4b0b      	ldr	r3, [pc, #44]	; (80001ec <RED_GREEN+0xa0>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	4a09      	ldr	r2, [pc, #36]	; (80001e8 <RED_GREEN+0x9c>)
 80001c4:	6013      	str	r3, [r2, #0]
					SCH_Delete_Task(1);
 80001c6:	2001      	movs	r0, #1
 80001c8:	f001 fc0a 	bl	80019e0 <SCH_Delete_Task>
					SCH_Add_Task(RED_YELLOW, 1, 100);
 80001cc:	2264      	movs	r2, #100	; 0x64
 80001ce:	2101      	movs	r1, #1
 80001d0:	4807      	ldr	r0, [pc, #28]	; (80001f0 <RED_GREEN+0xa4>)
 80001d2:	f001 fb41 	bl	8001858 <SCH_Add_Task>
				}
			}
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	40010800 	.word	0x40010800
 80001dc:	08001441 	.word	0x08001441
 80001e0:	08001375 	.word	0x08001375
 80001e4:	200000d4 	.word	0x200000d4
 80001e8:	200000d8 	.word	0x200000d8
 80001ec:	20000048 	.word	0x20000048
 80001f0:	080001f5 	.word	0x080001f5

080001f4 <RED_YELLOW>:
		void RED_YELLOW(){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
			if (isButtonPressed(0) == 1 ){
 80001f8:	2000      	movs	r0, #0
 80001fa:	f000 f92d 	bl	8000458 <isButtonPressed>
 80001fe:	4603      	mov	r3, r0
 8000200:	2b01      	cmp	r3, #1
 8000202:	d11c      	bne.n	800023e <RED_YELLOW+0x4a>
				HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000204:	2201      	movs	r2, #1
 8000206:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800020a:	481f      	ldr	r0, [pc, #124]	; (8000288 <RED_YELLOW+0x94>)
 800020c:	f002 f975 	bl	80024fa <HAL_GPIO_WritePin>
										  |EN4_Pin|EN5_Pin, GPIO_PIN_SET);
				HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 8000210:	2201      	movs	r2, #1
 8000212:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8000216:	481c      	ldr	r0, [pc, #112]	; (8000288 <RED_YELLOW+0x94>)
 8000218:	f002 f96f 	bl	80024fa <HAL_GPIO_WritePin>
											  |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_SET);
				SCH_Delete_Task(0);
 800021c:	2000      	movs	r0, #0
 800021e:	f001 fbdf 	bl	80019e0 <SCH_Delete_Task>
				SCH_Delete_Task(1);
 8000222:	2001      	movs	r0, #1
 8000224:	f001 fbdc 	bl	80019e0 <SCH_Delete_Task>
				SCH_Add_Task(MODE2, 1, 50);
 8000228:	2232      	movs	r2, #50	; 0x32
 800022a:	2101      	movs	r1, #1
 800022c:	4817      	ldr	r0, [pc, #92]	; (800028c <RED_YELLOW+0x98>)
 800022e:	f001 fb13 	bl	8001858 <SCH_Add_Task>
				SCH_Add_Task(displayIncreaseRed, 1, 50);
 8000232:	2232      	movs	r2, #50	; 0x32
 8000234:	2101      	movs	r1, #1
 8000236:	4816      	ldr	r0, [pc, #88]	; (8000290 <RED_YELLOW+0x9c>)
 8000238:	f001 fb0e 	bl	8001858 <SCH_Add_Task>
				return;
 800023c:	e023      	b.n	8000286 <RED_YELLOW+0x92>
			}
			displayFirstLedCouple(RED);
 800023e:	2001      	movs	r0, #1
 8000240:	f000 f9de 	bl	8000600 <displayFirstLedCouple>
			displaySecondLedCouple(YELLOW);
 8000244:	2003      	movs	r0, #3
 8000246:	f000 fa37 	bl	80006b8 <displaySecondLedCouple>
				countdownFirstCoupleLed--;
 800024a:	4b12      	ldr	r3, [pc, #72]	; (8000294 <RED_YELLOW+0xa0>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	3b01      	subs	r3, #1
 8000250:	4a10      	ldr	r2, [pc, #64]	; (8000294 <RED_YELLOW+0xa0>)
 8000252:	6013      	str	r3, [r2, #0]
				countdownSecondCoupleLed--;
 8000254:	4b10      	ldr	r3, [pc, #64]	; (8000298 <RED_YELLOW+0xa4>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	3b01      	subs	r3, #1
 800025a:	4a0f      	ldr	r2, [pc, #60]	; (8000298 <RED_YELLOW+0xa4>)
 800025c:	6013      	str	r3, [r2, #0]
				if(countdownSecondCoupleLed == 0){
 800025e:	4b0e      	ldr	r3, [pc, #56]	; (8000298 <RED_YELLOW+0xa4>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d10f      	bne.n	8000286 <RED_YELLOW+0x92>
					countdownSecondCoupleLed = redDelay;
 8000266:	4b0d      	ldr	r3, [pc, #52]	; (800029c <RED_YELLOW+0xa8>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	4a0b      	ldr	r2, [pc, #44]	; (8000298 <RED_YELLOW+0xa4>)
 800026c:	6013      	str	r3, [r2, #0]
					countdownFirstCoupleLed = greenDelay;
 800026e:	4b0c      	ldr	r3, [pc, #48]	; (80002a0 <RED_YELLOW+0xac>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a08      	ldr	r2, [pc, #32]	; (8000294 <RED_YELLOW+0xa0>)
 8000274:	6013      	str	r3, [r2, #0]
					SCH_Delete_Task(1);
 8000276:	2001      	movs	r0, #1
 8000278:	f001 fbb2 	bl	80019e0 <SCH_Delete_Task>
					SCH_Add_Task(GREEN_RED, 1, 100);
 800027c:	2264      	movs	r2, #100	; 0x64
 800027e:	2101      	movs	r1, #1
 8000280:	4808      	ldr	r0, [pc, #32]	; (80002a4 <RED_YELLOW+0xb0>)
 8000282:	f001 fae9 	bl	8001858 <SCH_Add_Task>
				}
			}
 8000286:	bd80      	pop	{r7, pc}
 8000288:	40010800 	.word	0x40010800
 800028c:	08001441 	.word	0x08001441
 8000290:	08001375 	.word	0x08001375
 8000294:	200000d4 	.word	0x200000d4
 8000298:	200000d8 	.word	0x200000d8
 800029c:	20000040 	.word	0x20000040
 80002a0:	20000044 	.word	0x20000044
 80002a4:	080002a9 	.word	0x080002a9

080002a8 <GREEN_RED>:
		void GREEN_RED(){
 80002a8:	b580      	push	{r7, lr}
 80002aa:	af00      	add	r7, sp, #0
			if (isButtonPressed(0) == 1 ){
 80002ac:	2000      	movs	r0, #0
 80002ae:	f000 f8d3 	bl	8000458 <isButtonPressed>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b01      	cmp	r3, #1
 80002b6:	d11c      	bne.n	80002f2 <GREEN_RED+0x4a>
				HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 80002b8:	2201      	movs	r2, #1
 80002ba:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80002be:	481d      	ldr	r0, [pc, #116]	; (8000334 <GREEN_RED+0x8c>)
 80002c0:	f002 f91b 	bl	80024fa <HAL_GPIO_WritePin>
										  |EN4_Pin|EN5_Pin, GPIO_PIN_SET);
				HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80002c4:	2201      	movs	r2, #1
 80002c6:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 80002ca:	481a      	ldr	r0, [pc, #104]	; (8000334 <GREEN_RED+0x8c>)
 80002cc:	f002 f915 	bl	80024fa <HAL_GPIO_WritePin>
											  |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_SET);
				SCH_Delete_Task(0);
 80002d0:	2000      	movs	r0, #0
 80002d2:	f001 fb85 	bl	80019e0 <SCH_Delete_Task>
				SCH_Delete_Task(1);
 80002d6:	2001      	movs	r0, #1
 80002d8:	f001 fb82 	bl	80019e0 <SCH_Delete_Task>
				SCH_Add_Task(MODE2, 1, 50);
 80002dc:	2232      	movs	r2, #50	; 0x32
 80002de:	2101      	movs	r1, #1
 80002e0:	4815      	ldr	r0, [pc, #84]	; (8000338 <GREEN_RED+0x90>)
 80002e2:	f001 fab9 	bl	8001858 <SCH_Add_Task>
				SCH_Add_Task(displayIncreaseRed, 1, 50);
 80002e6:	2232      	movs	r2, #50	; 0x32
 80002e8:	2101      	movs	r1, #1
 80002ea:	4814      	ldr	r0, [pc, #80]	; (800033c <GREEN_RED+0x94>)
 80002ec:	f001 fab4 	bl	8001858 <SCH_Add_Task>
				return;
 80002f0:	e01f      	b.n	8000332 <GREEN_RED+0x8a>
			}
			displayFirstLedCouple(GREEN);
 80002f2:	2002      	movs	r0, #2
 80002f4:	f000 f984 	bl	8000600 <displayFirstLedCouple>
			displaySecondLedCouple(RED);
 80002f8:	2001      	movs	r0, #1
 80002fa:	f000 f9dd 	bl	80006b8 <displaySecondLedCouple>
				countdownFirstCoupleLed--;
 80002fe:	4b10      	ldr	r3, [pc, #64]	; (8000340 <GREEN_RED+0x98>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	3b01      	subs	r3, #1
 8000304:	4a0e      	ldr	r2, [pc, #56]	; (8000340 <GREEN_RED+0x98>)
 8000306:	6013      	str	r3, [r2, #0]
				countdownSecondCoupleLed--;
 8000308:	4b0e      	ldr	r3, [pc, #56]	; (8000344 <GREEN_RED+0x9c>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	3b01      	subs	r3, #1
 800030e:	4a0d      	ldr	r2, [pc, #52]	; (8000344 <GREEN_RED+0x9c>)
 8000310:	6013      	str	r3, [r2, #0]
				if(countdownFirstCoupleLed == 0){
 8000312:	4b0b      	ldr	r3, [pc, #44]	; (8000340 <GREEN_RED+0x98>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d10b      	bne.n	8000332 <GREEN_RED+0x8a>
					countdownFirstCoupleLed = yellowDelay;
 800031a:	4b0b      	ldr	r3, [pc, #44]	; (8000348 <GREEN_RED+0xa0>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	4a08      	ldr	r2, [pc, #32]	; (8000340 <GREEN_RED+0x98>)
 8000320:	6013      	str	r3, [r2, #0]
					SCH_Delete_Task(1);
 8000322:	2001      	movs	r0, #1
 8000324:	f001 fb5c 	bl	80019e0 <SCH_Delete_Task>
					SCH_Add_Task(YELLOW_RED, 1, 100);
 8000328:	2264      	movs	r2, #100	; 0x64
 800032a:	2101      	movs	r1, #1
 800032c:	4807      	ldr	r0, [pc, #28]	; (800034c <GREEN_RED+0xa4>)
 800032e:	f001 fa93 	bl	8001858 <SCH_Add_Task>
				}
			}
 8000332:	bd80      	pop	{r7, pc}
 8000334:	40010800 	.word	0x40010800
 8000338:	08001441 	.word	0x08001441
 800033c:	08001375 	.word	0x08001375
 8000340:	200000d4 	.word	0x200000d4
 8000344:	200000d8 	.word	0x200000d8
 8000348:	20000048 	.word	0x20000048
 800034c:	08000351 	.word	0x08000351

08000350 <YELLOW_RED>:
		void YELLOW_RED(){
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
			if (isButtonPressed(0) == 1 ){
 8000354:	2000      	movs	r0, #0
 8000356:	f000 f87f 	bl	8000458 <isButtonPressed>
 800035a:	4603      	mov	r3, r0
 800035c:	2b01      	cmp	r3, #1
 800035e:	d11c      	bne.n	800039a <YELLOW_RED+0x4a>
				HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000360:	2201      	movs	r2, #1
 8000362:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8000366:	481f      	ldr	r0, [pc, #124]	; (80003e4 <YELLOW_RED+0x94>)
 8000368:	f002 f8c7 	bl	80024fa <HAL_GPIO_WritePin>
										  |EN4_Pin|EN5_Pin, GPIO_PIN_SET);
				HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 800036c:	2201      	movs	r2, #1
 800036e:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8000372:	481c      	ldr	r0, [pc, #112]	; (80003e4 <YELLOW_RED+0x94>)
 8000374:	f002 f8c1 	bl	80024fa <HAL_GPIO_WritePin>
											  |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_SET);
				SCH_Delete_Task(0);
 8000378:	2000      	movs	r0, #0
 800037a:	f001 fb31 	bl	80019e0 <SCH_Delete_Task>
				SCH_Delete_Task(1);
 800037e:	2001      	movs	r0, #1
 8000380:	f001 fb2e 	bl	80019e0 <SCH_Delete_Task>
				SCH_Add_Task(MODE2, 1, 50);
 8000384:	2232      	movs	r2, #50	; 0x32
 8000386:	2101      	movs	r1, #1
 8000388:	4817      	ldr	r0, [pc, #92]	; (80003e8 <YELLOW_RED+0x98>)
 800038a:	f001 fa65 	bl	8001858 <SCH_Add_Task>
				SCH_Add_Task(displayIncreaseRed, 1, 50);
 800038e:	2232      	movs	r2, #50	; 0x32
 8000390:	2101      	movs	r1, #1
 8000392:	4816      	ldr	r0, [pc, #88]	; (80003ec <YELLOW_RED+0x9c>)
 8000394:	f001 fa60 	bl	8001858 <SCH_Add_Task>
				return;
 8000398:	e023      	b.n	80003e2 <YELLOW_RED+0x92>
			}
			displayFirstLedCouple(YELLOW);
 800039a:	2003      	movs	r0, #3
 800039c:	f000 f930 	bl	8000600 <displayFirstLedCouple>
			displaySecondLedCouple(RED);
 80003a0:	2001      	movs	r0, #1
 80003a2:	f000 f989 	bl	80006b8 <displaySecondLedCouple>
				countdownFirstCoupleLed--;
 80003a6:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <YELLOW_RED+0xa0>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	3b01      	subs	r3, #1
 80003ac:	4a10      	ldr	r2, [pc, #64]	; (80003f0 <YELLOW_RED+0xa0>)
 80003ae:	6013      	str	r3, [r2, #0]
				countdownSecondCoupleLed--;
 80003b0:	4b10      	ldr	r3, [pc, #64]	; (80003f4 <YELLOW_RED+0xa4>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	3b01      	subs	r3, #1
 80003b6:	4a0f      	ldr	r2, [pc, #60]	; (80003f4 <YELLOW_RED+0xa4>)
 80003b8:	6013      	str	r3, [r2, #0]
				if(countdownFirstCoupleLed == 0){
 80003ba:	4b0d      	ldr	r3, [pc, #52]	; (80003f0 <YELLOW_RED+0xa0>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d10f      	bne.n	80003e2 <YELLOW_RED+0x92>
					countdownSecondCoupleLed = greenDelay;
 80003c2:	4b0d      	ldr	r3, [pc, #52]	; (80003f8 <YELLOW_RED+0xa8>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	4a0b      	ldr	r2, [pc, #44]	; (80003f4 <YELLOW_RED+0xa4>)
 80003c8:	6013      	str	r3, [r2, #0]
					countdownFirstCoupleLed = redDelay;
 80003ca:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <YELLOW_RED+0xac>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	4a08      	ldr	r2, [pc, #32]	; (80003f0 <YELLOW_RED+0xa0>)
 80003d0:	6013      	str	r3, [r2, #0]
					SCH_Delete_Task(1);
 80003d2:	2001      	movs	r0, #1
 80003d4:	f001 fb04 	bl	80019e0 <SCH_Delete_Task>
					SCH_Add_Task(RED_GREEN, 1, 100);
 80003d8:	2264      	movs	r2, #100	; 0x64
 80003da:	2101      	movs	r1, #1
 80003dc:	4808      	ldr	r0, [pc, #32]	; (8000400 <YELLOW_RED+0xb0>)
 80003de:	f001 fa3b 	bl	8001858 <SCH_Add_Task>
				}
			}
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	40010800 	.word	0x40010800
 80003e8:	08001441 	.word	0x08001441
 80003ec:	08001375 	.word	0x08001375
 80003f0:	200000d4 	.word	0x200000d4
 80003f4:	200000d8 	.word	0x200000d8
 80003f8:	20000044 	.word	0x20000044
 80003fc:	20000040 	.word	0x20000040
 8000400:	0800014d 	.word	0x0800014d

08000404 <seg_fsm>:
void seg_fsm(){
 8000404:	b580      	push	{r7, lr}
 8000406:	af00      	add	r7, sp, #0
	switch(seg7AutoState){
 8000408:	4b10      	ldr	r3, [pc, #64]	; (800044c <seg_fsm+0x48>)
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	2b00      	cmp	r3, #0
 800040e:	d002      	beq.n	8000416 <seg_fsm+0x12>
 8000410:	2b01      	cmp	r3, #1
 8000412:	d00c      	beq.n	800042e <seg_fsm+0x2a>
		case SECOND:
			showTimeDelay_Second(countdownFirstCoupleLed, countdownSecondCoupleLed);
			seg7AutoState = FIRST;
			break;
		default:
			break;
 8000414:	e017      	b.n	8000446 <seg_fsm+0x42>
			showTimeDelay_First(countdownFirstCoupleLed, countdownSecondCoupleLed);
 8000416:	4b0e      	ldr	r3, [pc, #56]	; (8000450 <seg_fsm+0x4c>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a0e      	ldr	r2, [pc, #56]	; (8000454 <seg_fsm+0x50>)
 800041c:	6812      	ldr	r2, [r2, #0]
 800041e:	4611      	mov	r1, r2
 8000420:	4618      	mov	r0, r3
 8000422:	f000 fd75 	bl	8000f10 <showTimeDelay_First>
			seg7AutoState = SECOND;
 8000426:	4b09      	ldr	r3, [pc, #36]	; (800044c <seg_fsm+0x48>)
 8000428:	2201      	movs	r2, #1
 800042a:	701a      	strb	r2, [r3, #0]
			break;
 800042c:	e00b      	b.n	8000446 <seg_fsm+0x42>
			showTimeDelay_Second(countdownFirstCoupleLed, countdownSecondCoupleLed);
 800042e:	4b08      	ldr	r3, [pc, #32]	; (8000450 <seg_fsm+0x4c>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a08      	ldr	r2, [pc, #32]	; (8000454 <seg_fsm+0x50>)
 8000434:	6812      	ldr	r2, [r2, #0]
 8000436:	4611      	mov	r1, r2
 8000438:	4618      	mov	r0, r3
 800043a:	f000 fd93 	bl	8000f64 <showTimeDelay_Second>
			seg7AutoState = FIRST;
 800043e:	4b03      	ldr	r3, [pc, #12]	; (800044c <seg_fsm+0x48>)
 8000440:	2200      	movs	r2, #0
 8000442:	701a      	strb	r2, [r3, #0]
			break;
 8000444:	bf00      	nop
	}
}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	200000d3 	.word	0x200000d3
 8000450:	200000d4 	.word	0x200000d4
 8000454:	200000d8 	.word	0x200000d8

08000458 <isButtonPressed>:

int TimeOutForKeyPress = 500;
int button_flag[BUTTONS_NUMBER] = {0,0,0};


int isButtonPressed(int i){
 8000458:	b480      	push	{r7}
 800045a:	b083      	sub	sp, #12
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
	if (button_flag[i] == 1){
 8000460:	4a09      	ldr	r2, [pc, #36]	; (8000488 <isButtonPressed+0x30>)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000468:	2b01      	cmp	r3, #1
 800046a:	d106      	bne.n	800047a <isButtonPressed+0x22>
		button_flag[i] = 0;
 800046c:	4a06      	ldr	r2, [pc, #24]	; (8000488 <isButtonPressed+0x30>)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	2100      	movs	r1, #0
 8000472:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000476:	2301      	movs	r3, #1
 8000478:	e000      	b.n	800047c <isButtonPressed+0x24>
	}
	return 0;
 800047a:	2300      	movs	r3, #0

}
 800047c:	4618      	mov	r0, r3
 800047e:	370c      	adds	r7, #12
 8000480:	46bd      	mov	sp, r7
 8000482:	bc80      	pop	{r7}
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	200000c4 	.word	0x200000c4

0800048c <subKeyProcess>:

void subKeyProcess(int i){
 800048c:	b480      	push	{r7}
 800048e:	b083      	sub	sp, #12
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
	button_flag[i] = 1;
 8000494:	4a04      	ldr	r2, [pc, #16]	; (80004a8 <subKeyProcess+0x1c>)
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	2101      	movs	r1, #1
 800049a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800049e:	bf00      	nop
 80004a0:	370c      	adds	r7, #12
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr
 80004a8:	200000c4 	.word	0x200000c4

080004ac <getKeyInput>:

void getKeyInput(){
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
for(int i=0; i<BUTTONS_NUMBER; i++){
 80004b2:	2300      	movs	r3, #0
 80004b4:	607b      	str	r3, [r7, #4]
 80004b6:	e089      	b.n	80005cc <getKeyInput+0x120>
  KeyReg2[i] = KeyReg1[i];
 80004b8:	4a49      	ldr	r2, [pc, #292]	; (80005e0 <getKeyInput+0x134>)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004c0:	4948      	ldr	r1, [pc, #288]	; (80005e4 <getKeyInput+0x138>)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  KeyReg1[i] = KeyReg0[i];
 80004c8:	4a47      	ldr	r2, [pc, #284]	; (80005e8 <getKeyInput+0x13c>)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004d0:	4943      	ldr	r1, [pc, #268]	; (80005e0 <getKeyInput+0x134>)
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  if(i == 0)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d10f      	bne.n	80004fe <getKeyInput+0x52>
	  KeyReg0[i] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, buttonsArr[i]);
 80004de:	4a43      	ldr	r2, [pc, #268]	; (80005ec <getKeyInput+0x140>)
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004e6:	b29b      	uxth	r3, r3
 80004e8:	4619      	mov	r1, r3
 80004ea:	4841      	ldr	r0, [pc, #260]	; (80005f0 <getKeyInput+0x144>)
 80004ec:	f001 ffee 	bl	80024cc <HAL_GPIO_ReadPin>
 80004f0:	4603      	mov	r3, r0
 80004f2:	4619      	mov	r1, r3
 80004f4:	4a3c      	ldr	r2, [pc, #240]	; (80005e8 <getKeyInput+0x13c>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80004fc:	e021      	b.n	8000542 <getKeyInput+0x96>
  else if(i ==1)
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	2b01      	cmp	r3, #1
 8000502:	d10f      	bne.n	8000524 <getKeyInput+0x78>
	  KeyReg0[i] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, buttonsArr[i]);
 8000504:	4a39      	ldr	r2, [pc, #228]	; (80005ec <getKeyInput+0x140>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800050c:	b29b      	uxth	r3, r3
 800050e:	4619      	mov	r1, r3
 8000510:	4838      	ldr	r0, [pc, #224]	; (80005f4 <getKeyInput+0x148>)
 8000512:	f001 ffdb 	bl	80024cc <HAL_GPIO_ReadPin>
 8000516:	4603      	mov	r3, r0
 8000518:	4619      	mov	r1, r3
 800051a:	4a33      	ldr	r2, [pc, #204]	; (80005e8 <getKeyInput+0x13c>)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000522:	e00e      	b.n	8000542 <getKeyInput+0x96>
  else
	  KeyReg0[i] = HAL_GPIO_ReadPin(BUTTON3_GPIO_Port, buttonsArr[i]);
 8000524:	4a31      	ldr	r2, [pc, #196]	; (80005ec <getKeyInput+0x140>)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800052c:	b29b      	uxth	r3, r3
 800052e:	4619      	mov	r1, r3
 8000530:	4830      	ldr	r0, [pc, #192]	; (80005f4 <getKeyInput+0x148>)
 8000532:	f001 ffcb 	bl	80024cc <HAL_GPIO_ReadPin>
 8000536:	4603      	mov	r3, r0
 8000538:	4619      	mov	r1, r3
 800053a:	4a2b      	ldr	r2, [pc, #172]	; (80005e8 <getKeyInput+0x13c>)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000542:	4a27      	ldr	r2, [pc, #156]	; (80005e0 <getKeyInput+0x134>)
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800054a:	4927      	ldr	r1, [pc, #156]	; (80005e8 <getKeyInput+0x13c>)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000552:	429a      	cmp	r2, r3
 8000554:	d137      	bne.n	80005c6 <getKeyInput+0x11a>
 8000556:	4a22      	ldr	r2, [pc, #136]	; (80005e0 <getKeyInput+0x134>)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800055e:	4921      	ldr	r1, [pc, #132]	; (80005e4 <getKeyInput+0x138>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000566:	429a      	cmp	r2, r3
 8000568:	d12d      	bne.n	80005c6 <getKeyInput+0x11a>
    if (KeyReg2[i] != KeyReg3[i]){
 800056a:	4a1e      	ldr	r2, [pc, #120]	; (80005e4 <getKeyInput+0x138>)
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000572:	4921      	ldr	r1, [pc, #132]	; (80005f8 <getKeyInput+0x14c>)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800057a:	429a      	cmp	r2, r3
 800057c:	d015      	beq.n	80005aa <getKeyInput+0xfe>
      KeyReg3[i] = KeyReg2[i];
 800057e:	4a19      	ldr	r2, [pc, #100]	; (80005e4 <getKeyInput+0x138>)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000586:	491c      	ldr	r1, [pc, #112]	; (80005f8 <getKeyInput+0x14c>)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      if (KeyReg3[i] == PRESSED_STATE){
 800058e:	4a1a      	ldr	r2, [pc, #104]	; (80005f8 <getKeyInput+0x14c>)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d115      	bne.n	80005c6 <getKeyInput+0x11a>
        TimeOutForKeyPress = 500;
 800059a:	4b18      	ldr	r3, [pc, #96]	; (80005fc <getKeyInput+0x150>)
 800059c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80005a0:	601a      	str	r2, [r3, #0]
        subKeyProcess(i);
 80005a2:	6878      	ldr	r0, [r7, #4]
 80005a4:	f7ff ff72 	bl	800048c <subKeyProcess>
 80005a8:	e00d      	b.n	80005c6 <getKeyInput+0x11a>
      }
    }else{
       TimeOutForKeyPress --;
 80005aa:	4b14      	ldr	r3, [pc, #80]	; (80005fc <getKeyInput+0x150>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	3b01      	subs	r3, #1
 80005b0:	4a12      	ldr	r2, [pc, #72]	; (80005fc <getKeyInput+0x150>)
 80005b2:	6013      	str	r3, [r2, #0]
        if (TimeOutForKeyPress == 0){
 80005b4:	4b11      	ldr	r3, [pc, #68]	; (80005fc <getKeyInput+0x150>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d104      	bne.n	80005c6 <getKeyInput+0x11a>
          KeyReg3[i] = NORMAL_STATE;
 80005bc:	4a0e      	ldr	r2, [pc, #56]	; (80005f8 <getKeyInput+0x14c>)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	2101      	movs	r1, #1
 80005c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
for(int i=0; i<BUTTONS_NUMBER; i++){
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	3301      	adds	r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2b02      	cmp	r3, #2
 80005d0:	f77f af72 	ble.w	80004b8 <getKeyInput+0xc>
        }
    }
  }
}
}
 80005d4:	bf00      	nop
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	20000018 	.word	0x20000018
 80005e4:	20000024 	.word	0x20000024
 80005e8:	2000000c 	.word	0x2000000c
 80005ec:	20000000 	.word	0x20000000
 80005f0:	40010800 	.word	0x40010800
 80005f4:	40011000 	.word	0x40011000
 80005f8:	20000030 	.word	0x20000030
 80005fc:	2000003c 	.word	0x2000003c

08000600 <displayFirstLedCouple>:
 *      Author: ad
 */
#include "display.h"


void displayFirstLedCouple(enum LedState state_1){
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	71fb      	strb	r3, [r7, #7]
	switch(state_1){
 800060a:	79fb      	ldrb	r3, [r7, #7]
 800060c:	2b03      	cmp	r3, #3
 800060e:	d84b      	bhi.n	80006a8 <displayFirstLedCouple+0xa8>
 8000610:	a201      	add	r2, pc, #4	; (adr r2, 8000618 <displayFirstLedCouple+0x18>)
 8000612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000616:	bf00      	nop
 8000618:	08000629 	.word	0x08000629
 800061c:	08000649 	.word	0x08000649
 8000620:	08000689 	.word	0x08000689
 8000624:	08000669 	.word	0x08000669
	 case LED_INIT:
			 HAL_GPIO_WritePin( GREEN1_GPIO_Port , GREEN1_Pin , 1) ;
 8000628:	2201      	movs	r2, #1
 800062a:	2140      	movs	r1, #64	; 0x40
 800062c:	4821      	ldr	r0, [pc, #132]	; (80006b4 <displayFirstLedCouple+0xb4>)
 800062e:	f001 ff64 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW1_GPIO_Port , YELLOW1_Pin , 1 ) ;
 8000632:	2201      	movs	r2, #1
 8000634:	2120      	movs	r1, #32
 8000636:	481f      	ldr	r0, [pc, #124]	; (80006b4 <displayFirstLedCouple+0xb4>)
 8000638:	f001 ff5f 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED1_GPIO_Port , RED1_Pin , 1 ) ;
 800063c:	2201      	movs	r2, #1
 800063e:	2110      	movs	r1, #16
 8000640:	481c      	ldr	r0, [pc, #112]	; (80006b4 <displayFirstLedCouple+0xb4>)
 8000642:	f001 ff5a 	bl	80024fa <HAL_GPIO_WritePin>
			 break;
 8000646:	e030      	b.n	80006aa <displayFirstLedCouple+0xaa>
	 case RED:
			 HAL_GPIO_WritePin( GREEN1_GPIO_Port , GREEN1_Pin , 1) ;
 8000648:	2201      	movs	r2, #1
 800064a:	2140      	movs	r1, #64	; 0x40
 800064c:	4819      	ldr	r0, [pc, #100]	; (80006b4 <displayFirstLedCouple+0xb4>)
 800064e:	f001 ff54 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW1_GPIO_Port , YELLOW1_Pin , 1 ) ;
 8000652:	2201      	movs	r2, #1
 8000654:	2120      	movs	r1, #32
 8000656:	4817      	ldr	r0, [pc, #92]	; (80006b4 <displayFirstLedCouple+0xb4>)
 8000658:	f001 ff4f 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED1_GPIO_Port , RED1_Pin , 0 ) ;
 800065c:	2200      	movs	r2, #0
 800065e:	2110      	movs	r1, #16
 8000660:	4814      	ldr	r0, [pc, #80]	; (80006b4 <displayFirstLedCouple+0xb4>)
 8000662:	f001 ff4a 	bl	80024fa <HAL_GPIO_WritePin>
			 break;
 8000666:	e020      	b.n	80006aa <displayFirstLedCouple+0xaa>
	 case YELLOW:
			 HAL_GPIO_WritePin( GREEN1_GPIO_Port , GREEN1_Pin , 1) ;
 8000668:	2201      	movs	r2, #1
 800066a:	2140      	movs	r1, #64	; 0x40
 800066c:	4811      	ldr	r0, [pc, #68]	; (80006b4 <displayFirstLedCouple+0xb4>)
 800066e:	f001 ff44 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW1_GPIO_Port , YELLOW1_Pin , 0 ) ;
 8000672:	2200      	movs	r2, #0
 8000674:	2120      	movs	r1, #32
 8000676:	480f      	ldr	r0, [pc, #60]	; (80006b4 <displayFirstLedCouple+0xb4>)
 8000678:	f001 ff3f 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED1_GPIO_Port , RED1_Pin , 1 ) ;
 800067c:	2201      	movs	r2, #1
 800067e:	2110      	movs	r1, #16
 8000680:	480c      	ldr	r0, [pc, #48]	; (80006b4 <displayFirstLedCouple+0xb4>)
 8000682:	f001 ff3a 	bl	80024fa <HAL_GPIO_WritePin>
			 break;
 8000686:	e010      	b.n	80006aa <displayFirstLedCouple+0xaa>
	 case GREEN:
			 HAL_GPIO_WritePin( GREEN1_GPIO_Port , GREEN1_Pin , 0) ;
 8000688:	2200      	movs	r2, #0
 800068a:	2140      	movs	r1, #64	; 0x40
 800068c:	4809      	ldr	r0, [pc, #36]	; (80006b4 <displayFirstLedCouple+0xb4>)
 800068e:	f001 ff34 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW1_GPIO_Port , YELLOW1_Pin , 1 ) ;
 8000692:	2201      	movs	r2, #1
 8000694:	2120      	movs	r1, #32
 8000696:	4807      	ldr	r0, [pc, #28]	; (80006b4 <displayFirstLedCouple+0xb4>)
 8000698:	f001 ff2f 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED1_GPIO_Port , RED1_Pin , 1 ) ;
 800069c:	2201      	movs	r2, #1
 800069e:	2110      	movs	r1, #16
 80006a0:	4804      	ldr	r0, [pc, #16]	; (80006b4 <displayFirstLedCouple+0xb4>)
 80006a2:	f001 ff2a 	bl	80024fa <HAL_GPIO_WritePin>
			 break;
 80006a6:	e000      	b.n	80006aa <displayFirstLedCouple+0xaa>
	 default:
		 break;
 80006a8:	bf00      	nop
	}
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40010800 	.word	0x40010800

080006b8 <displaySecondLedCouple>:



void displaySecondLedCouple(enum LedState state_2){
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	4603      	mov	r3, r0
 80006c0:	71fb      	strb	r3, [r7, #7]
	switch(state_2){
 80006c2:	79fb      	ldrb	r3, [r7, #7]
 80006c4:	2b03      	cmp	r3, #3
 80006c6:	d853      	bhi.n	8000770 <displaySecondLedCouple+0xb8>
 80006c8:	a201      	add	r2, pc, #4	; (adr r2, 80006d0 <displaySecondLedCouple+0x18>)
 80006ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ce:	bf00      	nop
 80006d0:	080006e1 	.word	0x080006e1
 80006d4:	08000705 	.word	0x08000705
 80006d8:	0800074d 	.word	0x0800074d
 80006dc:	08000729 	.word	0x08000729
	 	 case LED_INIT:
			 HAL_GPIO_WritePin( GREEN2_GPIO_Port , GREEN2_Pin , 1) ;
 80006e0:	2201      	movs	r2, #1
 80006e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e6:	4825      	ldr	r0, [pc, #148]	; (800077c <displaySecondLedCouple+0xc4>)
 80006e8:	f001 ff07 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW2_GPIO_Port , YELLOW2_Pin , 1 ) ;
 80006ec:	2201      	movs	r2, #1
 80006ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f2:	4822      	ldr	r0, [pc, #136]	; (800077c <displaySecondLedCouple+0xc4>)
 80006f4:	f001 ff01 	bl	80024fa <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED2_GPIO_Port , RED2_Pin , 1 ) ;
 80006f8:	2201      	movs	r2, #1
 80006fa:	2180      	movs	r1, #128	; 0x80
 80006fc:	481f      	ldr	r0, [pc, #124]	; (800077c <displaySecondLedCouple+0xc4>)
 80006fe:	f001 fefc 	bl	80024fa <HAL_GPIO_WritePin>
			 break;
 8000702:	e036      	b.n	8000772 <displaySecondLedCouple+0xba>
		case RED:
			HAL_GPIO_WritePin( GREEN2_GPIO_Port , GREEN2_Pin , 1) ;
 8000704:	2201      	movs	r2, #1
 8000706:	f44f 7100 	mov.w	r1, #512	; 0x200
 800070a:	481c      	ldr	r0, [pc, #112]	; (800077c <displaySecondLedCouple+0xc4>)
 800070c:	f001 fef5 	bl	80024fa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( YELLOW2_GPIO_Port , YELLOW2_Pin , 1 ) ;
 8000710:	2201      	movs	r2, #1
 8000712:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000716:	4819      	ldr	r0, [pc, #100]	; (800077c <displaySecondLedCouple+0xc4>)
 8000718:	f001 feef 	bl	80024fa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( RED2_GPIO_Port , RED2_Pin , 0 ) ;
 800071c:	2200      	movs	r2, #0
 800071e:	2180      	movs	r1, #128	; 0x80
 8000720:	4816      	ldr	r0, [pc, #88]	; (800077c <displaySecondLedCouple+0xc4>)
 8000722:	f001 feea 	bl	80024fa <HAL_GPIO_WritePin>
			break;
 8000726:	e024      	b.n	8000772 <displaySecondLedCouple+0xba>
		case YELLOW:
			HAL_GPIO_WritePin( GREEN2_GPIO_Port , GREEN2_Pin , 1) ;
 8000728:	2201      	movs	r2, #1
 800072a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072e:	4813      	ldr	r0, [pc, #76]	; (800077c <displaySecondLedCouple+0xc4>)
 8000730:	f001 fee3 	bl	80024fa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( YELLOW2_GPIO_Port , YELLOW2_Pin , 0 ) ;
 8000734:	2200      	movs	r2, #0
 8000736:	f44f 7180 	mov.w	r1, #256	; 0x100
 800073a:	4810      	ldr	r0, [pc, #64]	; (800077c <displaySecondLedCouple+0xc4>)
 800073c:	f001 fedd 	bl	80024fa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( RED2_GPIO_Port , RED2_Pin , 1 ) ;
 8000740:	2201      	movs	r2, #1
 8000742:	2180      	movs	r1, #128	; 0x80
 8000744:	480d      	ldr	r0, [pc, #52]	; (800077c <displaySecondLedCouple+0xc4>)
 8000746:	f001 fed8 	bl	80024fa <HAL_GPIO_WritePin>
			break;
 800074a:	e012      	b.n	8000772 <displaySecondLedCouple+0xba>
		case GREEN:
			HAL_GPIO_WritePin( GREEN2_GPIO_Port , GREEN2_Pin , 0) ;
 800074c:	2200      	movs	r2, #0
 800074e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000752:	480a      	ldr	r0, [pc, #40]	; (800077c <displaySecondLedCouple+0xc4>)
 8000754:	f001 fed1 	bl	80024fa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( YELLOW2_GPIO_Port , YELLOW2_Pin , 1 ) ;
 8000758:	2201      	movs	r2, #1
 800075a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800075e:	4807      	ldr	r0, [pc, #28]	; (800077c <displaySecondLedCouple+0xc4>)
 8000760:	f001 fecb 	bl	80024fa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( RED2_GPIO_Port , RED2_Pin , 1 ) ;
 8000764:	2201      	movs	r2, #1
 8000766:	2180      	movs	r1, #128	; 0x80
 8000768:	4804      	ldr	r0, [pc, #16]	; (800077c <displaySecondLedCouple+0xc4>)
 800076a:	f001 fec6 	bl	80024fa <HAL_GPIO_WritePin>
			break;
 800076e:	e000      	b.n	8000772 <displaySecondLedCouple+0xba>
		default:
		  break;
 8000770:	bf00      	nop
   }
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40010800 	.word	0x40010800

08000780 <displaySEG7_1>:
	HAL_GPIO_TogglePin( GREEN1_GPIO_Port , GREEN1_Pin) ;
	HAL_GPIO_TogglePin( GREEN2_GPIO_Port , GREEN2_Pin) ;
}


void displaySEG7_1(int num){
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
switch(num){
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2b09      	cmp	r3, #9
 800078c:	f200 8180 	bhi.w	8000a90 <displaySEG7_1+0x310>
 8000790:	a201      	add	r2, pc, #4	; (adr r2, 8000798 <displaySEG7_1+0x18>)
 8000792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000796:	bf00      	nop
 8000798:	080007c1 	.word	0x080007c1
 800079c:	08000809 	.word	0x08000809
 80007a0:	08000851 	.word	0x08000851
 80007a4:	08000899 	.word	0x08000899
 80007a8:	080008e1 	.word	0x080008e1
 80007ac:	08000929 	.word	0x08000929
 80007b0:	08000971 	.word	0x08000971
 80007b4:	080009b9 	.word	0x080009b9
 80007b8:	08000a01 	.word	0x08000a01
 80007bc:	08000a49 	.word	0x08000a49
	case 0:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 80007c0:	2200      	movs	r2, #0
 80007c2:	2101      	movs	r1, #1
 80007c4:	48b5      	ldr	r0, [pc, #724]	; (8000a9c <displaySEG7_1+0x31c>)
 80007c6:	f001 fe98 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 80007ca:	2200      	movs	r2, #0
 80007cc:	2102      	movs	r1, #2
 80007ce:	48b3      	ldr	r0, [pc, #716]	; (8000a9c <displaySEG7_1+0x31c>)
 80007d0:	f001 fe93 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 80007d4:	2200      	movs	r2, #0
 80007d6:	2104      	movs	r1, #4
 80007d8:	48b0      	ldr	r0, [pc, #704]	; (8000a9c <displaySEG7_1+0x31c>)
 80007da:	f001 fe8e 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 80007de:	2200      	movs	r2, #0
 80007e0:	2108      	movs	r1, #8
 80007e2:	48ae      	ldr	r0, [pc, #696]	; (8000a9c <displaySEG7_1+0x31c>)
 80007e4:	f001 fe89 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 0 ) ;
 80007e8:	2200      	movs	r2, #0
 80007ea:	2110      	movs	r1, #16
 80007ec:	48ab      	ldr	r0, [pc, #684]	; (8000a9c <displaySEG7_1+0x31c>)
 80007ee:	f001 fe84 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 80007f2:	2200      	movs	r2, #0
 80007f4:	2120      	movs	r1, #32
 80007f6:	48a9      	ldr	r0, [pc, #676]	; (8000a9c <displaySEG7_1+0x31c>)
 80007f8:	f001 fe7f 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 1 ) ;
 80007fc:	2201      	movs	r2, #1
 80007fe:	2140      	movs	r1, #64	; 0x40
 8000800:	48a6      	ldr	r0, [pc, #664]	; (8000a9c <displaySEG7_1+0x31c>)
 8000802:	f001 fe7a 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000806:	e144      	b.n	8000a92 <displaySEG7_1+0x312>

	case 1:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 1 ) ;
 8000808:	2201      	movs	r2, #1
 800080a:	2101      	movs	r1, #1
 800080c:	48a3      	ldr	r0, [pc, #652]	; (8000a9c <displaySEG7_1+0x31c>)
 800080e:	f001 fe74 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 8000812:	2200      	movs	r2, #0
 8000814:	2102      	movs	r1, #2
 8000816:	48a1      	ldr	r0, [pc, #644]	; (8000a9c <displaySEG7_1+0x31c>)
 8000818:	f001 fe6f 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 800081c:	2200      	movs	r2, #0
 800081e:	2104      	movs	r1, #4
 8000820:	489e      	ldr	r0, [pc, #632]	; (8000a9c <displaySEG7_1+0x31c>)
 8000822:	f001 fe6a 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 1 ) ;
 8000826:	2201      	movs	r2, #1
 8000828:	2108      	movs	r1, #8
 800082a:	489c      	ldr	r0, [pc, #624]	; (8000a9c <displaySEG7_1+0x31c>)
 800082c:	f001 fe65 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 8000830:	2201      	movs	r2, #1
 8000832:	2110      	movs	r1, #16
 8000834:	4899      	ldr	r0, [pc, #612]	; (8000a9c <displaySEG7_1+0x31c>)
 8000836:	f001 fe60 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 1 ) ;
 800083a:	2201      	movs	r2, #1
 800083c:	2120      	movs	r1, #32
 800083e:	4897      	ldr	r0, [pc, #604]	; (8000a9c <displaySEG7_1+0x31c>)
 8000840:	f001 fe5b 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 1 ) ;
 8000844:	2201      	movs	r2, #1
 8000846:	2140      	movs	r1, #64	; 0x40
 8000848:	4894      	ldr	r0, [pc, #592]	; (8000a9c <displaySEG7_1+0x31c>)
 800084a:	f001 fe56 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 800084e:	e120      	b.n	8000a92 <displaySEG7_1+0x312>

	case 2:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000850:	2200      	movs	r2, #0
 8000852:	2101      	movs	r1, #1
 8000854:	4891      	ldr	r0, [pc, #580]	; (8000a9c <displaySEG7_1+0x31c>)
 8000856:	f001 fe50 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 800085a:	2200      	movs	r2, #0
 800085c:	2102      	movs	r1, #2
 800085e:	488f      	ldr	r0, [pc, #572]	; (8000a9c <displaySEG7_1+0x31c>)
 8000860:	f001 fe4b 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 1 ) ;
 8000864:	2201      	movs	r2, #1
 8000866:	2104      	movs	r1, #4
 8000868:	488c      	ldr	r0, [pc, #560]	; (8000a9c <displaySEG7_1+0x31c>)
 800086a:	f001 fe46 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 800086e:	2200      	movs	r2, #0
 8000870:	2108      	movs	r1, #8
 8000872:	488a      	ldr	r0, [pc, #552]	; (8000a9c <displaySEG7_1+0x31c>)
 8000874:	f001 fe41 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 0 ) ;
 8000878:	2200      	movs	r2, #0
 800087a:	2110      	movs	r1, #16
 800087c:	4887      	ldr	r0, [pc, #540]	; (8000a9c <displaySEG7_1+0x31c>)
 800087e:	f001 fe3c 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 1 ) ;
 8000882:	2201      	movs	r2, #1
 8000884:	2120      	movs	r1, #32
 8000886:	4885      	ldr	r0, [pc, #532]	; (8000a9c <displaySEG7_1+0x31c>)
 8000888:	f001 fe37 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 800088c:	2200      	movs	r2, #0
 800088e:	2140      	movs	r1, #64	; 0x40
 8000890:	4882      	ldr	r0, [pc, #520]	; (8000a9c <displaySEG7_1+0x31c>)
 8000892:	f001 fe32 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000896:	e0fc      	b.n	8000a92 <displaySEG7_1+0x312>

	case 3:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000898:	2200      	movs	r2, #0
 800089a:	2101      	movs	r1, #1
 800089c:	487f      	ldr	r0, [pc, #508]	; (8000a9c <displaySEG7_1+0x31c>)
 800089e:	f001 fe2c 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 80008a2:	2200      	movs	r2, #0
 80008a4:	2102      	movs	r1, #2
 80008a6:	487d      	ldr	r0, [pc, #500]	; (8000a9c <displaySEG7_1+0x31c>)
 80008a8:	f001 fe27 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 80008ac:	2200      	movs	r2, #0
 80008ae:	2104      	movs	r1, #4
 80008b0:	487a      	ldr	r0, [pc, #488]	; (8000a9c <displaySEG7_1+0x31c>)
 80008b2:	f001 fe22 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 80008b6:	2200      	movs	r2, #0
 80008b8:	2108      	movs	r1, #8
 80008ba:	4878      	ldr	r0, [pc, #480]	; (8000a9c <displaySEG7_1+0x31c>)
 80008bc:	f001 fe1d 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 80008c0:	2201      	movs	r2, #1
 80008c2:	2110      	movs	r1, #16
 80008c4:	4875      	ldr	r0, [pc, #468]	; (8000a9c <displaySEG7_1+0x31c>)
 80008c6:	f001 fe18 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 1 ) ;
 80008ca:	2201      	movs	r2, #1
 80008cc:	2120      	movs	r1, #32
 80008ce:	4873      	ldr	r0, [pc, #460]	; (8000a9c <displaySEG7_1+0x31c>)
 80008d0:	f001 fe13 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 80008d4:	2200      	movs	r2, #0
 80008d6:	2140      	movs	r1, #64	; 0x40
 80008d8:	4870      	ldr	r0, [pc, #448]	; (8000a9c <displaySEG7_1+0x31c>)
 80008da:	f001 fe0e 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 80008de:	e0d8      	b.n	8000a92 <displaySEG7_1+0x312>

	case 4:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 1 ) ;
 80008e0:	2201      	movs	r2, #1
 80008e2:	2101      	movs	r1, #1
 80008e4:	486d      	ldr	r0, [pc, #436]	; (8000a9c <displaySEG7_1+0x31c>)
 80008e6:	f001 fe08 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 80008ea:	2200      	movs	r2, #0
 80008ec:	2102      	movs	r1, #2
 80008ee:	486b      	ldr	r0, [pc, #428]	; (8000a9c <displaySEG7_1+0x31c>)
 80008f0:	f001 fe03 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 80008f4:	2200      	movs	r2, #0
 80008f6:	2104      	movs	r1, #4
 80008f8:	4868      	ldr	r0, [pc, #416]	; (8000a9c <displaySEG7_1+0x31c>)
 80008fa:	f001 fdfe 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 1 ) ;
 80008fe:	2201      	movs	r2, #1
 8000900:	2108      	movs	r1, #8
 8000902:	4866      	ldr	r0, [pc, #408]	; (8000a9c <displaySEG7_1+0x31c>)
 8000904:	f001 fdf9 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 8000908:	2201      	movs	r2, #1
 800090a:	2110      	movs	r1, #16
 800090c:	4863      	ldr	r0, [pc, #396]	; (8000a9c <displaySEG7_1+0x31c>)
 800090e:	f001 fdf4 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 8000912:	2200      	movs	r2, #0
 8000914:	2120      	movs	r1, #32
 8000916:	4861      	ldr	r0, [pc, #388]	; (8000a9c <displaySEG7_1+0x31c>)
 8000918:	f001 fdef 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 800091c:	2200      	movs	r2, #0
 800091e:	2140      	movs	r1, #64	; 0x40
 8000920:	485e      	ldr	r0, [pc, #376]	; (8000a9c <displaySEG7_1+0x31c>)
 8000922:	f001 fdea 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000926:	e0b4      	b.n	8000a92 <displaySEG7_1+0x312>

	case 5:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000928:	2200      	movs	r2, #0
 800092a:	2101      	movs	r1, #1
 800092c:	485b      	ldr	r0, [pc, #364]	; (8000a9c <displaySEG7_1+0x31c>)
 800092e:	f001 fde4 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 1 ) ;
 8000932:	2201      	movs	r2, #1
 8000934:	2102      	movs	r1, #2
 8000936:	4859      	ldr	r0, [pc, #356]	; (8000a9c <displaySEG7_1+0x31c>)
 8000938:	f001 fddf 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 800093c:	2200      	movs	r2, #0
 800093e:	2104      	movs	r1, #4
 8000940:	4856      	ldr	r0, [pc, #344]	; (8000a9c <displaySEG7_1+0x31c>)
 8000942:	f001 fdda 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 8000946:	2200      	movs	r2, #0
 8000948:	2108      	movs	r1, #8
 800094a:	4854      	ldr	r0, [pc, #336]	; (8000a9c <displaySEG7_1+0x31c>)
 800094c:	f001 fdd5 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 8000950:	2201      	movs	r2, #1
 8000952:	2110      	movs	r1, #16
 8000954:	4851      	ldr	r0, [pc, #324]	; (8000a9c <displaySEG7_1+0x31c>)
 8000956:	f001 fdd0 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 800095a:	2200      	movs	r2, #0
 800095c:	2120      	movs	r1, #32
 800095e:	484f      	ldr	r0, [pc, #316]	; (8000a9c <displaySEG7_1+0x31c>)
 8000960:	f001 fdcb 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 8000964:	2200      	movs	r2, #0
 8000966:	2140      	movs	r1, #64	; 0x40
 8000968:	484c      	ldr	r0, [pc, #304]	; (8000a9c <displaySEG7_1+0x31c>)
 800096a:	f001 fdc6 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 800096e:	e090      	b.n	8000a92 <displaySEG7_1+0x312>

	case 6:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000970:	2200      	movs	r2, #0
 8000972:	2101      	movs	r1, #1
 8000974:	4849      	ldr	r0, [pc, #292]	; (8000a9c <displaySEG7_1+0x31c>)
 8000976:	f001 fdc0 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 1 ) ;
 800097a:	2201      	movs	r2, #1
 800097c:	2102      	movs	r1, #2
 800097e:	4847      	ldr	r0, [pc, #284]	; (8000a9c <displaySEG7_1+0x31c>)
 8000980:	f001 fdbb 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 8000984:	2200      	movs	r2, #0
 8000986:	2104      	movs	r1, #4
 8000988:	4844      	ldr	r0, [pc, #272]	; (8000a9c <displaySEG7_1+0x31c>)
 800098a:	f001 fdb6 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 800098e:	2200      	movs	r2, #0
 8000990:	2108      	movs	r1, #8
 8000992:	4842      	ldr	r0, [pc, #264]	; (8000a9c <displaySEG7_1+0x31c>)
 8000994:	f001 fdb1 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 0 ) ;
 8000998:	2200      	movs	r2, #0
 800099a:	2110      	movs	r1, #16
 800099c:	483f      	ldr	r0, [pc, #252]	; (8000a9c <displaySEG7_1+0x31c>)
 800099e:	f001 fdac 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	483d      	ldr	r0, [pc, #244]	; (8000a9c <displaySEG7_1+0x31c>)
 80009a8:	f001 fda7 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 80009ac:	2200      	movs	r2, #0
 80009ae:	2140      	movs	r1, #64	; 0x40
 80009b0:	483a      	ldr	r0, [pc, #232]	; (8000a9c <displaySEG7_1+0x31c>)
 80009b2:	f001 fda2 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 80009b6:	e06c      	b.n	8000a92 <displaySEG7_1+0x312>

	case 7:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 80009b8:	2200      	movs	r2, #0
 80009ba:	2101      	movs	r1, #1
 80009bc:	4837      	ldr	r0, [pc, #220]	; (8000a9c <displaySEG7_1+0x31c>)
 80009be:	f001 fd9c 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 80009c2:	2200      	movs	r2, #0
 80009c4:	2102      	movs	r1, #2
 80009c6:	4835      	ldr	r0, [pc, #212]	; (8000a9c <displaySEG7_1+0x31c>)
 80009c8:	f001 fd97 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 80009cc:	2200      	movs	r2, #0
 80009ce:	2104      	movs	r1, #4
 80009d0:	4832      	ldr	r0, [pc, #200]	; (8000a9c <displaySEG7_1+0x31c>)
 80009d2:	f001 fd92 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 1 ) ;
 80009d6:	2201      	movs	r2, #1
 80009d8:	2108      	movs	r1, #8
 80009da:	4830      	ldr	r0, [pc, #192]	; (8000a9c <displaySEG7_1+0x31c>)
 80009dc:	f001 fd8d 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 80009e0:	2201      	movs	r2, #1
 80009e2:	2110      	movs	r1, #16
 80009e4:	482d      	ldr	r0, [pc, #180]	; (8000a9c <displaySEG7_1+0x31c>)
 80009e6:	f001 fd88 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 1 ) ;
 80009ea:	2201      	movs	r2, #1
 80009ec:	2120      	movs	r1, #32
 80009ee:	482b      	ldr	r0, [pc, #172]	; (8000a9c <displaySEG7_1+0x31c>)
 80009f0:	f001 fd83 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 1 ) ;
 80009f4:	2201      	movs	r2, #1
 80009f6:	2140      	movs	r1, #64	; 0x40
 80009f8:	4828      	ldr	r0, [pc, #160]	; (8000a9c <displaySEG7_1+0x31c>)
 80009fa:	f001 fd7e 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 80009fe:	e048      	b.n	8000a92 <displaySEG7_1+0x312>

	case 8:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000a00:	2200      	movs	r2, #0
 8000a02:	2101      	movs	r1, #1
 8000a04:	4825      	ldr	r0, [pc, #148]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a06:	f001 fd78 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2102      	movs	r1, #2
 8000a0e:	4823      	ldr	r0, [pc, #140]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a10:	f001 fd73 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 8000a14:	2200      	movs	r2, #0
 8000a16:	2104      	movs	r1, #4
 8000a18:	4820      	ldr	r0, [pc, #128]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a1a:	f001 fd6e 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2108      	movs	r1, #8
 8000a22:	481e      	ldr	r0, [pc, #120]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a24:	f001 fd69 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 0 ) ;
 8000a28:	2200      	movs	r2, #0
 8000a2a:	2110      	movs	r1, #16
 8000a2c:	481b      	ldr	r0, [pc, #108]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a2e:	f001 fd64 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 8000a32:	2200      	movs	r2, #0
 8000a34:	2120      	movs	r1, #32
 8000a36:	4819      	ldr	r0, [pc, #100]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a38:	f001 fd5f 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2140      	movs	r1, #64	; 0x40
 8000a40:	4816      	ldr	r0, [pc, #88]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a42:	f001 fd5a 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000a46:	e024      	b.n	8000a92 <displaySEG7_1+0x312>

	case 9:
		HAL_GPIO_WritePin ( A1_GPIO_Port , A1_Pin , 0 ) ;
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2101      	movs	r1, #1
 8000a4c:	4813      	ldr	r0, [pc, #76]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a4e:	f001 fd54 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B1_GPIO_Port , B1_Pin , 0 ) ;
 8000a52:	2200      	movs	r2, #0
 8000a54:	2102      	movs	r1, #2
 8000a56:	4811      	ldr	r0, [pc, #68]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a58:	f001 fd4f 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C1_GPIO_Port , C1_Pin , 0 ) ;
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2104      	movs	r1, #4
 8000a60:	480e      	ldr	r0, [pc, #56]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a62:	f001 fd4a 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D1_GPIO_Port , D1_Pin , 0 ) ;
 8000a66:	2200      	movs	r2, #0
 8000a68:	2108      	movs	r1, #8
 8000a6a:	480c      	ldr	r0, [pc, #48]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a6c:	f001 fd45 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E1_GPIO_Port , E1_Pin , 1 ) ;
 8000a70:	2201      	movs	r2, #1
 8000a72:	2110      	movs	r1, #16
 8000a74:	4809      	ldr	r0, [pc, #36]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a76:	f001 fd40 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F1_GPIO_Port , F1_Pin , 0 ) ;
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2120      	movs	r1, #32
 8000a7e:	4807      	ldr	r0, [pc, #28]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a80:	f001 fd3b 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G1_GPIO_Port , G1_Pin , 0 ) ;
 8000a84:	2200      	movs	r2, #0
 8000a86:	2140      	movs	r1, #64	; 0x40
 8000a88:	4804      	ldr	r0, [pc, #16]	; (8000a9c <displaySEG7_1+0x31c>)
 8000a8a:	f001 fd36 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000a8e:	e000      	b.n	8000a92 <displaySEG7_1+0x312>

	default:
		break;
 8000a90:	bf00      	nop
	}
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40010c00 	.word	0x40010c00

08000aa0 <displaySEG7_2>:


void displaySEG7_2(int num){
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
switch(num){
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2b09      	cmp	r3, #9
 8000aac:	f200 81bc 	bhi.w	8000e28 <displaySEG7_2+0x388>
 8000ab0:	a201      	add	r2, pc, #4	; (adr r2, 8000ab8 <displaySEG7_2+0x18>)
 8000ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ab6:	bf00      	nop
 8000ab8:	08000ae1 	.word	0x08000ae1
 8000abc:	08000b35 	.word	0x08000b35
 8000ac0:	08000b89 	.word	0x08000b89
 8000ac4:	08000bdd 	.word	0x08000bdd
 8000ac8:	08000c31 	.word	0x08000c31
 8000acc:	08000c85 	.word	0x08000c85
 8000ad0:	08000cd9 	.word	0x08000cd9
 8000ad4:	08000d2d 	.word	0x08000d2d
 8000ad8:	08000d81 	.word	0x08000d81
 8000adc:	08000dd5 	.word	0x08000dd5
	case 0:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2180      	movs	r1, #128	; 0x80
 8000ae4:	48d3      	ldr	r0, [pc, #844]	; (8000e34 <displaySEG7_2+0x394>)
 8000ae6:	f001 fd08 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000aea:	2200      	movs	r2, #0
 8000aec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000af0:	48d0      	ldr	r0, [pc, #832]	; (8000e34 <displaySEG7_2+0x394>)
 8000af2:	f001 fd02 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000af6:	2200      	movs	r2, #0
 8000af8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000afc:	48cd      	ldr	r0, [pc, #820]	; (8000e34 <displaySEG7_2+0x394>)
 8000afe:	f001 fcfc 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b08:	48ca      	ldr	r0, [pc, #808]	; (8000e34 <displaySEG7_2+0x394>)
 8000b0a:	f001 fcf6 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 0 ) ;
 8000b0e:	2200      	movs	r2, #0
 8000b10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b14:	48c7      	ldr	r0, [pc, #796]	; (8000e34 <displaySEG7_2+0x394>)
 8000b16:	f001 fcf0 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b20:	48c4      	ldr	r0, [pc, #784]	; (8000e34 <displaySEG7_2+0x394>)
 8000b22:	f001 fcea 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 1 ) ;
 8000b26:	2201      	movs	r2, #1
 8000b28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b2c:	48c1      	ldr	r0, [pc, #772]	; (8000e34 <displaySEG7_2+0x394>)
 8000b2e:	f001 fce4 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000b32:	e17a      	b.n	8000e2a <displaySEG7_2+0x38a>

	case 1:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 1 ) ;
 8000b34:	2201      	movs	r2, #1
 8000b36:	2180      	movs	r1, #128	; 0x80
 8000b38:	48be      	ldr	r0, [pc, #760]	; (8000e34 <displaySEG7_2+0x394>)
 8000b3a:	f001 fcde 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000b3e:	2200      	movs	r2, #0
 8000b40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b44:	48bb      	ldr	r0, [pc, #748]	; (8000e34 <displaySEG7_2+0x394>)
 8000b46:	f001 fcd8 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b50:	48b8      	ldr	r0, [pc, #736]	; (8000e34 <displaySEG7_2+0x394>)
 8000b52:	f001 fcd2 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 1 ) ;
 8000b56:	2201      	movs	r2, #1
 8000b58:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b5c:	48b5      	ldr	r0, [pc, #724]	; (8000e34 <displaySEG7_2+0x394>)
 8000b5e:	f001 fccc 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000b62:	2201      	movs	r2, #1
 8000b64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b68:	48b2      	ldr	r0, [pc, #712]	; (8000e34 <displaySEG7_2+0x394>)
 8000b6a:	f001 fcc6 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 1 ) ;
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b74:	48af      	ldr	r0, [pc, #700]	; (8000e34 <displaySEG7_2+0x394>)
 8000b76:	f001 fcc0 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 1 ) ;
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b80:	48ac      	ldr	r0, [pc, #688]	; (8000e34 <displaySEG7_2+0x394>)
 8000b82:	f001 fcba 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000b86:	e150      	b.n	8000e2a <displaySEG7_2+0x38a>

	case 2:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000b88:	2200      	movs	r2, #0
 8000b8a:	2180      	movs	r1, #128	; 0x80
 8000b8c:	48a9      	ldr	r0, [pc, #676]	; (8000e34 <displaySEG7_2+0x394>)
 8000b8e:	f001 fcb4 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000b92:	2200      	movs	r2, #0
 8000b94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b98:	48a6      	ldr	r0, [pc, #664]	; (8000e34 <displaySEG7_2+0x394>)
 8000b9a:	f001 fcae 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 1 ) ;
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ba4:	48a3      	ldr	r0, [pc, #652]	; (8000e34 <displaySEG7_2+0x394>)
 8000ba6:	f001 fca8 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000baa:	2200      	movs	r2, #0
 8000bac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bb0:	48a0      	ldr	r0, [pc, #640]	; (8000e34 <displaySEG7_2+0x394>)
 8000bb2:	f001 fca2 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 0 ) ;
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bbc:	489d      	ldr	r0, [pc, #628]	; (8000e34 <displaySEG7_2+0x394>)
 8000bbe:	f001 fc9c 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 1 ) ;
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	489a      	ldr	r0, [pc, #616]	; (8000e34 <displaySEG7_2+0x394>)
 8000bca:	f001 fc96 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd4:	4897      	ldr	r0, [pc, #604]	; (8000e34 <displaySEG7_2+0x394>)
 8000bd6:	f001 fc90 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000bda:	e126      	b.n	8000e2a <displaySEG7_2+0x38a>

	case 3:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2180      	movs	r1, #128	; 0x80
 8000be0:	4894      	ldr	r0, [pc, #592]	; (8000e34 <displaySEG7_2+0x394>)
 8000be2:	f001 fc8a 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000be6:	2200      	movs	r2, #0
 8000be8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bec:	4891      	ldr	r0, [pc, #580]	; (8000e34 <displaySEG7_2+0x394>)
 8000bee:	f001 fc84 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bf8:	488e      	ldr	r0, [pc, #568]	; (8000e34 <displaySEG7_2+0x394>)
 8000bfa:	f001 fc7e 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000bfe:	2200      	movs	r2, #0
 8000c00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c04:	488b      	ldr	r0, [pc, #556]	; (8000e34 <displaySEG7_2+0x394>)
 8000c06:	f001 fc78 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c10:	4888      	ldr	r0, [pc, #544]	; (8000e34 <displaySEG7_2+0x394>)
 8000c12:	f001 fc72 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 1 ) ;
 8000c16:	2201      	movs	r2, #1
 8000c18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c1c:	4885      	ldr	r0, [pc, #532]	; (8000e34 <displaySEG7_2+0x394>)
 8000c1e:	f001 fc6c 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000c22:	2200      	movs	r2, #0
 8000c24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c28:	4882      	ldr	r0, [pc, #520]	; (8000e34 <displaySEG7_2+0x394>)
 8000c2a:	f001 fc66 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000c2e:	e0fc      	b.n	8000e2a <displaySEG7_2+0x38a>

	case 4:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 1 ) ;
 8000c30:	2201      	movs	r2, #1
 8000c32:	2180      	movs	r1, #128	; 0x80
 8000c34:	487f      	ldr	r0, [pc, #508]	; (8000e34 <displaySEG7_2+0x394>)
 8000c36:	f001 fc60 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c40:	487c      	ldr	r0, [pc, #496]	; (8000e34 <displaySEG7_2+0x394>)
 8000c42:	f001 fc5a 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c4c:	4879      	ldr	r0, [pc, #484]	; (8000e34 <displaySEG7_2+0x394>)
 8000c4e:	f001 fc54 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 1 ) ;
 8000c52:	2201      	movs	r2, #1
 8000c54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c58:	4876      	ldr	r0, [pc, #472]	; (8000e34 <displaySEG7_2+0x394>)
 8000c5a:	f001 fc4e 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000c5e:	2201      	movs	r2, #1
 8000c60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c64:	4873      	ldr	r0, [pc, #460]	; (8000e34 <displaySEG7_2+0x394>)
 8000c66:	f001 fc48 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c70:	4870      	ldr	r0, [pc, #448]	; (8000e34 <displaySEG7_2+0x394>)
 8000c72:	f001 fc42 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000c76:	2200      	movs	r2, #0
 8000c78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c7c:	486d      	ldr	r0, [pc, #436]	; (8000e34 <displaySEG7_2+0x394>)
 8000c7e:	f001 fc3c 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000c82:	e0d2      	b.n	8000e2a <displaySEG7_2+0x38a>
	case 5:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000c84:	2200      	movs	r2, #0
 8000c86:	2180      	movs	r1, #128	; 0x80
 8000c88:	486a      	ldr	r0, [pc, #424]	; (8000e34 <displaySEG7_2+0x394>)
 8000c8a:	f001 fc36 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 1 ) ;
 8000c8e:	2201      	movs	r2, #1
 8000c90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c94:	4867      	ldr	r0, [pc, #412]	; (8000e34 <displaySEG7_2+0x394>)
 8000c96:	f001 fc30 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ca0:	4864      	ldr	r0, [pc, #400]	; (8000e34 <displaySEG7_2+0x394>)
 8000ca2:	f001 fc2a 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cac:	4861      	ldr	r0, [pc, #388]	; (8000e34 <displaySEG7_2+0x394>)
 8000cae:	f001 fc24 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cb8:	485e      	ldr	r0, [pc, #376]	; (8000e34 <displaySEG7_2+0x394>)
 8000cba:	f001 fc1e 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cc4:	485b      	ldr	r0, [pc, #364]	; (8000e34 <displaySEG7_2+0x394>)
 8000cc6:	f001 fc18 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cd0:	4858      	ldr	r0, [pc, #352]	; (8000e34 <displaySEG7_2+0x394>)
 8000cd2:	f001 fc12 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000cd6:	e0a8      	b.n	8000e2a <displaySEG7_2+0x38a>

	case 6:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000cd8:	2200      	movs	r2, #0
 8000cda:	2180      	movs	r1, #128	; 0x80
 8000cdc:	4855      	ldr	r0, [pc, #340]	; (8000e34 <displaySEG7_2+0x394>)
 8000cde:	f001 fc0c 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 1 ) ;
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ce8:	4852      	ldr	r0, [pc, #328]	; (8000e34 <displaySEG7_2+0x394>)
 8000cea:	f001 fc06 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cf4:	484f      	ldr	r0, [pc, #316]	; (8000e34 <displaySEG7_2+0x394>)
 8000cf6:	f001 fc00 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d00:	484c      	ldr	r0, [pc, #304]	; (8000e34 <displaySEG7_2+0x394>)
 8000d02:	f001 fbfa 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 0 ) ;
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d0c:	4849      	ldr	r0, [pc, #292]	; (8000e34 <displaySEG7_2+0x394>)
 8000d0e:	f001 fbf4 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d18:	4846      	ldr	r0, [pc, #280]	; (8000e34 <displaySEG7_2+0x394>)
 8000d1a:	f001 fbee 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d24:	4843      	ldr	r0, [pc, #268]	; (8000e34 <displaySEG7_2+0x394>)
 8000d26:	f001 fbe8 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000d2a:	e07e      	b.n	8000e2a <displaySEG7_2+0x38a>

	case 7:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2180      	movs	r1, #128	; 0x80
 8000d30:	4840      	ldr	r0, [pc, #256]	; (8000e34 <displaySEG7_2+0x394>)
 8000d32:	f001 fbe2 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d3c:	483d      	ldr	r0, [pc, #244]	; (8000e34 <displaySEG7_2+0x394>)
 8000d3e:	f001 fbdc 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000d42:	2200      	movs	r2, #0
 8000d44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d48:	483a      	ldr	r0, [pc, #232]	; (8000e34 <displaySEG7_2+0x394>)
 8000d4a:	f001 fbd6 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 1 ) ;
 8000d4e:	2201      	movs	r2, #1
 8000d50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d54:	4837      	ldr	r0, [pc, #220]	; (8000e34 <displaySEG7_2+0x394>)
 8000d56:	f001 fbd0 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d60:	4834      	ldr	r0, [pc, #208]	; (8000e34 <displaySEG7_2+0x394>)
 8000d62:	f001 fbca 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 1 ) ;
 8000d66:	2201      	movs	r2, #1
 8000d68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d6c:	4831      	ldr	r0, [pc, #196]	; (8000e34 <displaySEG7_2+0x394>)
 8000d6e:	f001 fbc4 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 1 ) ;
 8000d72:	2201      	movs	r2, #1
 8000d74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d78:	482e      	ldr	r0, [pc, #184]	; (8000e34 <displaySEG7_2+0x394>)
 8000d7a:	f001 fbbe 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000d7e:	e054      	b.n	8000e2a <displaySEG7_2+0x38a>

	case 8:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000d80:	2200      	movs	r2, #0
 8000d82:	2180      	movs	r1, #128	; 0x80
 8000d84:	482b      	ldr	r0, [pc, #172]	; (8000e34 <displaySEG7_2+0x394>)
 8000d86:	f001 fbb8 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d90:	4828      	ldr	r0, [pc, #160]	; (8000e34 <displaySEG7_2+0x394>)
 8000d92:	f001 fbb2 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000d96:	2200      	movs	r2, #0
 8000d98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d9c:	4825      	ldr	r0, [pc, #148]	; (8000e34 <displaySEG7_2+0x394>)
 8000d9e:	f001 fbac 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000da8:	4822      	ldr	r0, [pc, #136]	; (8000e34 <displaySEG7_2+0x394>)
 8000daa:	f001 fba6 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 0 ) ;
 8000dae:	2200      	movs	r2, #0
 8000db0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000db4:	481f      	ldr	r0, [pc, #124]	; (8000e34 <displaySEG7_2+0x394>)
 8000db6:	f001 fba0 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dc0:	481c      	ldr	r0, [pc, #112]	; (8000e34 <displaySEG7_2+0x394>)
 8000dc2:	f001 fb9a 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dcc:	4819      	ldr	r0, [pc, #100]	; (8000e34 <displaySEG7_2+0x394>)
 8000dce:	f001 fb94 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000dd2:	e02a      	b.n	8000e2a <displaySEG7_2+0x38a>

	case 9:
		HAL_GPIO_WritePin ( A2_GPIO_Port , A2_Pin , 0 ) ;
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2180      	movs	r1, #128	; 0x80
 8000dd8:	4816      	ldr	r0, [pc, #88]	; (8000e34 <displaySEG7_2+0x394>)
 8000dda:	f001 fb8e 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( B2_GPIO_Port , B2_Pin , 0 ) ;
 8000dde:	2200      	movs	r2, #0
 8000de0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de4:	4813      	ldr	r0, [pc, #76]	; (8000e34 <displaySEG7_2+0x394>)
 8000de6:	f001 fb88 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( C2_GPIO_Port , C2_Pin , 0 ) ;
 8000dea:	2200      	movs	r2, #0
 8000dec:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000df0:	4810      	ldr	r0, [pc, #64]	; (8000e34 <displaySEG7_2+0x394>)
 8000df2:	f001 fb82 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( D2_GPIO_Port , D2_Pin , 0 ) ;
 8000df6:	2200      	movs	r2, #0
 8000df8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dfc:	480d      	ldr	r0, [pc, #52]	; (8000e34 <displaySEG7_2+0x394>)
 8000dfe:	f001 fb7c 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( E2_GPIO_Port , E2_Pin , 1 ) ;
 8000e02:	2201      	movs	r2, #1
 8000e04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e08:	480a      	ldr	r0, [pc, #40]	; (8000e34 <displaySEG7_2+0x394>)
 8000e0a:	f001 fb76 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( F2_GPIO_Port , F2_Pin , 0 ) ;
 8000e0e:	2200      	movs	r2, #0
 8000e10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e14:	4807      	ldr	r0, [pc, #28]	; (8000e34 <displaySEG7_2+0x394>)
 8000e16:	f001 fb70 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( G2_GPIO_Port , G2_Pin , 0 ) ;
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e20:	4804      	ldr	r0, [pc, #16]	; (8000e34 <displaySEG7_2+0x394>)
 8000e22:	f001 fb6a 	bl	80024fa <HAL_GPIO_WritePin>
		break;
 8000e26:	e000      	b.n	8000e2a <displaySEG7_2+0x38a>

	default:
		break;
 8000e28:	bf00      	nop
	}
}
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	40010c00 	.word	0x40010c00

08000e38 <enable0>:
void enable0(){
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e42:	4805      	ldr	r0, [pc, #20]	; (8000e58 <enable0+0x20>)
 8000e44:	f001 fb59 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e4e:	4802      	ldr	r0, [pc, #8]	; (8000e58 <enable0+0x20>)
 8000e50:	f001 fb53 	bl	80024fa <HAL_GPIO_WritePin>
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40010800 	.word	0x40010800

08000e5c <enable1>:

void enable1(){
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e66:	4805      	ldr	r0, [pc, #20]	; (8000e7c <enable1+0x20>)
 8000e68:	f001 fb47 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e72:	4802      	ldr	r0, [pc, #8]	; (8000e7c <enable1+0x20>)
 8000e74:	f001 fb41 	bl	80024fa <HAL_GPIO_WritePin>
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40010800 	.word	0x40010800

08000e80 <enable2>:

void enable2(){
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000e84:	2200      	movs	r2, #0
 8000e86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e8a:	4805      	ldr	r0, [pc, #20]	; (8000ea0 <enable2+0x20>)
 8000e8c:	f001 fb35 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000e90:	2201      	movs	r2, #1
 8000e92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e96:	4802      	ldr	r0, [pc, #8]	; (8000ea0 <enable2+0x20>)
 8000e98:	f001 fb2f 	bl	80024fa <HAL_GPIO_WritePin>
}
 8000e9c:	bf00      	nop
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	40010800 	.word	0x40010800

08000ea4 <enable3>:

void enable3(){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eae:	4805      	ldr	r0, [pc, #20]	; (8000ec4 <enable3+0x20>)
 8000eb0:	f001 fb23 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eba:	4802      	ldr	r0, [pc, #8]	; (8000ec4 <enable3+0x20>)
 8000ebc:	f001 fb1d 	bl	80024fa <HAL_GPIO_WritePin>
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40010800 	.word	0x40010800

08000ec8 <enable4>:
void enable4(){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ed2:	4805      	ldr	r0, [pc, #20]	; (8000ee8 <enable4+0x20>)
 8000ed4:	f001 fb11 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ede:	4802      	ldr	r0, [pc, #8]	; (8000ee8 <enable4+0x20>)
 8000ee0:	f001 fb0b 	bl	80024fa <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40010800 	.word	0x40010800

08000eec <enable5>:

void enable5(){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ef6:	4805      	ldr	r0, [pc, #20]	; (8000f0c <enable5+0x20>)
 8000ef8:	f001 faff 	bl	80024fa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f02:	4802      	ldr	r0, [pc, #8]	; (8000f0c <enable5+0x20>)
 8000f04:	f001 faf9 	bl	80024fa <HAL_GPIO_WritePin>
}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40010800 	.word	0x40010800

08000f10 <showTimeDelay_First>:
void showTimeDelay_First(int first, int second){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
	first--;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	607b      	str	r3, [r7, #4]
	second--;
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	3b01      	subs	r3, #1
 8000f24:	603b      	str	r3, [r7, #0]
	enable0();
 8000f26:	f7ff ff87 	bl	8000e38 <enable0>
	displaySEG7_1(first/10);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a0c      	ldr	r2, [pc, #48]	; (8000f60 <showTimeDelay_First+0x50>)
 8000f2e:	fb82 1203 	smull	r1, r2, r2, r3
 8000f32:	1092      	asrs	r2, r2, #2
 8000f34:	17db      	asrs	r3, r3, #31
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fc21 	bl	8000780 <displaySEG7_1>
	enable2();
 8000f3e:	f7ff ff9f 	bl	8000e80 <enable2>
	displaySEG7_2(second/10);
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	4a06      	ldr	r2, [pc, #24]	; (8000f60 <showTimeDelay_First+0x50>)
 8000f46:	fb82 1203 	smull	r1, r2, r2, r3
 8000f4a:	1092      	asrs	r2, r2, #2
 8000f4c:	17db      	asrs	r3, r3, #31
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff fda5 	bl	8000aa0 <displaySEG7_2>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	66666667 	.word	0x66666667

08000f64 <showTimeDelay_Second>:

void showTimeDelay_Second(int first, int second){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
	first--;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	3b01      	subs	r3, #1
 8000f72:	607b      	str	r3, [r7, #4]
	second--;
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	603b      	str	r3, [r7, #0]
	enable1();
 8000f7a:	f7ff ff6f 	bl	8000e5c <enable1>
	displaySEG7_1(first%10);
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	4b11      	ldr	r3, [pc, #68]	; (8000fc8 <showTimeDelay_Second+0x64>)
 8000f82:	fb83 1302 	smull	r1, r3, r3, r2
 8000f86:	1099      	asrs	r1, r3, #2
 8000f88:	17d3      	asrs	r3, r2, #31
 8000f8a:	1ac9      	subs	r1, r1, r3
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	440b      	add	r3, r1
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	1ad1      	subs	r1, r2, r3
 8000f96:	4608      	mov	r0, r1
 8000f98:	f7ff fbf2 	bl	8000780 <displaySEG7_1>
	enable3();
 8000f9c:	f7ff ff82 	bl	8000ea4 <enable3>
	displaySEG7_2(second%10);
 8000fa0:	683a      	ldr	r2, [r7, #0]
 8000fa2:	4b09      	ldr	r3, [pc, #36]	; (8000fc8 <showTimeDelay_Second+0x64>)
 8000fa4:	fb83 1302 	smull	r1, r3, r3, r2
 8000fa8:	1099      	asrs	r1, r3, #2
 8000faa:	17d3      	asrs	r3, r2, #31
 8000fac:	1ac9      	subs	r1, r1, r3
 8000fae:	460b      	mov	r3, r1
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	1ad1      	subs	r1, r2, r3
 8000fb8:	4608      	mov	r0, r1
 8000fba:	f7ff fd71 	bl	8000aa0 <displaySEG7_2>
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	66666667 	.word	0x66666667

08000fcc <showTimeDelay1>:
void showTimeDelay1(int delaytime){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
	delaytime--;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	607b      	str	r3, [r7, #4]
	enable4();
 8000fda:	f7ff ff75 	bl	8000ec8 <enable4>
	displaySEG7_1(delaytime/10);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a06      	ldr	r2, [pc, #24]	; (8000ffc <showTimeDelay1+0x30>)
 8000fe2:	fb82 1203 	smull	r1, r2, r2, r3
 8000fe6:	1092      	asrs	r2, r2, #2
 8000fe8:	17db      	asrs	r3, r3, #31
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fbc7 	bl	8000780 <displaySEG7_1>
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	66666667 	.word	0x66666667

08001000 <showTimeDelay2>:
void showTimeDelay2(int delaytime){
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	delaytime--;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3b01      	subs	r3, #1
 800100c:	607b      	str	r3, [r7, #4]
	enable5();
 800100e:	f7ff ff6d 	bl	8000eec <enable5>
	displaySEG7_2(delaytime%10);
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	4b08      	ldr	r3, [pc, #32]	; (8001038 <showTimeDelay2+0x38>)
 8001016:	fb83 1302 	smull	r1, r3, r3, r2
 800101a:	1099      	asrs	r1, r3, #2
 800101c:	17d3      	asrs	r3, r2, #31
 800101e:	1ac9      	subs	r1, r1, r3
 8001020:	460b      	mov	r3, r1
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	440b      	add	r3, r1
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	1ad1      	subs	r1, r2, r3
 800102a:	4608      	mov	r0, r1
 800102c:	f7ff fd38 	bl	8000aa0 <displaySEG7_2>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	66666667 	.word	0x66666667

0800103c <setValues>:


int countdownFirstCoupleLed;
int countdownSecondCoupleLed;

void setValues(void){
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
//	MODE = MODE1;
//	autostate = RED_GREEN;

	modeSeg = FIRST;
 8001040:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <setValues+0x34>)
 8001042:	2200      	movs	r2, #0
 8001044:	701a      	strb	r2, [r3, #0]

	firstCoupleLedAutoState = LED_INIT;
 8001046:	4b0b      	ldr	r3, [pc, #44]	; (8001074 <setValues+0x38>)
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
	secondCoupleLedAutoState = LED_INIT;
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <setValues+0x3c>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
	seg7AutoState = FIRST;
 8001052:	4b0a      	ldr	r3, [pc, #40]	; (800107c <setValues+0x40>)
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]

	countdownFirstCoupleLed = redDelay;
 8001058:	4b09      	ldr	r3, [pc, #36]	; (8001080 <setValues+0x44>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a09      	ldr	r2, [pc, #36]	; (8001084 <setValues+0x48>)
 800105e:	6013      	str	r3, [r2, #0]
	countdownSecondCoupleLed = greenDelay;
 8001060:	4b09      	ldr	r3, [pc, #36]	; (8001088 <setValues+0x4c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a09      	ldr	r2, [pc, #36]	; (800108c <setValues+0x50>)
 8001066:	6013      	str	r3, [r2, #0]
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr
 8001070:	200000d0 	.word	0x200000d0
 8001074:	200000d1 	.word	0x200000d1
 8001078:	200000d2 	.word	0x200000d2
 800107c:	200000d3 	.word	0x200000d3
 8001080:	20000040 	.word	0x20000040
 8001084:	200000d4 	.word	0x200000d4
 8001088:	20000044 	.word	0x20000044
 800108c:	200000d8 	.word	0x200000d8

08001090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001094:	f000 fe7c 	bl	8001d90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001098:	f000 f828 	bl	80010ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109c:	f000 f8d8 	bl	8001250 <MX_GPIO_Init>
  MX_TIM2_Init();
 80010a0:	f000 f860 	bl	8001164 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80010a4:	f000 f8aa 	bl	80011fc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 80010a8:	480d      	ldr	r0, [pc, #52]	; (80010e0 <main+0x50>)
 80010aa:	f001 fed3 	bl	8002e54 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Init();
 80010ae:	f000 fb07 	bl	80016c0 <SCH_Init>
//  SCH_Add_Task(manual_run, 210, 25);
//  SCH_Add_Task(led3, 320, 150);
//  SCH_Add_Task(led4, 430, 200);
//  SCH_Add_Task(led5, 540, 250);

	SCH_Add_Task(seg_fsm, 100, 50);
 80010b2:	2232      	movs	r2, #50	; 0x32
 80010b4:	2164      	movs	r1, #100	; 0x64
 80010b6:	480b      	ldr	r0, [pc, #44]	; (80010e4 <main+0x54>)
 80010b8:	f000 fbce 	bl	8001858 <SCH_Add_Task>
	SCH_Add_Task(RED_GREEN, 110, 100);
 80010bc:	2264      	movs	r2, #100	; 0x64
 80010be:	216e      	movs	r1, #110	; 0x6e
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <main+0x58>)
 80010c2:	f000 fbc9 	bl	8001858 <SCH_Add_Task>
  setValues();
 80010c6:	f7ff ffb9 	bl	800103c <setValues>
  displayFirstLedCouple(LED_INIT);
 80010ca:	2000      	movs	r0, #0
 80010cc:	f7ff fa98 	bl	8000600 <displayFirstLedCouple>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
//	  auto_run();
//	  manual_run();
	  SCH_Dispatch_Task();
 80010d0:	f000 fc20 	bl	8001914 <SCH_Dispatch_Task>
		HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80010d4:	2101      	movs	r1, #1
 80010d6:	2000      	movs	r0, #0
 80010d8:	f001 fa40 	bl	800255c <HAL_PWR_EnterSLEEPMode>
	  SCH_Dispatch_Task();
 80010dc:	e7f8      	b.n	80010d0 <main+0x40>
 80010de:	bf00      	nop
 80010e0:	200000dc 	.word	0x200000dc
 80010e4:	08000405 	.word	0x08000405
 80010e8:	0800014d 	.word	0x0800014d

080010ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b090      	sub	sp, #64	; 0x40
 80010f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f2:	f107 0318 	add.w	r3, r7, #24
 80010f6:	2228      	movs	r2, #40	; 0x28
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f003 f886 	bl	800420c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800110e:	2302      	movs	r3, #2
 8001110:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001112:	2301      	movs	r3, #1
 8001114:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001116:	2310      	movs	r3, #16
 8001118:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800111a:	2300      	movs	r3, #0
 800111c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111e:	f107 0318 	add.w	r3, r7, #24
 8001122:	4618      	mov	r0, r3
 8001124:	f001 fa36 	bl	8002594 <HAL_RCC_OscConfig>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800112e:	f000 f91b 	bl	8001368 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001132:	230f      	movs	r3, #15
 8001134:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001136:	2300      	movs	r3, #0
 8001138:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113a:	2300      	movs	r3, #0
 800113c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f001 fca4 	bl	8002a98 <HAL_RCC_ClockConfig>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001156:	f000 f907 	bl	8001368 <Error_Handler>
  }
}
 800115a:	bf00      	nop
 800115c:	3740      	adds	r7, #64	; 0x40
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800116a:	f107 0308 	add.w	r3, r7, #8
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001178:	463b      	mov	r3, r7
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001180:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <MX_TIM2_Init+0x94>)
 8001182:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001186:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <MX_TIM2_Init+0x94>)
 800118a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800118e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001190:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <MX_TIM2_Init+0x94>)
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8001196:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_TIM2_Init+0x94>)
 8001198:	220a      	movs	r2, #10
 800119a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800119c:	4b16      	ldr	r3, [pc, #88]	; (80011f8 <MX_TIM2_Init+0x94>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a2:	4b15      	ldr	r3, [pc, #84]	; (80011f8 <MX_TIM2_Init+0x94>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011a8:	4813      	ldr	r0, [pc, #76]	; (80011f8 <MX_TIM2_Init+0x94>)
 80011aa:	f001 fe03 	bl	8002db4 <HAL_TIM_Base_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011b4:	f000 f8d8 	bl	8001368 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	4619      	mov	r1, r3
 80011c4:	480c      	ldr	r0, [pc, #48]	; (80011f8 <MX_TIM2_Init+0x94>)
 80011c6:	f001 ff99 	bl	80030fc <HAL_TIM_ConfigClockSource>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011d0:	f000 f8ca 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011dc:	463b      	mov	r3, r7
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_TIM2_Init+0x94>)
 80011e2:	f002 f965 	bl	80034b0 <HAL_TIMEx_MasterConfigSynchronization>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011ec:	f000 f8bc 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200000dc 	.word	0x200000dc

080011fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001200:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001202:	4a12      	ldr	r2, [pc, #72]	; (800124c <MX_USART2_UART_Init+0x50>)
 8001204:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001206:	4b10      	ldr	r3, [pc, #64]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001208:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800120c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800120e:	4b0e      	ldr	r3, [pc, #56]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001214:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800121a:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001220:	4b09      	ldr	r3, [pc, #36]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001222:	220c      	movs	r2, #12
 8001224:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001234:	f002 f9a6 	bl	8003584 <HAL_UART_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800123e:	f000 f893 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20000124 	.word	0x20000124
 800124c:	40004400 	.word	0x40004400

08001250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	f107 0310 	add.w	r3, r7, #16
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001264:	4b35      	ldr	r3, [pc, #212]	; (800133c <MX_GPIO_Init+0xec>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	4a34      	ldr	r2, [pc, #208]	; (800133c <MX_GPIO_Init+0xec>)
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	6193      	str	r3, [r2, #24]
 8001270:	4b32      	ldr	r3, [pc, #200]	; (800133c <MX_GPIO_Init+0xec>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	f003 0310 	and.w	r3, r3, #16
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127c:	4b2f      	ldr	r3, [pc, #188]	; (800133c <MX_GPIO_Init+0xec>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4a2e      	ldr	r2, [pc, #184]	; (800133c <MX_GPIO_Init+0xec>)
 8001282:	f043 0304 	orr.w	r3, r3, #4
 8001286:	6193      	str	r3, [r2, #24]
 8001288:	4b2c      	ldr	r3, [pc, #176]	; (800133c <MX_GPIO_Init+0xec>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f003 0304 	and.w	r3, r3, #4
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001294:	4b29      	ldr	r3, [pc, #164]	; (800133c <MX_GPIO_Init+0xec>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	4a28      	ldr	r2, [pc, #160]	; (800133c <MX_GPIO_Init+0xec>)
 800129a:	f043 0308 	orr.w	r3, r3, #8
 800129e:	6193      	str	r3, [r2, #24]
 80012a0:	4b26      	ldr	r3, [pc, #152]	; (800133c <MX_GPIO_Init+0xec>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	f003 0308 	and.w	r3, r3, #8
 80012a8:	607b      	str	r3, [r7, #4]
 80012aa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80012ac:	2201      	movs	r2, #1
 80012ae:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 80012b2:	4823      	ldr	r0, [pc, #140]	; (8001340 <MX_GPIO_Init+0xf0>)
 80012b4:	f001 f921 	bl	80024fa <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|EN4_Pin|EN5_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D2_Pin
 80012b8:	2200      	movs	r2, #0
 80012ba:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80012be:	4821      	ldr	r0, [pc, #132]	; (8001344 <MX_GPIO_Init+0xf4>)
 80012c0:	f001 f91b 	bl	80024fa <HAL_GPIO_WritePin>
                          |E2_Pin|F2_Pin|G2_Pin|D1_Pin
                          |E1_Pin|F1_Pin|G1_Pin|A2_Pin
                          |B2_Pin|C2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON2_Pin|BUTTON3_Pin;
 80012c4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80012c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ca:	2300      	movs	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ce:	2301      	movs	r3, #1
 80012d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d2:	f107 0310 	add.w	r3, r7, #16
 80012d6:	4619      	mov	r1, r3
 80012d8:	481b      	ldr	r0, [pc, #108]	; (8001348 <MX_GPIO_Init+0xf8>)
 80012da:	f000 ff7b 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON1_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin;
 80012de:	2302      	movs	r3, #2
 80012e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 80012ea:	f107 0310 	add.w	r3, r7, #16
 80012ee:	4619      	mov	r1, r3
 80012f0:	4813      	ldr	r0, [pc, #76]	; (8001340 <MX_GPIO_Init+0xf0>)
 80012f2:	f000 ff6f 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED1_Pin YELLOW1_Pin GREEN1_Pin RED2_Pin
                           YELLOW2_Pin GREEN2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin EN4_Pin EN5_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80012f6:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80012fa:	613b      	str	r3, [r7, #16]
                          |YELLOW2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|EN4_Pin|EN5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fc:	2301      	movs	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001304:	2302      	movs	r3, #2
 8001306:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	4619      	mov	r1, r3
 800130e:	480c      	ldr	r0, [pc, #48]	; (8001340 <MX_GPIO_Init+0xf0>)
 8001310:	f000 ff60 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin D2_Pin
                           E2_Pin F2_Pin G2_Pin D1_Pin
                           E1_Pin F1_Pin G1_Pin A2_Pin
                           B2_Pin C2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|D2_Pin
 8001314:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001318:	613b      	str	r3, [r7, #16]
                          |E2_Pin|F2_Pin|G2_Pin|D1_Pin
                          |E1_Pin|F1_Pin|G1_Pin|A2_Pin
                          |B2_Pin|C2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131a:	2301      	movs	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001322:	2302      	movs	r3, #2
 8001324:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001326:	f107 0310 	add.w	r3, r7, #16
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_GPIO_Init+0xf4>)
 800132e:	f000 ff51 	bl	80021d4 <HAL_GPIO_Init>

}
 8001332:	bf00      	nop
 8001334:	3720      	adds	r7, #32
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40021000 	.word	0x40021000
 8001340:	40010800 	.word	0x40010800
 8001344:	40010c00 	.word	0x40010c00
 8001348:	40011000 	.word	0x40011000

0800134c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef * htim ) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	update_time();
 8001354:	f000 fb96 	bl	8001a84 <update_time>
	SCH_Update();
 8001358:	f000 f9f8 	bl	800174c <SCH_Update>
	getKeyInput();
 800135c:	f7ff f8a6 	bl	80004ac <getKeyInput>
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800136c:	b672      	cpsid	i
}
 800136e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001370:	e7fe      	b.n	8001370 <Error_Handler+0x8>
	...

08001374 <displayIncreaseRed>:
			break;
		default:
			break;
	}
}
void displayIncreaseRed(){
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
	switch(modeSeg){
 8001378:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <displayIncreaseRed+0x3c>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <displayIncreaseRed+0x12>
 8001380:	2b01      	cmp	r3, #1
 8001382:	d009      	beq.n	8001398 <displayIncreaseRed+0x24>
		case SECOND:
			showTimeDelay2(redDelay);
			modeSeg = FIRST;
			break;
		default:
			break;
 8001384:	e011      	b.n	80013aa <displayIncreaseRed+0x36>
			showTimeDelay1(redDelay);
 8001386:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <displayIncreaseRed+0x40>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fe1e 	bl	8000fcc <showTimeDelay1>
			modeSeg = SECOND;
 8001390:	4b07      	ldr	r3, [pc, #28]	; (80013b0 <displayIncreaseRed+0x3c>)
 8001392:	2201      	movs	r2, #1
 8001394:	701a      	strb	r2, [r3, #0]
			break;
 8001396:	e008      	b.n	80013aa <displayIncreaseRed+0x36>
			showTimeDelay2(redDelay);
 8001398:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <displayIncreaseRed+0x40>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff fe2f 	bl	8001000 <showTimeDelay2>
			modeSeg = FIRST;
 80013a2:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <displayIncreaseRed+0x3c>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
			break;
 80013a8:	bf00      	nop
	}
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200000d0 	.word	0x200000d0
 80013b4:	20000040 	.word	0x20000040

080013b8 <displayIncreaseYellow>:
void displayIncreaseYellow(){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	af00      	add	r7, sp, #0
	switch(modeSeg){
 80013bc:	4b0d      	ldr	r3, [pc, #52]	; (80013f4 <displayIncreaseYellow+0x3c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <displayIncreaseYellow+0x12>
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d009      	beq.n	80013dc <displayIncreaseYellow+0x24>
		case SECOND:
			showTimeDelay2(yellowDelay);
			modeSeg = FIRST;
			break;
		default:
			break;
 80013c8:	e011      	b.n	80013ee <displayIncreaseYellow+0x36>
			showTimeDelay1(yellowDelay);
 80013ca:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <displayIncreaseYellow+0x40>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff fdfc 	bl	8000fcc <showTimeDelay1>
			modeSeg = SECOND;
 80013d4:	4b07      	ldr	r3, [pc, #28]	; (80013f4 <displayIncreaseYellow+0x3c>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	701a      	strb	r2, [r3, #0]
			break;
 80013da:	e008      	b.n	80013ee <displayIncreaseYellow+0x36>
			showTimeDelay2(yellowDelay);
 80013dc:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <displayIncreaseYellow+0x40>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fe0d 	bl	8001000 <showTimeDelay2>
			modeSeg = FIRST;
 80013e6:	4b03      	ldr	r3, [pc, #12]	; (80013f4 <displayIncreaseYellow+0x3c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	701a      	strb	r2, [r3, #0]
			break;
 80013ec:	bf00      	nop
	}
}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	200000d0 	.word	0x200000d0
 80013f8:	20000048 	.word	0x20000048

080013fc <displayIncreaseGreen>:
void displayIncreaseGreen(){
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
	switch(modeSeg){
 8001400:	4b0d      	ldr	r3, [pc, #52]	; (8001438 <displayIncreaseGreen+0x3c>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d002      	beq.n	800140e <displayIncreaseGreen+0x12>
 8001408:	2b01      	cmp	r3, #1
 800140a:	d009      	beq.n	8001420 <displayIncreaseGreen+0x24>
		case SECOND:
			showTimeDelay2(greenDelay);
			modeSeg = FIRST;
			break;
		default:
			break;
 800140c:	e011      	b.n	8001432 <displayIncreaseGreen+0x36>
			showTimeDelay1(greenDelay);
 800140e:	4b0b      	ldr	r3, [pc, #44]	; (800143c <displayIncreaseGreen+0x40>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fdda 	bl	8000fcc <showTimeDelay1>
			modeSeg = SECOND;
 8001418:	4b07      	ldr	r3, [pc, #28]	; (8001438 <displayIncreaseGreen+0x3c>)
 800141a:	2201      	movs	r2, #1
 800141c:	701a      	strb	r2, [r3, #0]
			break;
 800141e:	e008      	b.n	8001432 <displayIncreaseGreen+0x36>
			showTimeDelay2(greenDelay);
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <displayIncreaseGreen+0x40>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff fdeb 	bl	8001000 <showTimeDelay2>
			modeSeg = FIRST;
 800142a:	4b03      	ldr	r3, [pc, #12]	; (8001438 <displayIncreaseGreen+0x3c>)
 800142c:	2200      	movs	r2, #0
 800142e:	701a      	strb	r2, [r3, #0]
			break;
 8001430:	bf00      	nop
	}
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	200000d0 	.word	0x200000d0
 800143c:	20000044 	.word	0x20000044

08001440 <MODE2>:
int isDispatch = 0;
void MODE2(){
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin( RED1_GPIO_Port , RED1_Pin) ;
 8001444:	2110      	movs	r1, #16
 8001446:	482d      	ldr	r0, [pc, #180]	; (80014fc <MODE2+0xbc>)
 8001448:	f001 f86f 	bl	800252a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin( RED2_GPIO_Port , RED2_Pin) ;
 800144c:	2180      	movs	r1, #128	; 0x80
 800144e:	482b      	ldr	r0, [pc, #172]	; (80014fc <MODE2+0xbc>)
 8001450:	f001 f86b 	bl	800252a <HAL_GPIO_TogglePin>
	if (isButtonPressed(1)==1){
 8001454:	2001      	movs	r0, #1
 8001456:	f7fe ffff 	bl	8000458 <isButtonPressed>
 800145a:	4603      	mov	r3, r0
 800145c:	2b01      	cmp	r3, #1
 800145e:	d110      	bne.n	8001482 <MODE2+0x42>
		redDelay +=1;
 8001460:	4b27      	ldr	r3, [pc, #156]	; (8001500 <MODE2+0xc0>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	3301      	adds	r3, #1
 8001466:	4a26      	ldr	r2, [pc, #152]	; (8001500 <MODE2+0xc0>)
 8001468:	6013      	str	r3, [r2, #0]
		greenDelay +=1;
 800146a:	4b26      	ldr	r3, [pc, #152]	; (8001504 <MODE2+0xc4>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	3301      	adds	r3, #1
 8001470:	4a24      	ldr	r2, [pc, #144]	; (8001504 <MODE2+0xc4>)
 8001472:	6013      	str	r3, [r2, #0]

		if(redDelay >= 99) redDelay = 1;
 8001474:	4b22      	ldr	r3, [pc, #136]	; (8001500 <MODE2+0xc0>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b62      	cmp	r3, #98	; 0x62
 800147a:	dd02      	ble.n	8001482 <MODE2+0x42>
 800147c:	4b20      	ldr	r3, [pc, #128]	; (8001500 <MODE2+0xc0>)
 800147e:	2201      	movs	r2, #1
 8001480:	601a      	str	r2, [r3, #0]
	}
	if (isButtonPressed(2)==1){
 8001482:	2002      	movs	r0, #2
 8001484:	f7fe ffe8 	bl	8000458 <isButtonPressed>
 8001488:	4603      	mov	r3, r0
 800148a:	2b01      	cmp	r3, #1
 800148c:	d117      	bne.n	80014be <MODE2+0x7e>
		HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 800148e:	2201      	movs	r2, #1
 8001490:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8001494:	4819      	ldr	r0, [pc, #100]	; (80014fc <MODE2+0xbc>)
 8001496:	f001 f830 	bl	80024fa <HAL_GPIO_WritePin>
										  |EN4_Pin|EN5_Pin, GPIO_PIN_SET);
		setValues();
 800149a:	f7ff fdcf 	bl	800103c <setValues>
		SCH_Delete_Task(0);
 800149e:	2000      	movs	r0, #0
 80014a0:	f000 fa9e 	bl	80019e0 <SCH_Delete_Task>
		SCH_Delete_Task(1);
 80014a4:	2001      	movs	r0, #1
 80014a6:	f000 fa9b 	bl	80019e0 <SCH_Delete_Task>
		SCH_Add_Task(seg_fsm, 1, 50);
 80014aa:	2232      	movs	r2, #50	; 0x32
 80014ac:	2101      	movs	r1, #1
 80014ae:	4816      	ldr	r0, [pc, #88]	; (8001508 <MODE2+0xc8>)
 80014b0:	f000 f9d2 	bl	8001858 <SCH_Add_Task>
		SCH_Add_Task(RED_GREEN, 1, 100);
 80014b4:	2264      	movs	r2, #100	; 0x64
 80014b6:	2101      	movs	r1, #1
 80014b8:	4814      	ldr	r0, [pc, #80]	; (800150c <MODE2+0xcc>)
 80014ba:	f000 f9cd 	bl	8001858 <SCH_Add_Task>

	}
	if (isButtonPressed(0) == 1){
 80014be:	2000      	movs	r0, #0
 80014c0:	f7fe ffca 	bl	8000458 <isButtonPressed>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d115      	bne.n	80014f6 <MODE2+0xb6>
		HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80014ca:	2201      	movs	r2, #1
 80014cc:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 80014d0:	480a      	ldr	r0, [pc, #40]	; (80014fc <MODE2+0xbc>)
 80014d2:	f001 f812 	bl	80024fa <HAL_GPIO_WritePin>
														  |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_SET);
		SCH_Delete_Task(0);
 80014d6:	2000      	movs	r0, #0
 80014d8:	f000 fa82 	bl	80019e0 <SCH_Delete_Task>
		SCH_Delete_Task(1);
 80014dc:	2001      	movs	r0, #1
 80014de:	f000 fa7f 	bl	80019e0 <SCH_Delete_Task>
		SCH_Add_Task(MODE3, 1, 50);
 80014e2:	2232      	movs	r2, #50	; 0x32
 80014e4:	2101      	movs	r1, #1
 80014e6:	480a      	ldr	r0, [pc, #40]	; (8001510 <MODE2+0xd0>)
 80014e8:	f000 f9b6 	bl	8001858 <SCH_Add_Task>
		SCH_Add_Task(displayIncreaseYellow, 1, 50);
 80014ec:	2232      	movs	r2, #50	; 0x32
 80014ee:	2101      	movs	r1, #1
 80014f0:	4808      	ldr	r0, [pc, #32]	; (8001514 <MODE2+0xd4>)
 80014f2:	f000 f9b1 	bl	8001858 <SCH_Add_Task>
	}
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	40010800 	.word	0x40010800
 8001500:	20000040 	.word	0x20000040
 8001504:	20000044 	.word	0x20000044
 8001508:	08000405 	.word	0x08000405
 800150c:	0800014d 	.word	0x0800014d
 8001510:	08001519 	.word	0x08001519
 8001514:	080013b9 	.word	0x080013b9

08001518 <MODE3>:
void MODE3(){
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin( YELLOW1_GPIO_Port , YELLOW1_Pin) ;
 800151c:	2120      	movs	r1, #32
 800151e:	482d      	ldr	r0, [pc, #180]	; (80015d4 <MODE3+0xbc>)
 8001520:	f001 f803 	bl	800252a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin( YELLOW2_GPIO_Port , YELLOW2_Pin) ;
 8001524:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001528:	482a      	ldr	r0, [pc, #168]	; (80015d4 <MODE3+0xbc>)
 800152a:	f000 fffe 	bl	800252a <HAL_GPIO_TogglePin>
	if (isButtonPressed(1)==1){
 800152e:	2001      	movs	r0, #1
 8001530:	f7fe ff92 	bl	8000458 <isButtonPressed>
 8001534:	4603      	mov	r3, r0
 8001536:	2b01      	cmp	r3, #1
 8001538:	d110      	bne.n	800155c <MODE3+0x44>
		yellowDelay +=1;
 800153a:	4b27      	ldr	r3, [pc, #156]	; (80015d8 <MODE3+0xc0>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	3301      	adds	r3, #1
 8001540:	4a25      	ldr	r2, [pc, #148]	; (80015d8 <MODE3+0xc0>)
 8001542:	6013      	str	r3, [r2, #0]
		redDelay+=1;
 8001544:	4b25      	ldr	r3, [pc, #148]	; (80015dc <MODE3+0xc4>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	3301      	adds	r3, #1
 800154a:	4a24      	ldr	r2, [pc, #144]	; (80015dc <MODE3+0xc4>)
 800154c:	6013      	str	r3, [r2, #0]

		if(yellowDelay >= 99) yellowDelay = 1;
 800154e:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <MODE3+0xc0>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2b62      	cmp	r3, #98	; 0x62
 8001554:	dd02      	ble.n	800155c <MODE3+0x44>
 8001556:	4b20      	ldr	r3, [pc, #128]	; (80015d8 <MODE3+0xc0>)
 8001558:	2201      	movs	r2, #1
 800155a:	601a      	str	r2, [r3, #0]
	}
	if (isButtonPressed(2)==1){
 800155c:	2002      	movs	r0, #2
 800155e:	f7fe ff7b 	bl	8000458 <isButtonPressed>
 8001562:	4603      	mov	r3, r0
 8001564:	2b01      	cmp	r3, #1
 8001566:	d117      	bne.n	8001598 <MODE3+0x80>
		HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001568:	2201      	movs	r2, #1
 800156a:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800156e:	4819      	ldr	r0, [pc, #100]	; (80015d4 <MODE3+0xbc>)
 8001570:	f000 ffc3 	bl	80024fa <HAL_GPIO_WritePin>
										  |EN4_Pin|EN5_Pin, GPIO_PIN_SET);
		setValues();
 8001574:	f7ff fd62 	bl	800103c <setValues>
		SCH_Delete_Task(0);
 8001578:	2000      	movs	r0, #0
 800157a:	f000 fa31 	bl	80019e0 <SCH_Delete_Task>
		SCH_Delete_Task(1);
 800157e:	2001      	movs	r0, #1
 8001580:	f000 fa2e 	bl	80019e0 <SCH_Delete_Task>
		SCH_Add_Task(seg_fsm, 1, 50);
 8001584:	2232      	movs	r2, #50	; 0x32
 8001586:	2101      	movs	r1, #1
 8001588:	4815      	ldr	r0, [pc, #84]	; (80015e0 <MODE3+0xc8>)
 800158a:	f000 f965 	bl	8001858 <SCH_Add_Task>
		SCH_Add_Task(RED_GREEN, 1, 100);
 800158e:	2264      	movs	r2, #100	; 0x64
 8001590:	2101      	movs	r1, #1
 8001592:	4814      	ldr	r0, [pc, #80]	; (80015e4 <MODE3+0xcc>)
 8001594:	f000 f960 	bl	8001858 <SCH_Add_Task>
	}
	if (isButtonPressed(0) == 1){
 8001598:	2000      	movs	r0, #0
 800159a:	f7fe ff5d 	bl	8000458 <isButtonPressed>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d115      	bne.n	80015d0 <MODE3+0xb8>
		HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80015a4:	2201      	movs	r2, #1
 80015a6:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 80015aa:	480a      	ldr	r0, [pc, #40]	; (80015d4 <MODE3+0xbc>)
 80015ac:	f000 ffa5 	bl	80024fa <HAL_GPIO_WritePin>
														  |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_SET);
		SCH_Delete_Task(0);
 80015b0:	2000      	movs	r0, #0
 80015b2:	f000 fa15 	bl	80019e0 <SCH_Delete_Task>
		SCH_Delete_Task(1);
 80015b6:	2001      	movs	r0, #1
 80015b8:	f000 fa12 	bl	80019e0 <SCH_Delete_Task>
		SCH_Add_Task(MODE4, 1, 50);
 80015bc:	2232      	movs	r2, #50	; 0x32
 80015be:	2101      	movs	r1, #1
 80015c0:	4809      	ldr	r0, [pc, #36]	; (80015e8 <MODE3+0xd0>)
 80015c2:	f000 f949 	bl	8001858 <SCH_Add_Task>
		SCH_Add_Task(displayIncreaseGreen, 1, 50);
 80015c6:	2232      	movs	r2, #50	; 0x32
 80015c8:	2101      	movs	r1, #1
 80015ca:	4808      	ldr	r0, [pc, #32]	; (80015ec <MODE3+0xd4>)
 80015cc:	f000 f944 	bl	8001858 <SCH_Add_Task>
	}
}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40010800 	.word	0x40010800
 80015d8:	20000048 	.word	0x20000048
 80015dc:	20000040 	.word	0x20000040
 80015e0:	08000405 	.word	0x08000405
 80015e4:	0800014d 	.word	0x0800014d
 80015e8:	080015f1 	.word	0x080015f1
 80015ec:	080013fd 	.word	0x080013fd

080015f0 <MODE4>:
void MODE4(){
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0

	HAL_GPIO_TogglePin( GREEN1_GPIO_Port , GREEN1_Pin) ;
 80015f4:	2140      	movs	r1, #64	; 0x40
 80015f6:	482d      	ldr	r0, [pc, #180]	; (80016ac <MODE4+0xbc>)
 80015f8:	f000 ff97 	bl	800252a <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin( GREEN2_GPIO_Port , GREEN2_Pin) ;
 80015fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001600:	482a      	ldr	r0, [pc, #168]	; (80016ac <MODE4+0xbc>)
 8001602:	f000 ff92 	bl	800252a <HAL_GPIO_TogglePin>
	if (isButtonPressed(1)==1){
 8001606:	2001      	movs	r0, #1
 8001608:	f7fe ff26 	bl	8000458 <isButtonPressed>
 800160c:	4603      	mov	r3, r0
 800160e:	2b01      	cmp	r3, #1
 8001610:	d110      	bne.n	8001634 <MODE4+0x44>
		redDelay +=1;
 8001612:	4b27      	ldr	r3, [pc, #156]	; (80016b0 <MODE4+0xc0>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	3301      	adds	r3, #1
 8001618:	4a25      	ldr	r2, [pc, #148]	; (80016b0 <MODE4+0xc0>)
 800161a:	6013      	str	r3, [r2, #0]
		greenDelay +=1;
 800161c:	4b25      	ldr	r3, [pc, #148]	; (80016b4 <MODE4+0xc4>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	3301      	adds	r3, #1
 8001622:	4a24      	ldr	r2, [pc, #144]	; (80016b4 <MODE4+0xc4>)
 8001624:	6013      	str	r3, [r2, #0]

		if(greenDelay >= 99) greenDelay = 1;
 8001626:	4b23      	ldr	r3, [pc, #140]	; (80016b4 <MODE4+0xc4>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2b62      	cmp	r3, #98	; 0x62
 800162c:	dd02      	ble.n	8001634 <MODE4+0x44>
 800162e:	4b21      	ldr	r3, [pc, #132]	; (80016b4 <MODE4+0xc4>)
 8001630:	2201      	movs	r2, #1
 8001632:	601a      	str	r2, [r3, #0]
	}
	if (isButtonPressed(2)==1){
 8001634:	2002      	movs	r0, #2
 8001636:	f7fe ff0f 	bl	8000458 <isButtonPressed>
 800163a:	4603      	mov	r3, r0
 800163c:	2b01      	cmp	r3, #1
 800163e:	d117      	bne.n	8001670 <MODE4+0x80>
		HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001640:	2201      	movs	r2, #1
 8001642:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8001646:	4819      	ldr	r0, [pc, #100]	; (80016ac <MODE4+0xbc>)
 8001648:	f000 ff57 	bl	80024fa <HAL_GPIO_WritePin>
										  |EN4_Pin|EN5_Pin, GPIO_PIN_SET);
		setValues();
 800164c:	f7ff fcf6 	bl	800103c <setValues>
		SCH_Delete_Task(0);
 8001650:	2000      	movs	r0, #0
 8001652:	f000 f9c5 	bl	80019e0 <SCH_Delete_Task>
		SCH_Delete_Task(1);
 8001656:	2001      	movs	r0, #1
 8001658:	f000 f9c2 	bl	80019e0 <SCH_Delete_Task>
		SCH_Add_Task(seg_fsm, 1, 50);
 800165c:	2232      	movs	r2, #50	; 0x32
 800165e:	2101      	movs	r1, #1
 8001660:	4815      	ldr	r0, [pc, #84]	; (80016b8 <MODE4+0xc8>)
 8001662:	f000 f8f9 	bl	8001858 <SCH_Add_Task>
		SCH_Add_Task(RED_GREEN, 1, 100);
 8001666:	2264      	movs	r2, #100	; 0x64
 8001668:	2101      	movs	r1, #1
 800166a:	4814      	ldr	r0, [pc, #80]	; (80016bc <MODE4+0xcc>)
 800166c:	f000 f8f4 	bl	8001858 <SCH_Add_Task>
	}
	if (isButtonPressed(0) == 1){
 8001670:	2000      	movs	r0, #0
 8001672:	f7fe fef1 	bl	8000458 <isButtonPressed>
 8001676:	4603      	mov	r3, r0
 8001678:	2b01      	cmp	r3, #1
 800167a:	d115      	bne.n	80016a8 <MODE4+0xb8>
		HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 800167c:	2201      	movs	r2, #1
 800167e:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8001682:	480a      	ldr	r0, [pc, #40]	; (80016ac <MODE4+0xbc>)
 8001684:	f000 ff39 	bl	80024fa <HAL_GPIO_WritePin>
														  |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_SET);
		SCH_Delete_Task(0);
 8001688:	2000      	movs	r0, #0
 800168a:	f000 f9a9 	bl	80019e0 <SCH_Delete_Task>
		SCH_Delete_Task(1);
 800168e:	2001      	movs	r0, #1
 8001690:	f000 f9a6 	bl	80019e0 <SCH_Delete_Task>
		SCH_Add_Task(seg_fsm, 1, 50);
 8001694:	2232      	movs	r2, #50	; 0x32
 8001696:	2101      	movs	r1, #1
 8001698:	4807      	ldr	r0, [pc, #28]	; (80016b8 <MODE4+0xc8>)
 800169a:	f000 f8dd 	bl	8001858 <SCH_Add_Task>
		SCH_Add_Task(RED_GREEN, 1, 100);
 800169e:	2264      	movs	r2, #100	; 0x64
 80016a0:	2101      	movs	r1, #1
 80016a2:	4806      	ldr	r0, [pc, #24]	; (80016bc <MODE4+0xcc>)
 80016a4:	f000 f8d8 	bl	8001858 <SCH_Add_Task>
	}
}
 80016a8:	bf00      	nop
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40010800 	.word	0x40010800
 80016b0:	20000040 	.word	0x20000040
 80016b4:	20000044 	.word	0x20000044
 80016b8:	08000405 	.word	0x08000405
 80016bc:	0800014d 	.word	0x0800014d

080016c0 <SCH_Init>:
#include "main.h"

int global_time=0;

sTask SCH_tasks_G [SCH_MAX_TASKS];
void SCH_Init(void) {
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
	unsigned char i;
	for (i=0;i<SCH_MAX_TASKS;i++) {
 80016c6:	2300      	movs	r3, #0
 80016c8:	71fb      	strb	r3, [r7, #7]
 80016ca:	e034      	b.n	8001736 <SCH_Init+0x76>
		SCH_tasks_G[i].pTask = 0x0000;
 80016cc:	79fa      	ldrb	r2, [r7, #7]
 80016ce:	491e      	ldr	r1, [pc, #120]	; (8001748 <SCH_Init+0x88>)
 80016d0:	4613      	mov	r3, r2
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	4413      	add	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	440b      	add	r3, r1
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[i].Delay = 0;
 80016de:	79fa      	ldrb	r2, [r7, #7]
 80016e0:	4919      	ldr	r1, [pc, #100]	; (8001748 <SCH_Init+0x88>)
 80016e2:	4613      	mov	r3, r2
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	440b      	add	r3, r1
 80016ec:	3304      	adds	r3, #4
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[i].Period = 0;
 80016f2:	79fa      	ldrb	r2, [r7, #7]
 80016f4:	4914      	ldr	r1, [pc, #80]	; (8001748 <SCH_Init+0x88>)
 80016f6:	4613      	mov	r3, r2
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4413      	add	r3, r2
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	440b      	add	r3, r1
 8001700:	3308      	adds	r3, #8
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[i].RunMe = 0;
 8001706:	79fa      	ldrb	r2, [r7, #7]
 8001708:	490f      	ldr	r1, [pc, #60]	; (8001748 <SCH_Init+0x88>)
 800170a:	4613      	mov	r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	4413      	add	r3, r2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	440b      	add	r3, r1
 8001714:	330c      	adds	r3, #12
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
		SCH_tasks_G[i].TaskID = -1;
 800171a:	79fa      	ldrb	r2, [r7, #7]
 800171c:	490a      	ldr	r1, [pc, #40]	; (8001748 <SCH_Init+0x88>)
 800171e:	4613      	mov	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4413      	add	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	440b      	add	r3, r1
 8001728:	3310      	adds	r3, #16
 800172a:	f04f 32ff 	mov.w	r2, #4294967295
 800172e:	601a      	str	r2, [r3, #0]
	for (i=0;i<SCH_MAX_TASKS;i++) {
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	3301      	adds	r3, #1
 8001734:	71fb      	strb	r3, [r7, #7]
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	2b09      	cmp	r3, #9
 800173a:	d9c7      	bls.n	80016cc <SCH_Init+0xc>
	}
}
 800173c:	bf00      	nop
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	bc80      	pop	{r7}
 8001746:	4770      	bx	lr
 8001748:	20000170 	.word	0x20000170

0800174c <SCH_Update>:

void SCH_Update(void) {
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
	unsigned char index;
	for (index=0;index<SCH_MAX_TASKS;index++) {
 8001752:	2300      	movs	r3, #0
 8001754:	71fb      	strb	r3, [r7, #7]
 8001756:	e073      	b.n	8001840 <SCH_Update+0xf4>
		 if (SCH_tasks_G[index].pTask && SCH_tasks_G[index].Delay == 0) {
 8001758:	79fa      	ldrb	r2, [r7, #7]
 800175a:	493e      	ldr	r1, [pc, #248]	; (8001854 <SCH_Update+0x108>)
 800175c:	4613      	mov	r3, r2
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	4413      	add	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	440b      	add	r3, r1
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d03e      	beq.n	80017ea <SCH_Update+0x9e>
 800176c:	79fa      	ldrb	r2, [r7, #7]
 800176e:	4939      	ldr	r1, [pc, #228]	; (8001854 <SCH_Update+0x108>)
 8001770:	4613      	mov	r3, r2
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	4413      	add	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	3304      	adds	r3, #4
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d133      	bne.n	80017ea <SCH_Update+0x9e>
			SCH_tasks_G[index].RunMe += 1;
 8001782:	79fa      	ldrb	r2, [r7, #7]
 8001784:	4933      	ldr	r1, [pc, #204]	; (8001854 <SCH_Update+0x108>)
 8001786:	4613      	mov	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	4413      	add	r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	440b      	add	r3, r1
 8001790:	330c      	adds	r3, #12
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	79fa      	ldrb	r2, [r7, #7]
 8001796:	3301      	adds	r3, #1
 8001798:	b2d8      	uxtb	r0, r3
 800179a:	492e      	ldr	r1, [pc, #184]	; (8001854 <SCH_Update+0x108>)
 800179c:	4613      	mov	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	4413      	add	r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	440b      	add	r3, r1
 80017a6:	330c      	adds	r3, #12
 80017a8:	4602      	mov	r2, r0
 80017aa:	701a      	strb	r2, [r3, #0]
			if (SCH_tasks_G[index].Period) {
 80017ac:	79fa      	ldrb	r2, [r7, #7]
 80017ae:	4929      	ldr	r1, [pc, #164]	; (8001854 <SCH_Update+0x108>)
 80017b0:	4613      	mov	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4413      	add	r3, r2
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	440b      	add	r3, r1
 80017ba:	3308      	adds	r3, #8
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d03b      	beq.n	800183a <SCH_Update+0xee>
				SCH_tasks_G[index].Delay = SCH_tasks_G[index].Period-1;
 80017c2:	79fa      	ldrb	r2, [r7, #7]
 80017c4:	4923      	ldr	r1, [pc, #140]	; (8001854 <SCH_Update+0x108>)
 80017c6:	4613      	mov	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	440b      	add	r3, r1
 80017d0:	3308      	adds	r3, #8
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	79fa      	ldrb	r2, [r7, #7]
 80017d6:	1e59      	subs	r1, r3, #1
 80017d8:	481e      	ldr	r0, [pc, #120]	; (8001854 <SCH_Update+0x108>)
 80017da:	4613      	mov	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4403      	add	r3, r0
 80017e4:	3304      	adds	r3, #4
 80017e6:	6019      	str	r1, [r3, #0]
			if (SCH_tasks_G[index].Period) {
 80017e8:	e027      	b.n	800183a <SCH_Update+0xee>
			}
		} else if (SCH_tasks_G[index].pTask && SCH_tasks_G[index].Delay>0) {
 80017ea:	79fa      	ldrb	r2, [r7, #7]
 80017ec:	4919      	ldr	r1, [pc, #100]	; (8001854 <SCH_Update+0x108>)
 80017ee:	4613      	mov	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	440b      	add	r3, r1
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d01d      	beq.n	800183a <SCH_Update+0xee>
 80017fe:	79fa      	ldrb	r2, [r7, #7]
 8001800:	4914      	ldr	r1, [pc, #80]	; (8001854 <SCH_Update+0x108>)
 8001802:	4613      	mov	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	4413      	add	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	440b      	add	r3, r1
 800180c:	3304      	adds	r3, #4
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d012      	beq.n	800183a <SCH_Update+0xee>
			SCH_tasks_G[index].Delay -= 1;
 8001814:	79fa      	ldrb	r2, [r7, #7]
 8001816:	490f      	ldr	r1, [pc, #60]	; (8001854 <SCH_Update+0x108>)
 8001818:	4613      	mov	r3, r2
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	4413      	add	r3, r2
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	440b      	add	r3, r1
 8001822:	3304      	adds	r3, #4
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	79fa      	ldrb	r2, [r7, #7]
 8001828:	1e59      	subs	r1, r3, #1
 800182a:	480a      	ldr	r0, [pc, #40]	; (8001854 <SCH_Update+0x108>)
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4403      	add	r3, r0
 8001836:	3304      	adds	r3, #4
 8001838:	6019      	str	r1, [r3, #0]
	for (index=0;index<SCH_MAX_TASKS;index++) {
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	3301      	adds	r3, #1
 800183e:	71fb      	strb	r3, [r7, #7]
 8001840:	79fb      	ldrb	r3, [r7, #7]
 8001842:	2b09      	cmp	r3, #9
 8001844:	d988      	bls.n	8001758 <SCH_Update+0xc>
		}
	}
}
 8001846:	bf00      	nop
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	20000170 	.word	0x20000170

08001858 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 8001858:	b480      	push	{r7}
 800185a:	b087      	sub	sp, #28
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
	unsigned char index=0;
 8001864:	2300      	movs	r3, #0
 8001866:	75fb      	strb	r3, [r7, #23]
	while ((SCH_tasks_G[index].pTask != 0x0000) && (index < SCH_MAX_TASKS)) {
 8001868:	e002      	b.n	8001870 <SCH_Add_Task+0x18>
		index++;
 800186a:	7dfb      	ldrb	r3, [r7, #23]
 800186c:	3301      	adds	r3, #1
 800186e:	75fb      	strb	r3, [r7, #23]
	while ((SCH_tasks_G[index].pTask != 0x0000) && (index < SCH_MAX_TASKS)) {
 8001870:	7dfa      	ldrb	r2, [r7, #23]
 8001872:	4927      	ldr	r1, [pc, #156]	; (8001910 <SCH_Add_Task+0xb8>)
 8001874:	4613      	mov	r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4413      	add	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	440b      	add	r3, r1
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d002      	beq.n	800188a <SCH_Add_Task+0x32>
 8001884:	7dfb      	ldrb	r3, [r7, #23]
 8001886:	2b09      	cmp	r3, #9
 8001888:	d9ef      	bls.n	800186a <SCH_Add_Task+0x12>
	}
	if (index>=SCH_MAX_TASKS) {
 800188a:	7dfb      	ldrb	r3, [r7, #23]
 800188c:	2b09      	cmp	r3, #9
 800188e:	d902      	bls.n	8001896 <SCH_Add_Task+0x3e>
		return -1;
 8001890:	f04f 33ff 	mov.w	r3, #4294967295
 8001894:	e037      	b.n	8001906 <SCH_Add_Task+0xae>
	}
	SCH_tasks_G [ index ].pTask = pFunction;
 8001896:	7dfa      	ldrb	r2, [r7, #23]
 8001898:	491d      	ldr	r1, [pc, #116]	; (8001910 <SCH_Add_Task+0xb8>)
 800189a:	4613      	mov	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	440b      	add	r3, r1
 80018a4:	68fa      	ldr	r2, [r7, #12]
 80018a6:	601a      	str	r2, [r3, #0]
	SCH_tasks_G [ index ].Delay = (DELAY == 0)?0:DELAY-1;
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d002      	beq.n	80018b4 <SCH_Add_Task+0x5c>
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	1e5a      	subs	r2, r3, #1
 80018b2:	e000      	b.n	80018b6 <SCH_Add_Task+0x5e>
 80018b4:	2200      	movs	r2, #0
 80018b6:	7df9      	ldrb	r1, [r7, #23]
 80018b8:	4815      	ldr	r0, [pc, #84]	; (8001910 <SCH_Add_Task+0xb8>)
 80018ba:	460b      	mov	r3, r1
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	440b      	add	r3, r1
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	4403      	add	r3, r0
 80018c4:	3304      	adds	r3, #4
 80018c6:	601a      	str	r2, [r3, #0]
	SCH_tasks_G [ index ].Period = PERIOD ;
 80018c8:	7dfa      	ldrb	r2, [r7, #23]
 80018ca:	4911      	ldr	r1, [pc, #68]	; (8001910 <SCH_Add_Task+0xb8>)
 80018cc:	4613      	mov	r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	4413      	add	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	440b      	add	r3, r1
 80018d6:	3308      	adds	r3, #8
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	601a      	str	r2, [r3, #0]
	SCH_tasks_G [ index ].RunMe = 0 ;
 80018dc:	7dfa      	ldrb	r2, [r7, #23]
 80018de:	490c      	ldr	r1, [pc, #48]	; (8001910 <SCH_Add_Task+0xb8>)
 80018e0:	4613      	mov	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4413      	add	r3, r2
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	440b      	add	r3, r1
 80018ea:	330c      	adds	r3, #12
 80018ec:	2200      	movs	r2, #0
 80018ee:	701a      	strb	r2, [r3, #0]
	SCH_tasks_G [ index ].TaskID = index;
 80018f0:	7dfa      	ldrb	r2, [r7, #23]
 80018f2:	7df9      	ldrb	r1, [r7, #23]
 80018f4:	4806      	ldr	r0, [pc, #24]	; (8001910 <SCH_Add_Task+0xb8>)
 80018f6:	4613      	mov	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	4413      	add	r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	4403      	add	r3, r0
 8001900:	3310      	adds	r3, #16
 8001902:	6019      	str	r1, [r3, #0]
	return index;
 8001904:	7dfb      	ldrb	r3, [r7, #23]
}
 8001906:	4618      	mov	r0, r3
 8001908:	371c      	adds	r7, #28
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr
 8001910:	20000170 	.word	0x20000170

08001914 <SCH_Dispatch_Task>:

void SCH_Dispatch_Task(void) {
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
	unsigned char index;
	for (index=0;index<SCH_MAX_TASKS;index++) {
 800191a:	2300      	movs	r3, #0
 800191c:	71fb      	strb	r3, [r7, #7]
 800191e:	e054      	b.n	80019ca <SCH_Dispatch_Task+0xb6>
		if (SCH_tasks_G[index].RunMe>0) {
 8001920:	79fa      	ldrb	r2, [r7, #7]
 8001922:	492e      	ldr	r1, [pc, #184]	; (80019dc <SCH_Dispatch_Task+0xc8>)
 8001924:	4613      	mov	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	440b      	add	r3, r1
 800192e:	330c      	adds	r3, #12
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d046      	beq.n	80019c4 <SCH_Dispatch_Task+0xb0>
			(*SCH_tasks_G[index].pTask)();
 8001936:	79fa      	ldrb	r2, [r7, #7]
 8001938:	4928      	ldr	r1, [pc, #160]	; (80019dc <SCH_Dispatch_Task+0xc8>)
 800193a:	4613      	mov	r3, r2
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	4413      	add	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	440b      	add	r3, r1
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4798      	blx	r3
			SCH_tasks_G[index].RunMe -= 1;
 8001948:	79fa      	ldrb	r2, [r7, #7]
 800194a:	4924      	ldr	r1, [pc, #144]	; (80019dc <SCH_Dispatch_Task+0xc8>)
 800194c:	4613      	mov	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	440b      	add	r3, r1
 8001956:	330c      	adds	r3, #12
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	79fa      	ldrb	r2, [r7, #7]
 800195c:	3b01      	subs	r3, #1
 800195e:	b2d8      	uxtb	r0, r3
 8001960:	491e      	ldr	r1, [pc, #120]	; (80019dc <SCH_Dispatch_Task+0xc8>)
 8001962:	4613      	mov	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	440b      	add	r3, r1
 800196c:	330c      	adds	r3, #12
 800196e:	4602      	mov	r2, r0
 8001970:	701a      	strb	r2, [r3, #0]
			if (SCH_tasks_G[index].Period == 0 && SCH_tasks_G[index].RunMe == 0 && SCH_tasks_G[index].Delay==0) {
 8001972:	79fa      	ldrb	r2, [r7, #7]
 8001974:	4919      	ldr	r1, [pc, #100]	; (80019dc <SCH_Dispatch_Task+0xc8>)
 8001976:	4613      	mov	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	4413      	add	r3, r2
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	440b      	add	r3, r1
 8001980:	3308      	adds	r3, #8
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d119      	bne.n	80019bc <SCH_Dispatch_Task+0xa8>
 8001988:	79fa      	ldrb	r2, [r7, #7]
 800198a:	4914      	ldr	r1, [pc, #80]	; (80019dc <SCH_Dispatch_Task+0xc8>)
 800198c:	4613      	mov	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	440b      	add	r3, r1
 8001996:	330c      	adds	r3, #12
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d10e      	bne.n	80019bc <SCH_Dispatch_Task+0xa8>
 800199e:	79fa      	ldrb	r2, [r7, #7]
 80019a0:	490e      	ldr	r1, [pc, #56]	; (80019dc <SCH_Dispatch_Task+0xc8>)
 80019a2:	4613      	mov	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	440b      	add	r3, r1
 80019ac:	3304      	adds	r3, #4
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d103      	bne.n	80019bc <SCH_Dispatch_Task+0xa8>
				SCH_Delete_Task(index);
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f000 f812 	bl	80019e0 <SCH_Delete_Task>
			}
			timestamp(index);
 80019bc:	79fb      	ldrb	r3, [r7, #7]
 80019be:	4618      	mov	r0, r3
 80019c0:	f000 f86e 	bl	8001aa0 <timestamp>
	for (index=0;index<SCH_MAX_TASKS;index++) {
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	3301      	adds	r3, #1
 80019c8:	71fb      	strb	r3, [r7, #7]
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	2b09      	cmp	r3, #9
 80019ce:	d9a7      	bls.n	8001920 <SCH_Dispatch_Task+0xc>
		}
	}
}
 80019d0:	bf00      	nop
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000170 	.word	0x20000170

080019e0 <SCH_Delete_Task>:

uint32_t SCH_Delete_Task(uint32_t TASK_INDEX) {
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
	if (TASK_INDEX < 0 || TASK_INDEX >= SCH_MAX_TASKS) {
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b09      	cmp	r3, #9
 80019ec:	d902      	bls.n	80019f4 <SCH_Delete_Task+0x14>
		return -1;
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295
 80019f2:	e03f      	b.n	8001a74 <SCH_Delete_Task+0x94>
	}
	if (SCH_tasks_G[TASK_INDEX].pTask==0x0000) {
 80019f4:	4922      	ldr	r1, [pc, #136]	; (8001a80 <SCH_Delete_Task+0xa0>)
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	4613      	mov	r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4413      	add	r3, r2
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	440b      	add	r3, r1
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d102      	bne.n	8001a0e <SCH_Delete_Task+0x2e>
		return -1;
 8001a08:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0c:	e032      	b.n	8001a74 <SCH_Delete_Task+0x94>
	}
	SCH_tasks_G[TASK_INDEX].pTask = 0x0000;
 8001a0e:	491c      	ldr	r1, [pc, #112]	; (8001a80 <SCH_Delete_Task+0xa0>)
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	4613      	mov	r3, r2
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	4413      	add	r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].Delay = 0;
 8001a20:	4917      	ldr	r1, [pc, #92]	; (8001a80 <SCH_Delete_Task+0xa0>)
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	4613      	mov	r3, r2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	4413      	add	r3, r2
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	3304      	adds	r3, #4
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].Period = 0;
 8001a34:	4912      	ldr	r1, [pc, #72]	; (8001a80 <SCH_Delete_Task+0xa0>)
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	4413      	add	r3, r2
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	440b      	add	r3, r1
 8001a42:	3308      	adds	r3, #8
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].RunMe = 0;
 8001a48:	490d      	ldr	r1, [pc, #52]	; (8001a80 <SCH_Delete_Task+0xa0>)
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	4413      	add	r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	440b      	add	r3, r1
 8001a56:	330c      	adds	r3, #12
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]
	SCH_tasks_G[TASK_INDEX].TaskID = -1;
 8001a5c:	4908      	ldr	r1, [pc, #32]	; (8001a80 <SCH_Delete_Task+0xa0>)
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	4613      	mov	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	4413      	add	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	440b      	add	r3, r1
 8001a6a:	3310      	adds	r3, #16
 8001a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a70:	601a      	str	r2, [r3, #0]
	return TASK_INDEX;
 8001a72:	687b      	ldr	r3, [r7, #4]
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000170 	.word	0x20000170

08001a84 <update_time>:

void update_time() {
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
	global_time+=10;
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <update_time+0x18>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	330a      	adds	r3, #10
 8001a8e:	4a03      	ldr	r2, [pc, #12]	; (8001a9c <update_time+0x18>)
 8001a90:	6013      	str	r3, [r2, #0]
}
 8001a92:	bf00      	nop
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	2000016c 	.word	0x2000016c

08001aa0 <timestamp>:

void timestamp(unsigned char index) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08a      	sub	sp, #40	; 0x28
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	71fb      	strb	r3, [r7, #7]
	char str[30];
	HAL_UART_Transmit(&huart2, (void*) str, sprintf(str, "TaskID: %d", index), 1000);
 8001aaa:	79fa      	ldrb	r2, [r7, #7]
 8001aac:	f107 0308 	add.w	r3, r7, #8
 8001ab0:	4910      	ldr	r1, [pc, #64]	; (8001af4 <timestamp+0x54>)
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f002 fb8a 	bl	80041cc <siprintf>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	f107 0108 	add.w	r1, r7, #8
 8001ac0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ac4:	480c      	ldr	r0, [pc, #48]	; (8001af8 <timestamp+0x58>)
 8001ac6:	f001 fdad 	bl	8003624 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (void*) str, sprintf(str, " timeout at %d\r", global_time), 1000);
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <timestamp+0x5c>)
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	f107 0308 	add.w	r3, r7, #8
 8001ad2:	490b      	ldr	r1, [pc, #44]	; (8001b00 <timestamp+0x60>)
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f002 fb79 	bl	80041cc <siprintf>
 8001ada:	4603      	mov	r3, r0
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	f107 0108 	add.w	r1, r7, #8
 8001ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ae6:	4804      	ldr	r0, [pc, #16]	; (8001af8 <timestamp+0x58>)
 8001ae8:	f001 fd9c 	bl	8003624 <HAL_UART_Transmit>
}
 8001aec:	bf00      	nop
 8001aee:	3728      	adds	r7, #40	; 0x28
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	08004b48 	.word	0x08004b48
 8001af8:	20000124 	.word	0x20000124
 8001afc:	2000016c 	.word	0x2000016c
 8001b00:	08004b54 	.word	0x08004b54

08001b04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <HAL_MspInit+0x5c>)
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	4a14      	ldr	r2, [pc, #80]	; (8001b60 <HAL_MspInit+0x5c>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	6193      	str	r3, [r2, #24]
 8001b16:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_MspInit+0x5c>)
 8001b18:	699b      	ldr	r3, [r3, #24]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	60bb      	str	r3, [r7, #8]
 8001b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <HAL_MspInit+0x5c>)
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	4a0e      	ldr	r2, [pc, #56]	; (8001b60 <HAL_MspInit+0x5c>)
 8001b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	61d3      	str	r3, [r2, #28]
 8001b2e:	4b0c      	ldr	r3, [pc, #48]	; (8001b60 <HAL_MspInit+0x5c>)
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <HAL_MspInit+0x60>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	60fb      	str	r3, [r7, #12]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	4a04      	ldr	r2, [pc, #16]	; (8001b64 <HAL_MspInit+0x60>)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b56:	bf00      	nop
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr
 8001b60:	40021000 	.word	0x40021000
 8001b64:	40010000 	.word	0x40010000

08001b68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b78:	d113      	bne.n	8001ba2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_TIM_Base_MspInit+0x44>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	4a0b      	ldr	r2, [pc, #44]	; (8001bac <HAL_TIM_Base_MspInit+0x44>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	61d3      	str	r3, [r2, #28]
 8001b86:	4b09      	ldr	r3, [pc, #36]	; (8001bac <HAL_TIM_Base_MspInit+0x44>)
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2100      	movs	r1, #0
 8001b96:	201c      	movs	r0, #28
 8001b98:	f000 fa33 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b9c:	201c      	movs	r0, #28
 8001b9e:	f000 fa4c 	bl	800203a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40021000 	.word	0x40021000

08001bb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a1f      	ldr	r2, [pc, #124]	; (8001c48 <HAL_UART_MspInit+0x98>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d137      	bne.n	8001c40 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bd0:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <HAL_UART_MspInit+0x9c>)
 8001bd2:	69db      	ldr	r3, [r3, #28]
 8001bd4:	4a1d      	ldr	r2, [pc, #116]	; (8001c4c <HAL_UART_MspInit+0x9c>)
 8001bd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bda:	61d3      	str	r3, [r2, #28]
 8001bdc:	4b1b      	ldr	r3, [pc, #108]	; (8001c4c <HAL_UART_MspInit+0x9c>)
 8001bde:	69db      	ldr	r3, [r3, #28]
 8001be0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be8:	4b18      	ldr	r3, [pc, #96]	; (8001c4c <HAL_UART_MspInit+0x9c>)
 8001bea:	699b      	ldr	r3, [r3, #24]
 8001bec:	4a17      	ldr	r2, [pc, #92]	; (8001c4c <HAL_UART_MspInit+0x9c>)
 8001bee:	f043 0304 	orr.w	r3, r3, #4
 8001bf2:	6193      	str	r3, [r2, #24]
 8001bf4:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <HAL_UART_MspInit+0x9c>)
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c00:	2304      	movs	r3, #4
 8001c02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0c:	f107 0310 	add.w	r3, r7, #16
 8001c10:	4619      	mov	r1, r3
 8001c12:	480f      	ldr	r0, [pc, #60]	; (8001c50 <HAL_UART_MspInit+0xa0>)
 8001c14:	f000 fade 	bl	80021d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c18:	2308      	movs	r3, #8
 8001c1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4809      	ldr	r0, [pc, #36]	; (8001c50 <HAL_UART_MspInit+0xa0>)
 8001c2c:	f000 fad2 	bl	80021d4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c30:	2200      	movs	r2, #0
 8001c32:	2100      	movs	r1, #0
 8001c34:	2026      	movs	r0, #38	; 0x26
 8001c36:	f000 f9e4 	bl	8002002 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c3a:	2026      	movs	r0, #38	; 0x26
 8001c3c:	f000 f9fd 	bl	800203a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c40:	bf00      	nop
 8001c42:	3720      	adds	r7, #32
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40004400 	.word	0x40004400
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40010800 	.word	0x40010800

08001c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c58:	e7fe      	b.n	8001c58 <NMI_Handler+0x4>

08001c5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c5e:	e7fe      	b.n	8001c5e <HardFault_Handler+0x4>

08001c60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c64:	e7fe      	b.n	8001c64 <MemManage_Handler+0x4>

08001c66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c6a:	e7fe      	b.n	8001c6a <BusFault_Handler+0x4>

08001c6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c70:	e7fe      	b.n	8001c70 <UsageFault_Handler+0x4>

08001c72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr

08001c7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bc80      	pop	{r7}
 8001c88:	4770      	bx	lr

08001c8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr

08001c96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c9a:	f000 f8bf 	bl	8001e1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ca8:	4802      	ldr	r0, [pc, #8]	; (8001cb4 <TIM2_IRQHandler+0x10>)
 8001caa:	f001 f91f 	bl	8002eec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200000dc 	.word	0x200000dc

08001cb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cbc:	4802      	ldr	r0, [pc, #8]	; (8001cc8 <USART2_IRQHandler+0x10>)
 8001cbe:	f001 fd35 	bl	800372c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000124 	.word	0x20000124

08001ccc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd4:	4a14      	ldr	r2, [pc, #80]	; (8001d28 <_sbrk+0x5c>)
 8001cd6:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <_sbrk+0x60>)
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce0:	4b13      	ldr	r3, [pc, #76]	; (8001d30 <_sbrk+0x64>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d102      	bne.n	8001cee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce8:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <_sbrk+0x64>)
 8001cea:	4a12      	ldr	r2, [pc, #72]	; (8001d34 <_sbrk+0x68>)
 8001cec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cee:	4b10      	ldr	r3, [pc, #64]	; (8001d30 <_sbrk+0x64>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d207      	bcs.n	8001d0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cfc:	f002 fa8e 	bl	800421c <__errno>
 8001d00:	4603      	mov	r3, r0
 8001d02:	220c      	movs	r2, #12
 8001d04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0a:	e009      	b.n	8001d20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <_sbrk+0x64>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d12:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <_sbrk+0x64>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	4a05      	ldr	r2, [pc, #20]	; (8001d30 <_sbrk+0x64>)
 8001d1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3718      	adds	r7, #24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20002800 	.word	0x20002800
 8001d2c:	00000400 	.word	0x00000400
 8001d30:	20000238 	.word	0x20000238
 8001d34:	20000388 	.word	0x20000388

08001d38 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d3c:	bf00      	nop
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr

08001d44 <Reset_Handler>:
 8001d44:	f7ff fff8 	bl	8001d38 <SystemInit>
 8001d48:	480b      	ldr	r0, [pc, #44]	; (8001d78 <LoopFillZerobss+0xe>)
 8001d4a:	490c      	ldr	r1, [pc, #48]	; (8001d7c <LoopFillZerobss+0x12>)
 8001d4c:	4a0c      	ldr	r2, [pc, #48]	; (8001d80 <LoopFillZerobss+0x16>)
 8001d4e:	2300      	movs	r3, #0
 8001d50:	e002      	b.n	8001d58 <LoopCopyDataInit>

08001d52 <CopyDataInit>:
 8001d52:	58d4      	ldr	r4, [r2, r3]
 8001d54:	50c4      	str	r4, [r0, r3]
 8001d56:	3304      	adds	r3, #4

08001d58 <LoopCopyDataInit>:
 8001d58:	18c4      	adds	r4, r0, r3
 8001d5a:	428c      	cmp	r4, r1
 8001d5c:	d3f9      	bcc.n	8001d52 <CopyDataInit>
 8001d5e:	4a09      	ldr	r2, [pc, #36]	; (8001d84 <LoopFillZerobss+0x1a>)
 8001d60:	4c09      	ldr	r4, [pc, #36]	; (8001d88 <LoopFillZerobss+0x1e>)
 8001d62:	2300      	movs	r3, #0
 8001d64:	e001      	b.n	8001d6a <LoopFillZerobss>

08001d66 <FillZerobss>:
 8001d66:	6013      	str	r3, [r2, #0]
 8001d68:	3204      	adds	r2, #4

08001d6a <LoopFillZerobss>:
 8001d6a:	42a2      	cmp	r2, r4
 8001d6c:	d3fb      	bcc.n	8001d66 <FillZerobss>
 8001d6e:	f002 fa5b 	bl	8004228 <__libc_init_array>
 8001d72:	f7ff f98d 	bl	8001090 <main>
 8001d76:	4770      	bx	lr
 8001d78:	20000000 	.word	0x20000000
 8001d7c:	200000a8 	.word	0x200000a8
 8001d80:	08004bcc 	.word	0x08004bcc
 8001d84:	200000a8 	.word	0x200000a8
 8001d88:	20000388 	.word	0x20000388

08001d8c <ADC1_2_IRQHandler>:
 8001d8c:	e7fe      	b.n	8001d8c <ADC1_2_IRQHandler>
	...

08001d90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d94:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <HAL_Init+0x28>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a07      	ldr	r2, [pc, #28]	; (8001db8 <HAL_Init+0x28>)
 8001d9a:	f043 0310 	orr.w	r3, r3, #16
 8001d9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da0:	2003      	movs	r0, #3
 8001da2:	f000 f923 	bl	8001fec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001da6:	200f      	movs	r0, #15
 8001da8:	f000 f808 	bl	8001dbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dac:	f7ff feaa 	bl	8001b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40022000 	.word	0x40022000

08001dbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dc4:	4b12      	ldr	r3, [pc, #72]	; (8001e10 <HAL_InitTick+0x54>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <HAL_InitTick+0x58>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	4619      	mov	r1, r3
 8001dce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f000 f93b 	bl	8002056 <HAL_SYSTICK_Config>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e00e      	b.n	8001e08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2b0f      	cmp	r3, #15
 8001dee:	d80a      	bhi.n	8001e06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001df0:	2200      	movs	r2, #0
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	f04f 30ff 	mov.w	r0, #4294967295
 8001df8:	f000 f903 	bl	8002002 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dfc:	4a06      	ldr	r2, [pc, #24]	; (8001e18 <HAL_InitTick+0x5c>)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
 8001e04:	e000      	b.n	8001e08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	2000004c 	.word	0x2000004c
 8001e14:	20000054 	.word	0x20000054
 8001e18:	20000050 	.word	0x20000050

08001e1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e20:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <HAL_IncTick+0x1c>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <HAL_IncTick+0x20>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	4a03      	ldr	r2, [pc, #12]	; (8001e3c <HAL_IncTick+0x20>)
 8001e2e:	6013      	str	r3, [r2, #0]
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr
 8001e38:	20000054 	.word	0x20000054
 8001e3c:	2000023c 	.word	0x2000023c

08001e40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  return uwTick;
 8001e44:	4b02      	ldr	r3, [pc, #8]	; (8001e50 <HAL_GetTick+0x10>)
 8001e46:	681b      	ldr	r3, [r3, #0]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr
 8001e50:	2000023c 	.word	0x2000023c

08001e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e64:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e70:	4013      	ands	r3, r2
 8001e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e86:	4a04      	ldr	r2, [pc, #16]	; (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	60d3      	str	r3, [r2, #12]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea0:	4b04      	ldr	r3, [pc, #16]	; (8001eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	0a1b      	lsrs	r3, r3, #8
 8001ea6:	f003 0307 	and.w	r3, r3, #7
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	db0b      	blt.n	8001ee2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	f003 021f 	and.w	r2, r3, #31
 8001ed0:	4906      	ldr	r1, [pc, #24]	; (8001eec <__NVIC_EnableIRQ+0x34>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	095b      	lsrs	r3, r3, #5
 8001ed8:	2001      	movs	r0, #1
 8001eda:	fa00 f202 	lsl.w	r2, r0, r2
 8001ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	e000e100 	.word	0xe000e100

08001ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	6039      	str	r1, [r7, #0]
 8001efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	db0a      	blt.n	8001f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	490c      	ldr	r1, [pc, #48]	; (8001f3c <__NVIC_SetPriority+0x4c>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	0112      	lsls	r2, r2, #4
 8001f10:	b2d2      	uxtb	r2, r2
 8001f12:	440b      	add	r3, r1
 8001f14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f18:	e00a      	b.n	8001f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	4908      	ldr	r1, [pc, #32]	; (8001f40 <__NVIC_SetPriority+0x50>)
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	f003 030f 	and.w	r3, r3, #15
 8001f26:	3b04      	subs	r3, #4
 8001f28:	0112      	lsls	r2, r2, #4
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	440b      	add	r3, r1
 8001f2e:	761a      	strb	r2, [r3, #24]
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000e100 	.word	0xe000e100
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b089      	sub	sp, #36	; 0x24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f1c3 0307 	rsb	r3, r3, #7
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	bf28      	it	cs
 8001f62:	2304      	movcs	r3, #4
 8001f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	2b06      	cmp	r3, #6
 8001f6c:	d902      	bls.n	8001f74 <NVIC_EncodePriority+0x30>
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	3b03      	subs	r3, #3
 8001f72:	e000      	b.n	8001f76 <NVIC_EncodePriority+0x32>
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43da      	mvns	r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	401a      	ands	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	fa01 f303 	lsl.w	r3, r1, r3
 8001f96:	43d9      	mvns	r1, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f9c:	4313      	orrs	r3, r2
         );
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3724      	adds	r7, #36	; 0x24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fb8:	d301      	bcc.n	8001fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e00f      	b.n	8001fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	; (8001fe8 <SysTick_Config+0x40>)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fc6:	210f      	movs	r1, #15
 8001fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fcc:	f7ff ff90 	bl	8001ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd0:	4b05      	ldr	r3, [pc, #20]	; (8001fe8 <SysTick_Config+0x40>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fd6:	4b04      	ldr	r3, [pc, #16]	; (8001fe8 <SysTick_Config+0x40>)
 8001fd8:	2207      	movs	r2, #7
 8001fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	e000e010 	.word	0xe000e010

08001fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff2d 	bl	8001e54 <__NVIC_SetPriorityGrouping>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002014:	f7ff ff42 	bl	8001e9c <__NVIC_GetPriorityGrouping>
 8002018:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	68b9      	ldr	r1, [r7, #8]
 800201e:	6978      	ldr	r0, [r7, #20]
 8002020:	f7ff ff90 	bl	8001f44 <NVIC_EncodePriority>
 8002024:	4602      	mov	r2, r0
 8002026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ff5f 	bl	8001ef0 <__NVIC_SetPriority>
}
 8002032:	bf00      	nop
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff35 	bl	8001eb8 <__NVIC_EnableIRQ>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff ffa2 	bl	8001fa8 <SysTick_Config>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800206e:	b480      	push	{r7}
 8002070:	b085      	sub	sp, #20
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002076:	2300      	movs	r3, #0
 8002078:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d008      	beq.n	8002098 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2204      	movs	r2, #4
 800208a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e020      	b.n	80020da <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 020e 	bic.w	r2, r2, #14
 80020a6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f022 0201 	bic.w	r2, r2, #1
 80020b6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020c0:	2101      	movs	r1, #1
 80020c2:	fa01 f202 	lsl.w	r2, r1, r2
 80020c6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80020d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020ec:	2300      	movs	r3, #0
 80020ee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d005      	beq.n	8002108 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2204      	movs	r2, #4
 8002100:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	73fb      	strb	r3, [r7, #15]
 8002106:	e051      	b.n	80021ac <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f022 020e 	bic.w	r2, r2, #14
 8002116:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f022 0201 	bic.w	r2, r2, #1
 8002126:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a22      	ldr	r2, [pc, #136]	; (80021b8 <HAL_DMA_Abort_IT+0xd4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d029      	beq.n	8002186 <HAL_DMA_Abort_IT+0xa2>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a21      	ldr	r2, [pc, #132]	; (80021bc <HAL_DMA_Abort_IT+0xd8>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d022      	beq.n	8002182 <HAL_DMA_Abort_IT+0x9e>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a1f      	ldr	r2, [pc, #124]	; (80021c0 <HAL_DMA_Abort_IT+0xdc>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d01a      	beq.n	800217c <HAL_DMA_Abort_IT+0x98>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a1e      	ldr	r2, [pc, #120]	; (80021c4 <HAL_DMA_Abort_IT+0xe0>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d012      	beq.n	8002176 <HAL_DMA_Abort_IT+0x92>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a1c      	ldr	r2, [pc, #112]	; (80021c8 <HAL_DMA_Abort_IT+0xe4>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d00a      	beq.n	8002170 <HAL_DMA_Abort_IT+0x8c>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a1b      	ldr	r2, [pc, #108]	; (80021cc <HAL_DMA_Abort_IT+0xe8>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d102      	bne.n	800216a <HAL_DMA_Abort_IT+0x86>
 8002164:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002168:	e00e      	b.n	8002188 <HAL_DMA_Abort_IT+0xa4>
 800216a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800216e:	e00b      	b.n	8002188 <HAL_DMA_Abort_IT+0xa4>
 8002170:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002174:	e008      	b.n	8002188 <HAL_DMA_Abort_IT+0xa4>
 8002176:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800217a:	e005      	b.n	8002188 <HAL_DMA_Abort_IT+0xa4>
 800217c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002180:	e002      	b.n	8002188 <HAL_DMA_Abort_IT+0xa4>
 8002182:	2310      	movs	r3, #16
 8002184:	e000      	b.n	8002188 <HAL_DMA_Abort_IT+0xa4>
 8002186:	2301      	movs	r3, #1
 8002188:	4a11      	ldr	r2, [pc, #68]	; (80021d0 <HAL_DMA_Abort_IT+0xec>)
 800218a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d003      	beq.n	80021ac <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	4798      	blx	r3
    } 
  }
  return status;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40020008 	.word	0x40020008
 80021bc:	4002001c 	.word	0x4002001c
 80021c0:	40020030 	.word	0x40020030
 80021c4:	40020044 	.word	0x40020044
 80021c8:	40020058 	.word	0x40020058
 80021cc:	4002006c 	.word	0x4002006c
 80021d0:	40020000 	.word	0x40020000

080021d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b08b      	sub	sp, #44	; 0x2c
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021de:	2300      	movs	r3, #0
 80021e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021e2:	2300      	movs	r3, #0
 80021e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021e6:	e161      	b.n	80024ac <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021e8:	2201      	movs	r2, #1
 80021ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ec:	fa02 f303 	lsl.w	r3, r2, r3
 80021f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	69fa      	ldr	r2, [r7, #28]
 80021f8:	4013      	ands	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	429a      	cmp	r2, r3
 8002202:	f040 8150 	bne.w	80024a6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	4a97      	ldr	r2, [pc, #604]	; (8002468 <HAL_GPIO_Init+0x294>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d05e      	beq.n	80022ce <HAL_GPIO_Init+0xfa>
 8002210:	4a95      	ldr	r2, [pc, #596]	; (8002468 <HAL_GPIO_Init+0x294>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d875      	bhi.n	8002302 <HAL_GPIO_Init+0x12e>
 8002216:	4a95      	ldr	r2, [pc, #596]	; (800246c <HAL_GPIO_Init+0x298>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d058      	beq.n	80022ce <HAL_GPIO_Init+0xfa>
 800221c:	4a93      	ldr	r2, [pc, #588]	; (800246c <HAL_GPIO_Init+0x298>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d86f      	bhi.n	8002302 <HAL_GPIO_Init+0x12e>
 8002222:	4a93      	ldr	r2, [pc, #588]	; (8002470 <HAL_GPIO_Init+0x29c>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d052      	beq.n	80022ce <HAL_GPIO_Init+0xfa>
 8002228:	4a91      	ldr	r2, [pc, #580]	; (8002470 <HAL_GPIO_Init+0x29c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d869      	bhi.n	8002302 <HAL_GPIO_Init+0x12e>
 800222e:	4a91      	ldr	r2, [pc, #580]	; (8002474 <HAL_GPIO_Init+0x2a0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d04c      	beq.n	80022ce <HAL_GPIO_Init+0xfa>
 8002234:	4a8f      	ldr	r2, [pc, #572]	; (8002474 <HAL_GPIO_Init+0x2a0>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d863      	bhi.n	8002302 <HAL_GPIO_Init+0x12e>
 800223a:	4a8f      	ldr	r2, [pc, #572]	; (8002478 <HAL_GPIO_Init+0x2a4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d046      	beq.n	80022ce <HAL_GPIO_Init+0xfa>
 8002240:	4a8d      	ldr	r2, [pc, #564]	; (8002478 <HAL_GPIO_Init+0x2a4>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d85d      	bhi.n	8002302 <HAL_GPIO_Init+0x12e>
 8002246:	2b12      	cmp	r3, #18
 8002248:	d82a      	bhi.n	80022a0 <HAL_GPIO_Init+0xcc>
 800224a:	2b12      	cmp	r3, #18
 800224c:	d859      	bhi.n	8002302 <HAL_GPIO_Init+0x12e>
 800224e:	a201      	add	r2, pc, #4	; (adr r2, 8002254 <HAL_GPIO_Init+0x80>)
 8002250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002254:	080022cf 	.word	0x080022cf
 8002258:	080022a9 	.word	0x080022a9
 800225c:	080022bb 	.word	0x080022bb
 8002260:	080022fd 	.word	0x080022fd
 8002264:	08002303 	.word	0x08002303
 8002268:	08002303 	.word	0x08002303
 800226c:	08002303 	.word	0x08002303
 8002270:	08002303 	.word	0x08002303
 8002274:	08002303 	.word	0x08002303
 8002278:	08002303 	.word	0x08002303
 800227c:	08002303 	.word	0x08002303
 8002280:	08002303 	.word	0x08002303
 8002284:	08002303 	.word	0x08002303
 8002288:	08002303 	.word	0x08002303
 800228c:	08002303 	.word	0x08002303
 8002290:	08002303 	.word	0x08002303
 8002294:	08002303 	.word	0x08002303
 8002298:	080022b1 	.word	0x080022b1
 800229c:	080022c5 	.word	0x080022c5
 80022a0:	4a76      	ldr	r2, [pc, #472]	; (800247c <HAL_GPIO_Init+0x2a8>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d013      	beq.n	80022ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022a6:	e02c      	b.n	8002302 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	623b      	str	r3, [r7, #32]
          break;
 80022ae:	e029      	b.n	8002304 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	68db      	ldr	r3, [r3, #12]
 80022b4:	3304      	adds	r3, #4
 80022b6:	623b      	str	r3, [r7, #32]
          break;
 80022b8:	e024      	b.n	8002304 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	68db      	ldr	r3, [r3, #12]
 80022be:	3308      	adds	r3, #8
 80022c0:	623b      	str	r3, [r7, #32]
          break;
 80022c2:	e01f      	b.n	8002304 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	330c      	adds	r3, #12
 80022ca:	623b      	str	r3, [r7, #32]
          break;
 80022cc:	e01a      	b.n	8002304 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80022d6:	2304      	movs	r3, #4
 80022d8:	623b      	str	r3, [r7, #32]
          break;
 80022da:	e013      	b.n	8002304 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d105      	bne.n	80022f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022e4:	2308      	movs	r3, #8
 80022e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69fa      	ldr	r2, [r7, #28]
 80022ec:	611a      	str	r2, [r3, #16]
          break;
 80022ee:	e009      	b.n	8002304 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022f0:	2308      	movs	r3, #8
 80022f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	69fa      	ldr	r2, [r7, #28]
 80022f8:	615a      	str	r2, [r3, #20]
          break;
 80022fa:	e003      	b.n	8002304 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80022fc:	2300      	movs	r3, #0
 80022fe:	623b      	str	r3, [r7, #32]
          break;
 8002300:	e000      	b.n	8002304 <HAL_GPIO_Init+0x130>
          break;
 8002302:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	2bff      	cmp	r3, #255	; 0xff
 8002308:	d801      	bhi.n	800230e <HAL_GPIO_Init+0x13a>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	e001      	b.n	8002312 <HAL_GPIO_Init+0x13e>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3304      	adds	r3, #4
 8002312:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	2bff      	cmp	r3, #255	; 0xff
 8002318:	d802      	bhi.n	8002320 <HAL_GPIO_Init+0x14c>
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	e002      	b.n	8002326 <HAL_GPIO_Init+0x152>
 8002320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002322:	3b08      	subs	r3, #8
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	210f      	movs	r1, #15
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	fa01 f303 	lsl.w	r3, r1, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	401a      	ands	r2, r3
 8002338:	6a39      	ldr	r1, [r7, #32]
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	fa01 f303 	lsl.w	r3, r1, r3
 8002340:	431a      	orrs	r2, r3
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234e:	2b00      	cmp	r3, #0
 8002350:	f000 80a9 	beq.w	80024a6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002354:	4b4a      	ldr	r3, [pc, #296]	; (8002480 <HAL_GPIO_Init+0x2ac>)
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	4a49      	ldr	r2, [pc, #292]	; (8002480 <HAL_GPIO_Init+0x2ac>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	6193      	str	r3, [r2, #24]
 8002360:	4b47      	ldr	r3, [pc, #284]	; (8002480 <HAL_GPIO_Init+0x2ac>)
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	f003 0301 	and.w	r3, r3, #1
 8002368:	60bb      	str	r3, [r7, #8]
 800236a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800236c:	4a45      	ldr	r2, [pc, #276]	; (8002484 <HAL_GPIO_Init+0x2b0>)
 800236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002370:	089b      	lsrs	r3, r3, #2
 8002372:	3302      	adds	r3, #2
 8002374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002378:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800237a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237c:	f003 0303 	and.w	r3, r3, #3
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	220f      	movs	r2, #15
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	43db      	mvns	r3, r3
 800238a:	68fa      	ldr	r2, [r7, #12]
 800238c:	4013      	ands	r3, r2
 800238e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	4a3d      	ldr	r2, [pc, #244]	; (8002488 <HAL_GPIO_Init+0x2b4>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d00d      	beq.n	80023b4 <HAL_GPIO_Init+0x1e0>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a3c      	ldr	r2, [pc, #240]	; (800248c <HAL_GPIO_Init+0x2b8>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d007      	beq.n	80023b0 <HAL_GPIO_Init+0x1dc>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4a3b      	ldr	r2, [pc, #236]	; (8002490 <HAL_GPIO_Init+0x2bc>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d101      	bne.n	80023ac <HAL_GPIO_Init+0x1d8>
 80023a8:	2302      	movs	r3, #2
 80023aa:	e004      	b.n	80023b6 <HAL_GPIO_Init+0x1e2>
 80023ac:	2303      	movs	r3, #3
 80023ae:	e002      	b.n	80023b6 <HAL_GPIO_Init+0x1e2>
 80023b0:	2301      	movs	r3, #1
 80023b2:	e000      	b.n	80023b6 <HAL_GPIO_Init+0x1e2>
 80023b4:	2300      	movs	r3, #0
 80023b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023b8:	f002 0203 	and.w	r2, r2, #3
 80023bc:	0092      	lsls	r2, r2, #2
 80023be:	4093      	lsls	r3, r2
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80023c6:	492f      	ldr	r1, [pc, #188]	; (8002484 <HAL_GPIO_Init+0x2b0>)
 80023c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ca:	089b      	lsrs	r3, r3, #2
 80023cc:	3302      	adds	r3, #2
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d006      	beq.n	80023ee <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023e0:	4b2c      	ldr	r3, [pc, #176]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	492b      	ldr	r1, [pc, #172]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 80023e6:	69bb      	ldr	r3, [r7, #24]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	608b      	str	r3, [r1, #8]
 80023ec:	e006      	b.n	80023fc <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023ee:	4b29      	ldr	r3, [pc, #164]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 80023f0:	689a      	ldr	r2, [r3, #8]
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	43db      	mvns	r3, r3
 80023f6:	4927      	ldr	r1, [pc, #156]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 80023f8:	4013      	ands	r3, r2
 80023fa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d006      	beq.n	8002416 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002408:	4b22      	ldr	r3, [pc, #136]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 800240a:	68da      	ldr	r2, [r3, #12]
 800240c:	4921      	ldr	r1, [pc, #132]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	4313      	orrs	r3, r2
 8002412:	60cb      	str	r3, [r1, #12]
 8002414:	e006      	b.n	8002424 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002416:	4b1f      	ldr	r3, [pc, #124]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 8002418:	68da      	ldr	r2, [r3, #12]
 800241a:	69bb      	ldr	r3, [r7, #24]
 800241c:	43db      	mvns	r3, r3
 800241e:	491d      	ldr	r1, [pc, #116]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 8002420:	4013      	ands	r3, r2
 8002422:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d006      	beq.n	800243e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002430:	4b18      	ldr	r3, [pc, #96]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	4917      	ldr	r1, [pc, #92]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	4313      	orrs	r3, r2
 800243a:	604b      	str	r3, [r1, #4]
 800243c:	e006      	b.n	800244c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800243e:	4b15      	ldr	r3, [pc, #84]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 8002440:	685a      	ldr	r2, [r3, #4]
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	43db      	mvns	r3, r3
 8002446:	4913      	ldr	r1, [pc, #76]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 8002448:	4013      	ands	r3, r2
 800244a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d01f      	beq.n	8002498 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002458:	4b0e      	ldr	r3, [pc, #56]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	490d      	ldr	r1, [pc, #52]	; (8002494 <HAL_GPIO_Init+0x2c0>)
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	4313      	orrs	r3, r2
 8002462:	600b      	str	r3, [r1, #0]
 8002464:	e01f      	b.n	80024a6 <HAL_GPIO_Init+0x2d2>
 8002466:	bf00      	nop
 8002468:	10320000 	.word	0x10320000
 800246c:	10310000 	.word	0x10310000
 8002470:	10220000 	.word	0x10220000
 8002474:	10210000 	.word	0x10210000
 8002478:	10120000 	.word	0x10120000
 800247c:	10110000 	.word	0x10110000
 8002480:	40021000 	.word	0x40021000
 8002484:	40010000 	.word	0x40010000
 8002488:	40010800 	.word	0x40010800
 800248c:	40010c00 	.word	0x40010c00
 8002490:	40011000 	.word	0x40011000
 8002494:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002498:	4b0b      	ldr	r3, [pc, #44]	; (80024c8 <HAL_GPIO_Init+0x2f4>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	43db      	mvns	r3, r3
 80024a0:	4909      	ldr	r1, [pc, #36]	; (80024c8 <HAL_GPIO_Init+0x2f4>)
 80024a2:	4013      	ands	r3, r2
 80024a4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	3301      	adds	r3, #1
 80024aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	fa22 f303 	lsr.w	r3, r2, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f47f ae96 	bne.w	80021e8 <HAL_GPIO_Init+0x14>
  }
}
 80024bc:	bf00      	nop
 80024be:	bf00      	nop
 80024c0:	372c      	adds	r7, #44	; 0x2c
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr
 80024c8:	40010400 	.word	0x40010400

080024cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	460b      	mov	r3, r1
 80024d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	887b      	ldrh	r3, [r7, #2]
 80024de:	4013      	ands	r3, r2
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d002      	beq.n	80024ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024e4:	2301      	movs	r3, #1
 80024e6:	73fb      	strb	r3, [r7, #15]
 80024e8:	e001      	b.n	80024ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024ea:	2300      	movs	r3, #0
 80024ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bc80      	pop	{r7}
 80024f8:	4770      	bx	lr

080024fa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	460b      	mov	r3, r1
 8002504:	807b      	strh	r3, [r7, #2]
 8002506:	4613      	mov	r3, r2
 8002508:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800250a:	787b      	ldrb	r3, [r7, #1]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002510:	887a      	ldrh	r2, [r7, #2]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002516:	e003      	b.n	8002520 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002518:	887b      	ldrh	r3, [r7, #2]
 800251a:	041a      	lsls	r2, r3, #16
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	611a      	str	r2, [r3, #16]
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	bc80      	pop	{r7}
 8002528:	4770      	bx	lr

0800252a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800252a:	b480      	push	{r7}
 800252c:	b085      	sub	sp, #20
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
 8002532:	460b      	mov	r3, r1
 8002534:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800253c:	887a      	ldrh	r2, [r7, #2]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	4013      	ands	r3, r2
 8002542:	041a      	lsls	r2, r3, #16
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	43d9      	mvns	r1, r3
 8002548:	887b      	ldrh	r3, [r7, #2]
 800254a:	400b      	ands	r3, r1
 800254c:	431a      	orrs	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	611a      	str	r2, [r3, #16]
}
 8002552:	bf00      	nop
 8002554:	3714      	adds	r7, #20
 8002556:	46bd      	mov	sp, r7
 8002558:	bc80      	pop	{r7}
 800255a:	4770      	bx	lr

0800255c <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	460b      	mov	r3, r1
 8002566:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002568:	4b09      	ldr	r3, [pc, #36]	; (8002590 <HAL_PWR_EnterSLEEPMode+0x34>)
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	4a08      	ldr	r2, [pc, #32]	; (8002590 <HAL_PWR_EnterSLEEPMode+0x34>)
 800256e:	f023 0304 	bic.w	r3, r3, #4
 8002572:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002574:	78fb      	ldrb	r3, [r7, #3]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d101      	bne.n	800257e <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800257a:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 800257c:	e002      	b.n	8002584 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 800257e:	bf40      	sev
    __WFE();
 8002580:	bf20      	wfe
    __WFE();
 8002582:	bf20      	wfe
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d101      	bne.n	80025a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e272      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f000 8087 	beq.w	80026c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025b4:	4b92      	ldr	r3, [pc, #584]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f003 030c 	and.w	r3, r3, #12
 80025bc:	2b04      	cmp	r3, #4
 80025be:	d00c      	beq.n	80025da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025c0:	4b8f      	ldr	r3, [pc, #572]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 030c 	and.w	r3, r3, #12
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d112      	bne.n	80025f2 <HAL_RCC_OscConfig+0x5e>
 80025cc:	4b8c      	ldr	r3, [pc, #560]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025d8:	d10b      	bne.n	80025f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025da:	4b89      	ldr	r3, [pc, #548]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d06c      	beq.n	80026c0 <HAL_RCC_OscConfig+0x12c>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d168      	bne.n	80026c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e24c      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025fa:	d106      	bne.n	800260a <HAL_RCC_OscConfig+0x76>
 80025fc:	4b80      	ldr	r3, [pc, #512]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a7f      	ldr	r2, [pc, #508]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	e02e      	b.n	8002668 <HAL_RCC_OscConfig+0xd4>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10c      	bne.n	800262c <HAL_RCC_OscConfig+0x98>
 8002612:	4b7b      	ldr	r3, [pc, #492]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a7a      	ldr	r2, [pc, #488]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002618:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800261c:	6013      	str	r3, [r2, #0]
 800261e:	4b78      	ldr	r3, [pc, #480]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a77      	ldr	r2, [pc, #476]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002624:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002628:	6013      	str	r3, [r2, #0]
 800262a:	e01d      	b.n	8002668 <HAL_RCC_OscConfig+0xd4>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002634:	d10c      	bne.n	8002650 <HAL_RCC_OscConfig+0xbc>
 8002636:	4b72      	ldr	r3, [pc, #456]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a71      	ldr	r2, [pc, #452]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800263c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	4b6f      	ldr	r3, [pc, #444]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a6e      	ldr	r2, [pc, #440]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	e00b      	b.n	8002668 <HAL_RCC_OscConfig+0xd4>
 8002650:	4b6b      	ldr	r3, [pc, #428]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a6a      	ldr	r2, [pc, #424]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	4b68      	ldr	r3, [pc, #416]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a67      	ldr	r2, [pc, #412]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002666:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d013      	beq.n	8002698 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002670:	f7ff fbe6 	bl	8001e40 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002678:	f7ff fbe2 	bl	8001e40 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	; 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e200      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268a:	4b5d      	ldr	r3, [pc, #372]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0xe4>
 8002696:	e014      	b.n	80026c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7ff fbd2 	bl	8001e40 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a0:	f7ff fbce 	bl	8001e40 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b64      	cmp	r3, #100	; 0x64
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e1ec      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b2:	4b53      	ldr	r3, [pc, #332]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x10c>
 80026be:	e000      	b.n	80026c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d063      	beq.n	8002796 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026ce:	4b4c      	ldr	r3, [pc, #304]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f003 030c 	and.w	r3, r3, #12
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d00b      	beq.n	80026f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026da:	4b49      	ldr	r3, [pc, #292]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 030c 	and.w	r3, r3, #12
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d11c      	bne.n	8002720 <HAL_RCC_OscConfig+0x18c>
 80026e6:	4b46      	ldr	r3, [pc, #280]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d116      	bne.n	8002720 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f2:	4b43      	ldr	r3, [pc, #268]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d005      	beq.n	800270a <HAL_RCC_OscConfig+0x176>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	2b01      	cmp	r3, #1
 8002704:	d001      	beq.n	800270a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e1c0      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270a:	4b3d      	ldr	r3, [pc, #244]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	00db      	lsls	r3, r3, #3
 8002718:	4939      	ldr	r1, [pc, #228]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800271a:	4313      	orrs	r3, r2
 800271c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800271e:	e03a      	b.n	8002796 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d020      	beq.n	800276a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002728:	4b36      	ldr	r3, [pc, #216]	; (8002804 <HAL_RCC_OscConfig+0x270>)
 800272a:	2201      	movs	r2, #1
 800272c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800272e:	f7ff fb87 	bl	8001e40 <HAL_GetTick>
 8002732:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002734:	e008      	b.n	8002748 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002736:	f7ff fb83 	bl	8001e40 <HAL_GetTick>
 800273a:	4602      	mov	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e1a1      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002748:	4b2d      	ldr	r3, [pc, #180]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0f0      	beq.n	8002736 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002754:	4b2a      	ldr	r3, [pc, #168]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	695b      	ldr	r3, [r3, #20]
 8002760:	00db      	lsls	r3, r3, #3
 8002762:	4927      	ldr	r1, [pc, #156]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 8002764:	4313      	orrs	r3, r2
 8002766:	600b      	str	r3, [r1, #0]
 8002768:	e015      	b.n	8002796 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800276a:	4b26      	ldr	r3, [pc, #152]	; (8002804 <HAL_RCC_OscConfig+0x270>)
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002770:	f7ff fb66 	bl	8001e40 <HAL_GetTick>
 8002774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002778:	f7ff fb62 	bl	8001e40 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e180      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800278a:	4b1d      	ldr	r3, [pc, #116]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d03a      	beq.n	8002818 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d019      	beq.n	80027de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027aa:	4b17      	ldr	r3, [pc, #92]	; (8002808 <HAL_RCC_OscConfig+0x274>)
 80027ac:	2201      	movs	r2, #1
 80027ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b0:	f7ff fb46 	bl	8001e40 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027b8:	f7ff fb42 	bl	8001e40 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e160      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ca:	4b0d      	ldr	r3, [pc, #52]	; (8002800 <HAL_RCC_OscConfig+0x26c>)
 80027cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f0      	beq.n	80027b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027d6:	2001      	movs	r0, #1
 80027d8:	f000 face 	bl	8002d78 <RCC_Delay>
 80027dc:	e01c      	b.n	8002818 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027de:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <HAL_RCC_OscConfig+0x274>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e4:	f7ff fb2c 	bl	8001e40 <HAL_GetTick>
 80027e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ea:	e00f      	b.n	800280c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027ec:	f7ff fb28 	bl	8001e40 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d908      	bls.n	800280c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e146      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	42420000 	.word	0x42420000
 8002808:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800280c:	4b92      	ldr	r3, [pc, #584]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1e9      	bne.n	80027ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80a6 	beq.w	8002972 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002826:	2300      	movs	r3, #0
 8002828:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800282a:	4b8b      	ldr	r3, [pc, #556]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d10d      	bne.n	8002852 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002836:	4b88      	ldr	r3, [pc, #544]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	4a87      	ldr	r2, [pc, #540]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800283c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002840:	61d3      	str	r3, [r2, #28]
 8002842:	4b85      	ldr	r3, [pc, #532]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800284a:	60bb      	str	r3, [r7, #8]
 800284c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800284e:	2301      	movs	r3, #1
 8002850:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002852:	4b82      	ldr	r3, [pc, #520]	; (8002a5c <HAL_RCC_OscConfig+0x4c8>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285a:	2b00      	cmp	r3, #0
 800285c:	d118      	bne.n	8002890 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800285e:	4b7f      	ldr	r3, [pc, #508]	; (8002a5c <HAL_RCC_OscConfig+0x4c8>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a7e      	ldr	r2, [pc, #504]	; (8002a5c <HAL_RCC_OscConfig+0x4c8>)
 8002864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002868:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800286a:	f7ff fae9 	bl	8001e40 <HAL_GetTick>
 800286e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002870:	e008      	b.n	8002884 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002872:	f7ff fae5 	bl	8001e40 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b64      	cmp	r3, #100	; 0x64
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e103      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002884:	4b75      	ldr	r3, [pc, #468]	; (8002a5c <HAL_RCC_OscConfig+0x4c8>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0f0      	beq.n	8002872 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d106      	bne.n	80028a6 <HAL_RCC_OscConfig+0x312>
 8002898:	4b6f      	ldr	r3, [pc, #444]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800289a:	6a1b      	ldr	r3, [r3, #32]
 800289c:	4a6e      	ldr	r2, [pc, #440]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	6213      	str	r3, [r2, #32]
 80028a4:	e02d      	b.n	8002902 <HAL_RCC_OscConfig+0x36e>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10c      	bne.n	80028c8 <HAL_RCC_OscConfig+0x334>
 80028ae:	4b6a      	ldr	r3, [pc, #424]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	4a69      	ldr	r2, [pc, #420]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028b4:	f023 0301 	bic.w	r3, r3, #1
 80028b8:	6213      	str	r3, [r2, #32]
 80028ba:	4b67      	ldr	r3, [pc, #412]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	4a66      	ldr	r2, [pc, #408]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028c0:	f023 0304 	bic.w	r3, r3, #4
 80028c4:	6213      	str	r3, [r2, #32]
 80028c6:	e01c      	b.n	8002902 <HAL_RCC_OscConfig+0x36e>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	2b05      	cmp	r3, #5
 80028ce:	d10c      	bne.n	80028ea <HAL_RCC_OscConfig+0x356>
 80028d0:	4b61      	ldr	r3, [pc, #388]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028d2:	6a1b      	ldr	r3, [r3, #32]
 80028d4:	4a60      	ldr	r2, [pc, #384]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028d6:	f043 0304 	orr.w	r3, r3, #4
 80028da:	6213      	str	r3, [r2, #32]
 80028dc:	4b5e      	ldr	r3, [pc, #376]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	4a5d      	ldr	r2, [pc, #372]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	f043 0301 	orr.w	r3, r3, #1
 80028e6:	6213      	str	r3, [r2, #32]
 80028e8:	e00b      	b.n	8002902 <HAL_RCC_OscConfig+0x36e>
 80028ea:	4b5b      	ldr	r3, [pc, #364]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	4a5a      	ldr	r2, [pc, #360]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028f0:	f023 0301 	bic.w	r3, r3, #1
 80028f4:	6213      	str	r3, [r2, #32]
 80028f6:	4b58      	ldr	r3, [pc, #352]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	4a57      	ldr	r2, [pc, #348]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80028fc:	f023 0304 	bic.w	r3, r3, #4
 8002900:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d015      	beq.n	8002936 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800290a:	f7ff fa99 	bl	8001e40 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002910:	e00a      	b.n	8002928 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002912:	f7ff fa95 	bl	8001e40 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002920:	4293      	cmp	r3, r2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e0b1      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002928:	4b4b      	ldr	r3, [pc, #300]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0ee      	beq.n	8002912 <HAL_RCC_OscConfig+0x37e>
 8002934:	e014      	b.n	8002960 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002936:	f7ff fa83 	bl	8001e40 <HAL_GetTick>
 800293a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800293c:	e00a      	b.n	8002954 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293e:	f7ff fa7f 	bl	8001e40 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	f241 3288 	movw	r2, #5000	; 0x1388
 800294c:	4293      	cmp	r3, r2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e09b      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002954:	4b40      	ldr	r3, [pc, #256]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1ee      	bne.n	800293e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002960:	7dfb      	ldrb	r3, [r7, #23]
 8002962:	2b01      	cmp	r3, #1
 8002964:	d105      	bne.n	8002972 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002966:	4b3c      	ldr	r3, [pc, #240]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	4a3b      	ldr	r2, [pc, #236]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800296c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002970:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 8087 	beq.w	8002a8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800297c:	4b36      	ldr	r3, [pc, #216]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 030c 	and.w	r3, r3, #12
 8002984:	2b08      	cmp	r3, #8
 8002986:	d061      	beq.n	8002a4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69db      	ldr	r3, [r3, #28]
 800298c:	2b02      	cmp	r3, #2
 800298e:	d146      	bne.n	8002a1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002990:	4b33      	ldr	r3, [pc, #204]	; (8002a60 <HAL_RCC_OscConfig+0x4cc>)
 8002992:	2200      	movs	r2, #0
 8002994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002996:	f7ff fa53 	bl	8001e40 <HAL_GetTick>
 800299a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800299e:	f7ff fa4f 	bl	8001e40 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e06d      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029b0:	4b29      	ldr	r3, [pc, #164]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d1f0      	bne.n	800299e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a1b      	ldr	r3, [r3, #32]
 80029c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029c4:	d108      	bne.n	80029d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029c6:	4b24      	ldr	r3, [pc, #144]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	4921      	ldr	r1, [pc, #132]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d8:	4b1f      	ldr	r3, [pc, #124]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a19      	ldr	r1, [r3, #32]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	430b      	orrs	r3, r1
 80029ea:	491b      	ldr	r1, [pc, #108]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029f0:	4b1b      	ldr	r3, [pc, #108]	; (8002a60 <HAL_RCC_OscConfig+0x4cc>)
 80029f2:	2201      	movs	r2, #1
 80029f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f6:	f7ff fa23 	bl	8001e40 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029fe:	f7ff fa1f 	bl	8001e40 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e03d      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a10:	4b11      	ldr	r3, [pc, #68]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x46a>
 8002a1c:	e035      	b.n	8002a8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1e:	4b10      	ldr	r3, [pc, #64]	; (8002a60 <HAL_RCC_OscConfig+0x4cc>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a24:	f7ff fa0c 	bl	8001e40 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a2c:	f7ff fa08 	bl	8001e40 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e026      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a3e:	4b06      	ldr	r3, [pc, #24]	; (8002a58 <HAL_RCC_OscConfig+0x4c4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f0      	bne.n	8002a2c <HAL_RCC_OscConfig+0x498>
 8002a4a:	e01e      	b.n	8002a8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d107      	bne.n	8002a64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e019      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40007000 	.word	0x40007000
 8002a60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a64:	4b0b      	ldr	r3, [pc, #44]	; (8002a94 <HAL_RCC_OscConfig+0x500>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d106      	bne.n	8002a86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d001      	beq.n	8002a8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e000      	b.n	8002a8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40021000 	.word	0x40021000

08002a98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e0d0      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002aac:	4b6a      	ldr	r3, [pc, #424]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0307 	and.w	r3, r3, #7
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d910      	bls.n	8002adc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aba:	4b67      	ldr	r3, [pc, #412]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f023 0207 	bic.w	r2, r3, #7
 8002ac2:	4965      	ldr	r1, [pc, #404]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aca:	4b63      	ldr	r3, [pc, #396]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d001      	beq.n	8002adc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0b8      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d020      	beq.n	8002b2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0304 	and.w	r3, r3, #4
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d005      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002af4:	4b59      	ldr	r3, [pc, #356]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	4a58      	ldr	r2, [pc, #352]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002afa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002afe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0308 	and.w	r3, r3, #8
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d005      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b0c:	4b53      	ldr	r3, [pc, #332]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	4a52      	ldr	r2, [pc, #328]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b12:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002b16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b18:	4b50      	ldr	r3, [pc, #320]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	494d      	ldr	r1, [pc, #308]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d040      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d107      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b3e:	4b47      	ldr	r3, [pc, #284]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d115      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e07f      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d107      	bne.n	8002b66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b56:	4b41      	ldr	r3, [pc, #260]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d109      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e073      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b66:	4b3d      	ldr	r3, [pc, #244]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e06b      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b76:	4b39      	ldr	r3, [pc, #228]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f023 0203 	bic.w	r2, r3, #3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	4936      	ldr	r1, [pc, #216]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b88:	f7ff f95a 	bl	8001e40 <HAL_GetTick>
 8002b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b90:	f7ff f956 	bl	8001e40 <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e053      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba6:	4b2d      	ldr	r3, [pc, #180]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 020c 	and.w	r2, r3, #12
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d1eb      	bne.n	8002b90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bb8:	4b27      	ldr	r3, [pc, #156]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d210      	bcs.n	8002be8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc6:	4b24      	ldr	r3, [pc, #144]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f023 0207 	bic.w	r2, r3, #7
 8002bce:	4922      	ldr	r1, [pc, #136]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd6:	4b20      	ldr	r3, [pc, #128]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d001      	beq.n	8002be8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e032      	b.n	8002c4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d008      	beq.n	8002c06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bf4:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	4916      	ldr	r1, [pc, #88]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d009      	beq.n	8002c26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c12:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	691b      	ldr	r3, [r3, #16]
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	490e      	ldr	r1, [pc, #56]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c26:	f000 f821 	bl	8002c6c <HAL_RCC_GetSysClockFreq>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	091b      	lsrs	r3, r3, #4
 8002c32:	f003 030f 	and.w	r3, r3, #15
 8002c36:	490a      	ldr	r1, [pc, #40]	; (8002c60 <HAL_RCC_ClockConfig+0x1c8>)
 8002c38:	5ccb      	ldrb	r3, [r1, r3]
 8002c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c3e:	4a09      	ldr	r2, [pc, #36]	; (8002c64 <HAL_RCC_ClockConfig+0x1cc>)
 8002c40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c42:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <HAL_RCC_ClockConfig+0x1d0>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff f8b8 	bl	8001dbc <HAL_InitTick>

  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40022000 	.word	0x40022000
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	08004b64 	.word	0x08004b64
 8002c64:	2000004c 	.word	0x2000004c
 8002c68:	20000050 	.word	0x20000050

08002c6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b087      	sub	sp, #28
 8002c70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c72:	2300      	movs	r3, #0
 8002c74:	60fb      	str	r3, [r7, #12]
 8002c76:	2300      	movs	r3, #0
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c86:	4b1e      	ldr	r3, [pc, #120]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f003 030c 	and.w	r3, r3, #12
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d002      	beq.n	8002c9c <HAL_RCC_GetSysClockFreq+0x30>
 8002c96:	2b08      	cmp	r3, #8
 8002c98:	d003      	beq.n	8002ca2 <HAL_RCC_GetSysClockFreq+0x36>
 8002c9a:	e027      	b.n	8002cec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c9c:	4b19      	ldr	r3, [pc, #100]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c9e:	613b      	str	r3, [r7, #16]
      break;
 8002ca0:	e027      	b.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	0c9b      	lsrs	r3, r3, #18
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	4a17      	ldr	r2, [pc, #92]	; (8002d08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002cac:	5cd3      	ldrb	r3, [r2, r3]
 8002cae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d010      	beq.n	8002cdc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cba:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	0c5b      	lsrs	r3, r3, #17
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	4a11      	ldr	r2, [pc, #68]	; (8002d0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002cc6:	5cd3      	ldrb	r3, [r2, r3]
 8002cc8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a0d      	ldr	r2, [pc, #52]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cce:	fb03 f202 	mul.w	r2, r3, r2
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd8:	617b      	str	r3, [r7, #20]
 8002cda:	e004      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a0c      	ldr	r2, [pc, #48]	; (8002d10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ce0:	fb02 f303 	mul.w	r3, r2, r3
 8002ce4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	613b      	str	r3, [r7, #16]
      break;
 8002cea:	e002      	b.n	8002cf2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cec:	4b05      	ldr	r3, [pc, #20]	; (8002d04 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cee:	613b      	str	r3, [r7, #16]
      break;
 8002cf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cf2:	693b      	ldr	r3, [r7, #16]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	371c      	adds	r7, #28
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40021000 	.word	0x40021000
 8002d04:	007a1200 	.word	0x007a1200
 8002d08:	08004b7c 	.word	0x08004b7c
 8002d0c:	08004b8c 	.word	0x08004b8c
 8002d10:	003d0900 	.word	0x003d0900

08002d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d18:	4b02      	ldr	r3, [pc, #8]	; (8002d24 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr
 8002d24:	2000004c 	.word	0x2000004c

08002d28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d2c:	f7ff fff2 	bl	8002d14 <HAL_RCC_GetHCLKFreq>
 8002d30:	4602      	mov	r2, r0
 8002d32:	4b05      	ldr	r3, [pc, #20]	; (8002d48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	0a1b      	lsrs	r3, r3, #8
 8002d38:	f003 0307 	and.w	r3, r3, #7
 8002d3c:	4903      	ldr	r1, [pc, #12]	; (8002d4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d3e:	5ccb      	ldrb	r3, [r1, r3]
 8002d40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	08004b74 	.word	0x08004b74

08002d50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d54:	f7ff ffde 	bl	8002d14 <HAL_RCC_GetHCLKFreq>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	4b05      	ldr	r3, [pc, #20]	; (8002d70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	0adb      	lsrs	r3, r3, #11
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	4903      	ldr	r1, [pc, #12]	; (8002d74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d66:	5ccb      	ldrb	r3, [r1, r3]
 8002d68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	40021000 	.word	0x40021000
 8002d74:	08004b74 	.word	0x08004b74

08002d78 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d80:	4b0a      	ldr	r3, [pc, #40]	; (8002dac <RCC_Delay+0x34>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a0a      	ldr	r2, [pc, #40]	; (8002db0 <RCC_Delay+0x38>)
 8002d86:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8a:	0a5b      	lsrs	r3, r3, #9
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	fb02 f303 	mul.w	r3, r2, r3
 8002d92:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d94:	bf00      	nop
  }
  while (Delay --);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	1e5a      	subs	r2, r3, #1
 8002d9a:	60fa      	str	r2, [r7, #12]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1f9      	bne.n	8002d94 <RCC_Delay+0x1c>
}
 8002da0:	bf00      	nop
 8002da2:	bf00      	nop
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr
 8002dac:	2000004c 	.word	0x2000004c
 8002db0:	10624dd3 	.word	0x10624dd3

08002db4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e041      	b.n	8002e4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d106      	bne.n	8002de0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f7fe fec4 	bl	8001b68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2202      	movs	r2, #2
 8002de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3304      	adds	r3, #4
 8002df0:	4619      	mov	r1, r3
 8002df2:	4610      	mov	r0, r2
 8002df4:	f000 fa6e 	bl	80032d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3708      	adds	r7, #8
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
	...

08002e54 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d001      	beq.n	8002e6c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e035      	b.n	8002ed8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2202      	movs	r2, #2
 8002e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68da      	ldr	r2, [r3, #12]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 0201 	orr.w	r2, r2, #1
 8002e82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a16      	ldr	r2, [pc, #88]	; (8002ee4 <HAL_TIM_Base_Start_IT+0x90>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d009      	beq.n	8002ea2 <HAL_TIM_Base_Start_IT+0x4e>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e96:	d004      	beq.n	8002ea2 <HAL_TIM_Base_Start_IT+0x4e>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a12      	ldr	r2, [pc, #72]	; (8002ee8 <HAL_TIM_Base_Start_IT+0x94>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d111      	bne.n	8002ec6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 0307 	and.w	r3, r3, #7
 8002eac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2b06      	cmp	r3, #6
 8002eb2:	d010      	beq.n	8002ed6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f042 0201 	orr.w	r2, r2, #1
 8002ec2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ec4:	e007      	b.n	8002ed6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 0201 	orr.w	r2, r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3714      	adds	r7, #20
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bc80      	pop	{r7}
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	40012c00 	.word	0x40012c00
 8002ee8:	40000400 	.word	0x40000400

08002eec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d122      	bne.n	8002f48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	f003 0302 	and.w	r3, r3, #2
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d11b      	bne.n	8002f48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f06f 0202 	mvn.w	r2, #2
 8002f18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	f003 0303 	and.w	r3, r3, #3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d003      	beq.n	8002f36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 f9b4 	bl	800329c <HAL_TIM_IC_CaptureCallback>
 8002f34:	e005      	b.n	8002f42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 f9a7 	bl	800328a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f000 f9b6 	bl	80032ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d122      	bne.n	8002f9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	2b04      	cmp	r3, #4
 8002f62:	d11b      	bne.n	8002f9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f06f 0204 	mvn.w	r2, #4
 8002f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2202      	movs	r2, #2
 8002f72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d003      	beq.n	8002f8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f98a 	bl	800329c <HAL_TIM_IC_CaptureCallback>
 8002f88:	e005      	b.n	8002f96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 f97d 	bl	800328a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 f98c 	bl	80032ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	f003 0308 	and.w	r3, r3, #8
 8002fa6:	2b08      	cmp	r3, #8
 8002fa8:	d122      	bne.n	8002ff0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f003 0308 	and.w	r3, r3, #8
 8002fb4:	2b08      	cmp	r3, #8
 8002fb6:	d11b      	bne.n	8002ff0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f06f 0208 	mvn.w	r2, #8
 8002fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	f003 0303 	and.w	r3, r3, #3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 f960 	bl	800329c <HAL_TIM_IC_CaptureCallback>
 8002fdc:	e005      	b.n	8002fea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f953 	bl	800328a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 f962 	bl	80032ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	f003 0310 	and.w	r3, r3, #16
 8002ffa:	2b10      	cmp	r3, #16
 8002ffc:	d122      	bne.n	8003044 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	f003 0310 	and.w	r3, r3, #16
 8003008:	2b10      	cmp	r3, #16
 800300a:	d11b      	bne.n	8003044 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f06f 0210 	mvn.w	r2, #16
 8003014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2208      	movs	r2, #8
 800301a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	69db      	ldr	r3, [r3, #28]
 8003022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 f936 	bl	800329c <HAL_TIM_IC_CaptureCallback>
 8003030:	e005      	b.n	800303e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 f929 	bl	800328a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f000 f938 	bl	80032ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b01      	cmp	r3, #1
 8003050:	d10e      	bne.n	8003070 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b01      	cmp	r3, #1
 800305e:	d107      	bne.n	8003070 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f06f 0201 	mvn.w	r2, #1
 8003068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f7fe f96e 	bl	800134c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307a:	2b80      	cmp	r3, #128	; 0x80
 800307c:	d10e      	bne.n	800309c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003088:	2b80      	cmp	r3, #128	; 0x80
 800308a:	d107      	bne.n	800309c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f000 fa6b 	bl	8003572 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a6:	2b40      	cmp	r3, #64	; 0x40
 80030a8:	d10e      	bne.n	80030c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b4:	2b40      	cmp	r3, #64	; 0x40
 80030b6:	d107      	bne.n	80030c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f000 f8fc 	bl	80032c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	f003 0320 	and.w	r3, r3, #32
 80030d2:	2b20      	cmp	r3, #32
 80030d4:	d10e      	bne.n	80030f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f003 0320 	and.w	r3, r3, #32
 80030e0:	2b20      	cmp	r3, #32
 80030e2:	d107      	bne.n	80030f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f06f 0220 	mvn.w	r2, #32
 80030ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f000 fa36 	bl	8003560 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030f4:	bf00      	nop
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003106:	2300      	movs	r3, #0
 8003108:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003110:	2b01      	cmp	r3, #1
 8003112:	d101      	bne.n	8003118 <HAL_TIM_ConfigClockSource+0x1c>
 8003114:	2302      	movs	r3, #2
 8003116:	e0b4      	b.n	8003282 <HAL_TIM_ConfigClockSource+0x186>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2202      	movs	r2, #2
 8003124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003136:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800313e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68ba      	ldr	r2, [r7, #8]
 8003146:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003150:	d03e      	beq.n	80031d0 <HAL_TIM_ConfigClockSource+0xd4>
 8003152:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003156:	f200 8087 	bhi.w	8003268 <HAL_TIM_ConfigClockSource+0x16c>
 800315a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800315e:	f000 8086 	beq.w	800326e <HAL_TIM_ConfigClockSource+0x172>
 8003162:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003166:	d87f      	bhi.n	8003268 <HAL_TIM_ConfigClockSource+0x16c>
 8003168:	2b70      	cmp	r3, #112	; 0x70
 800316a:	d01a      	beq.n	80031a2 <HAL_TIM_ConfigClockSource+0xa6>
 800316c:	2b70      	cmp	r3, #112	; 0x70
 800316e:	d87b      	bhi.n	8003268 <HAL_TIM_ConfigClockSource+0x16c>
 8003170:	2b60      	cmp	r3, #96	; 0x60
 8003172:	d050      	beq.n	8003216 <HAL_TIM_ConfigClockSource+0x11a>
 8003174:	2b60      	cmp	r3, #96	; 0x60
 8003176:	d877      	bhi.n	8003268 <HAL_TIM_ConfigClockSource+0x16c>
 8003178:	2b50      	cmp	r3, #80	; 0x50
 800317a:	d03c      	beq.n	80031f6 <HAL_TIM_ConfigClockSource+0xfa>
 800317c:	2b50      	cmp	r3, #80	; 0x50
 800317e:	d873      	bhi.n	8003268 <HAL_TIM_ConfigClockSource+0x16c>
 8003180:	2b40      	cmp	r3, #64	; 0x40
 8003182:	d058      	beq.n	8003236 <HAL_TIM_ConfigClockSource+0x13a>
 8003184:	2b40      	cmp	r3, #64	; 0x40
 8003186:	d86f      	bhi.n	8003268 <HAL_TIM_ConfigClockSource+0x16c>
 8003188:	2b30      	cmp	r3, #48	; 0x30
 800318a:	d064      	beq.n	8003256 <HAL_TIM_ConfigClockSource+0x15a>
 800318c:	2b30      	cmp	r3, #48	; 0x30
 800318e:	d86b      	bhi.n	8003268 <HAL_TIM_ConfigClockSource+0x16c>
 8003190:	2b20      	cmp	r3, #32
 8003192:	d060      	beq.n	8003256 <HAL_TIM_ConfigClockSource+0x15a>
 8003194:	2b20      	cmp	r3, #32
 8003196:	d867      	bhi.n	8003268 <HAL_TIM_ConfigClockSource+0x16c>
 8003198:	2b00      	cmp	r3, #0
 800319a:	d05c      	beq.n	8003256 <HAL_TIM_ConfigClockSource+0x15a>
 800319c:	2b10      	cmp	r3, #16
 800319e:	d05a      	beq.n	8003256 <HAL_TIM_ConfigClockSource+0x15a>
 80031a0:	e062      	b.n	8003268 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031b2:	f000 f95e 	bl	8003472 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	609a      	str	r2, [r3, #8]
      break;
 80031ce:	e04f      	b.n	8003270 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031e0:	f000 f947 	bl	8003472 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	689a      	ldr	r2, [r3, #8]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031f2:	609a      	str	r2, [r3, #8]
      break;
 80031f4:	e03c      	b.n	8003270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003202:	461a      	mov	r2, r3
 8003204:	f000 f8be 	bl	8003384 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2150      	movs	r1, #80	; 0x50
 800320e:	4618      	mov	r0, r3
 8003210:	f000 f915 	bl	800343e <TIM_ITRx_SetConfig>
      break;
 8003214:	e02c      	b.n	8003270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003222:	461a      	mov	r2, r3
 8003224:	f000 f8dc 	bl	80033e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2160      	movs	r1, #96	; 0x60
 800322e:	4618      	mov	r0, r3
 8003230:	f000 f905 	bl	800343e <TIM_ITRx_SetConfig>
      break;
 8003234:	e01c      	b.n	8003270 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003242:	461a      	mov	r2, r3
 8003244:	f000 f89e 	bl	8003384 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2140      	movs	r1, #64	; 0x40
 800324e:	4618      	mov	r0, r3
 8003250:	f000 f8f5 	bl	800343e <TIM_ITRx_SetConfig>
      break;
 8003254:	e00c      	b.n	8003270 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4619      	mov	r1, r3
 8003260:	4610      	mov	r0, r2
 8003262:	f000 f8ec 	bl	800343e <TIM_ITRx_SetConfig>
      break;
 8003266:	e003      	b.n	8003270 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	73fb      	strb	r3, [r7, #15]
      break;
 800326c:	e000      	b.n	8003270 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800326e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003280:	7bfb      	ldrb	r3, [r7, #15]
}
 8003282:	4618      	mov	r0, r3
 8003284:	3710      	adds	r7, #16
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}

0800328a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003292:	bf00      	nop
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr

0800329c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032a4:	bf00      	nop
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bc80      	pop	{r7}
 80032ac:	4770      	bx	lr

080032ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032ae:	b480      	push	{r7}
 80032b0:	b083      	sub	sp, #12
 80032b2:	af00      	add	r7, sp, #0
 80032b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bc80      	pop	{r7}
 80032be:	4770      	bx	lr

080032c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bc80      	pop	{r7}
 80032d0:	4770      	bx	lr
	...

080032d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b085      	sub	sp, #20
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a25      	ldr	r2, [pc, #148]	; (800337c <TIM_Base_SetConfig+0xa8>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d007      	beq.n	80032fc <TIM_Base_SetConfig+0x28>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032f2:	d003      	beq.n	80032fc <TIM_Base_SetConfig+0x28>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a22      	ldr	r2, [pc, #136]	; (8003380 <TIM_Base_SetConfig+0xac>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d108      	bne.n	800330e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003302:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a1a      	ldr	r2, [pc, #104]	; (800337c <TIM_Base_SetConfig+0xa8>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d007      	beq.n	8003326 <TIM_Base_SetConfig+0x52>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800331c:	d003      	beq.n	8003326 <TIM_Base_SetConfig+0x52>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a17      	ldr	r2, [pc, #92]	; (8003380 <TIM_Base_SetConfig+0xac>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d108      	bne.n	8003338 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800332c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	68db      	ldr	r3, [r3, #12]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	4313      	orrs	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	4313      	orrs	r3, r2
 8003344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a07      	ldr	r2, [pc, #28]	; (800337c <TIM_Base_SetConfig+0xa8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d103      	bne.n	800336c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	691a      	ldr	r2, [r3, #16]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	615a      	str	r2, [r3, #20]
}
 8003372:	bf00      	nop
 8003374:	3714      	adds	r7, #20
 8003376:	46bd      	mov	sp, r7
 8003378:	bc80      	pop	{r7}
 800337a:	4770      	bx	lr
 800337c:	40012c00 	.word	0x40012c00
 8003380:	40000400 	.word	0x40000400

08003384 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003384:	b480      	push	{r7}
 8003386:	b087      	sub	sp, #28
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6a1b      	ldr	r3, [r3, #32]
 800339a:	f023 0201 	bic.w	r2, r3, #1
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80033ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	f023 030a 	bic.w	r3, r3, #10
 80033c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	621a      	str	r2, [r3, #32]
}
 80033d6:	bf00      	nop
 80033d8:	371c      	adds	r7, #28
 80033da:	46bd      	mov	sp, r7
 80033dc:	bc80      	pop	{r7}
 80033de:	4770      	bx	lr

080033e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b087      	sub	sp, #28
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6a1b      	ldr	r3, [r3, #32]
 80033f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6a1b      	ldr	r3, [r3, #32]
 80033f6:	f023 0210 	bic.w	r2, r3, #16
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800340a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	031b      	lsls	r3, r3, #12
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	4313      	orrs	r3, r2
 8003414:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800341c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	621a      	str	r2, [r3, #32]
}
 8003434:	bf00      	nop
 8003436:	371c      	adds	r7, #28
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr

0800343e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800343e:	b480      	push	{r7}
 8003440:	b085      	sub	sp, #20
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
 8003446:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003454:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	4313      	orrs	r3, r2
 800345c:	f043 0307 	orr.w	r3, r3, #7
 8003460:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68fa      	ldr	r2, [r7, #12]
 8003466:	609a      	str	r2, [r3, #8]
}
 8003468:	bf00      	nop
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	bc80      	pop	{r7}
 8003470:	4770      	bx	lr

08003472 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003472:	b480      	push	{r7}
 8003474:	b087      	sub	sp, #28
 8003476:	af00      	add	r7, sp, #0
 8003478:	60f8      	str	r0, [r7, #12]
 800347a:	60b9      	str	r1, [r7, #8]
 800347c:	607a      	str	r2, [r7, #4]
 800347e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800348c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	021a      	lsls	r2, r3, #8
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	431a      	orrs	r2, r3
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	4313      	orrs	r3, r2
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	4313      	orrs	r3, r2
 800349e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	609a      	str	r2, [r3, #8]
}
 80034a6:	bf00      	nop
 80034a8:	371c      	adds	r7, #28
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bc80      	pop	{r7}
 80034ae:	4770      	bx	lr

080034b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b085      	sub	sp, #20
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d101      	bne.n	80034c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034c4:	2302      	movs	r3, #2
 80034c6:	e041      	b.n	800354c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68fa      	ldr	r2, [r7, #12]
 8003500:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a14      	ldr	r2, [pc, #80]	; (8003558 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d009      	beq.n	8003520 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003514:	d004      	beq.n	8003520 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a10      	ldr	r2, [pc, #64]	; (800355c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d10c      	bne.n	800353a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003526:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	68ba      	ldr	r2, [r7, #8]
 800352e:	4313      	orrs	r3, r2
 8003530:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2201      	movs	r2, #1
 800353e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	3714      	adds	r7, #20
 8003550:	46bd      	mov	sp, r7
 8003552:	bc80      	pop	{r7}
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	40012c00 	.word	0x40012c00
 800355c:	40000400 	.word	0x40000400

08003560 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003560:	b480      	push	{r7}
 8003562:	b083      	sub	sp, #12
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	bc80      	pop	{r7}
 8003570:	4770      	bx	lr

08003572 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003572:	b480      	push	{r7}
 8003574:	b083      	sub	sp, #12
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800357a:	bf00      	nop
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr

08003584 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e042      	b.n	800361c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d106      	bne.n	80035b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f7fe fb00 	bl	8001bb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2224      	movs	r2, #36	; 0x24
 80035b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68da      	ldr	r2, [r3, #12]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 fd71 	bl	80040b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	691a      	ldr	r2, [r3, #16]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	695a      	ldr	r2, [r3, #20]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2220      	movs	r2, #32
 8003608:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2220      	movs	r2, #32
 8003610:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800361a:	2300      	movs	r3, #0
}
 800361c:	4618      	mov	r0, r3
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b08a      	sub	sp, #40	; 0x28
 8003628:	af02      	add	r7, sp, #8
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	603b      	str	r3, [r7, #0]
 8003630:	4613      	mov	r3, r2
 8003632:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800363e:	b2db      	uxtb	r3, r3
 8003640:	2b20      	cmp	r3, #32
 8003642:	d16d      	bne.n	8003720 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d002      	beq.n	8003650 <HAL_UART_Transmit+0x2c>
 800364a:	88fb      	ldrh	r3, [r7, #6]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e066      	b.n	8003722 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2221      	movs	r2, #33	; 0x21
 800365e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003662:	f7fe fbed 	bl	8001e40 <HAL_GetTick>
 8003666:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	88fa      	ldrh	r2, [r7, #6]
 800366c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	88fa      	ldrh	r2, [r7, #6]
 8003672:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800367c:	d108      	bne.n	8003690 <HAL_UART_Transmit+0x6c>
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d104      	bne.n	8003690 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003686:	2300      	movs	r3, #0
 8003688:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	61bb      	str	r3, [r7, #24]
 800368e:	e003      	b.n	8003698 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003694:	2300      	movs	r3, #0
 8003696:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003698:	e02a      	b.n	80036f0 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	9300      	str	r3, [sp, #0]
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2200      	movs	r2, #0
 80036a2:	2180      	movs	r1, #128	; 0x80
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f000 faf9 	bl	8003c9c <UART_WaitOnFlagUntilTimeout>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e036      	b.n	8003722 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10b      	bne.n	80036d2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	881b      	ldrh	r3, [r3, #0]
 80036be:	461a      	mov	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	3302      	adds	r3, #2
 80036ce:	61bb      	str	r3, [r7, #24]
 80036d0:	e007      	b.n	80036e2 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	781a      	ldrb	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	3301      	adds	r3, #1
 80036e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036e6:	b29b      	uxth	r3, r3
 80036e8:	3b01      	subs	r3, #1
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d1cf      	bne.n	800369a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2200      	movs	r2, #0
 8003702:	2140      	movs	r1, #64	; 0x40
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f000 fac9 	bl	8003c9c <UART_WaitOnFlagUntilTimeout>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e006      	b.n	8003722 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800371c:	2300      	movs	r3, #0
 800371e:	e000      	b.n	8003722 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003720:	2302      	movs	r3, #2
  }
}
 8003722:	4618      	mov	r0, r3
 8003724:	3720      	adds	r7, #32
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
	...

0800372c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b0ba      	sub	sp, #232	; 0xe8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003752:	2300      	movs	r3, #0
 8003754:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003758:	2300      	movs	r3, #0
 800375a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800375e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003762:	f003 030f 	and.w	r3, r3, #15
 8003766:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800376a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800376e:	2b00      	cmp	r3, #0
 8003770:	d10f      	bne.n	8003792 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003776:	f003 0320 	and.w	r3, r3, #32
 800377a:	2b00      	cmp	r3, #0
 800377c:	d009      	beq.n	8003792 <HAL_UART_IRQHandler+0x66>
 800377e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 fbd1 	bl	8003f32 <UART_Receive_IT>
      return;
 8003790:	e25b      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003792:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003796:	2b00      	cmp	r3, #0
 8003798:	f000 80de 	beq.w	8003958 <HAL_UART_IRQHandler+0x22c>
 800379c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d106      	bne.n	80037b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80037a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f000 80d1 	beq.w	8003958 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80037b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00b      	beq.n	80037da <HAL_UART_IRQHandler+0xae>
 80037c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d005      	beq.n	80037da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d2:	f043 0201 	orr.w	r2, r3, #1
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00b      	beq.n	80037fe <HAL_UART_IRQHandler+0xd2>
 80037e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d005      	beq.n	80037fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f6:	f043 0202 	orr.w	r2, r3, #2
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00b      	beq.n	8003822 <HAL_UART_IRQHandler+0xf6>
 800380a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d005      	beq.n	8003822 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381a:	f043 0204 	orr.w	r2, r3, #4
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003822:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003826:	f003 0308 	and.w	r3, r3, #8
 800382a:	2b00      	cmp	r3, #0
 800382c:	d011      	beq.n	8003852 <HAL_UART_IRQHandler+0x126>
 800382e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003832:	f003 0320 	and.w	r3, r3, #32
 8003836:	2b00      	cmp	r3, #0
 8003838:	d105      	bne.n	8003846 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800383a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800383e:	f003 0301 	and.w	r3, r3, #1
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384a:	f043 0208 	orr.w	r2, r3, #8
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 81f2 	beq.w	8003c40 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800385c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003860:	f003 0320 	and.w	r3, r3, #32
 8003864:	2b00      	cmp	r3, #0
 8003866:	d008      	beq.n	800387a <HAL_UART_IRQHandler+0x14e>
 8003868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800386c:	f003 0320 	and.w	r3, r3, #32
 8003870:	2b00      	cmp	r3, #0
 8003872:	d002      	beq.n	800387a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f000 fb5c 	bl	8003f32 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003884:	2b00      	cmp	r3, #0
 8003886:	bf14      	ite	ne
 8003888:	2301      	movne	r3, #1
 800388a:	2300      	moveq	r3, #0
 800388c:	b2db      	uxtb	r3, r3
 800388e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	2b00      	cmp	r3, #0
 800389c:	d103      	bne.n	80038a6 <HAL_UART_IRQHandler+0x17a>
 800389e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d04f      	beq.n	8003946 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 fa66 	bl	8003d78 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d041      	beq.n	800393e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	3314      	adds	r3, #20
 80038c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80038c8:	e853 3f00 	ldrex	r3, [r3]
 80038cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80038d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80038d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	3314      	adds	r3, #20
 80038e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80038e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80038ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80038f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80038f6:	e841 2300 	strex	r3, r2, [r1]
 80038fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80038fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1d9      	bne.n	80038ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800390a:	2b00      	cmp	r3, #0
 800390c:	d013      	beq.n	8003936 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003912:	4a7e      	ldr	r2, [pc, #504]	; (8003b0c <HAL_UART_IRQHandler+0x3e0>)
 8003914:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe fbe2 	bl	80020e4 <HAL_DMA_Abort_IT>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d016      	beq.n	8003954 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800392a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003930:	4610      	mov	r0, r2
 8003932:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003934:	e00e      	b.n	8003954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 f99c 	bl	8003c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800393c:	e00a      	b.n	8003954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f998 	bl	8003c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003944:	e006      	b.n	8003954 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f994 	bl	8003c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003952:	e175      	b.n	8003c40 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003954:	bf00      	nop
    return;
 8003956:	e173      	b.n	8003c40 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395c:	2b01      	cmp	r3, #1
 800395e:	f040 814f 	bne.w	8003c00 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003966:	f003 0310 	and.w	r3, r3, #16
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 8148 	beq.w	8003c00 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003974:	f003 0310 	and.w	r3, r3, #16
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 8141 	beq.w	8003c00 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800397e:	2300      	movs	r3, #0
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 80b6 	beq.w	8003b10 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80039b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 8145 	beq.w	8003c44 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80039be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80039c2:	429a      	cmp	r2, r3
 80039c4:	f080 813e 	bcs.w	8003c44 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80039ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	2b20      	cmp	r3, #32
 80039d8:	f000 8088 	beq.w	8003aec <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	330c      	adds	r3, #12
 80039e2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80039ea:	e853 3f00 	ldrex	r3, [r3]
 80039ee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80039f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	330c      	adds	r3, #12
 8003a04:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003a08:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a0c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a10:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003a14:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003a18:	e841 2300 	strex	r3, r2, [r1]
 8003a1c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003a20:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d1d9      	bne.n	80039dc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	3314      	adds	r3, #20
 8003a2e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a32:	e853 3f00 	ldrex	r3, [r3]
 8003a36:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003a38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a3a:	f023 0301 	bic.w	r3, r3, #1
 8003a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	3314      	adds	r3, #20
 8003a48:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003a4c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003a50:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a52:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003a54:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003a58:	e841 2300 	strex	r3, r2, [r1]
 8003a5c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003a5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1e1      	bne.n	8003a28 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	3314      	adds	r3, #20
 8003a6a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a6e:	e853 3f00 	ldrex	r3, [r3]
 8003a72:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003a74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	3314      	adds	r3, #20
 8003a84:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003a88:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003a8a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003a8e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a90:	e841 2300 	strex	r3, r2, [r1]
 8003a94:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003a96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1e3      	bne.n	8003a64 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	330c      	adds	r3, #12
 8003ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ab4:	e853 3f00 	ldrex	r3, [r3]
 8003ab8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003aba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003abc:	f023 0310 	bic.w	r3, r3, #16
 8003ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	330c      	adds	r3, #12
 8003aca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003ace:	65ba      	str	r2, [r7, #88]	; 0x58
 8003ad0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003ad4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ad6:	e841 2300 	strex	r3, r2, [r1]
 8003ada:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003adc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1e3      	bne.n	8003aaa <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fe fac1 	bl	800206e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2202      	movs	r2, #2
 8003af0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	4619      	mov	r1, r3
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 f8bf 	bl	8003c86 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b08:	e09c      	b.n	8003c44 <HAL_UART_IRQHandler+0x518>
 8003b0a:	bf00      	nop
 8003b0c:	08003e3d 	.word	0x08003e3d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f000 808e 	beq.w	8003c48 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	f000 8089 	beq.w	8003c48 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	330c      	adds	r3, #12
 8003b3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b40:	e853 3f00 	ldrex	r3, [r3]
 8003b44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	330c      	adds	r3, #12
 8003b56:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003b5a:	647a      	str	r2, [r7, #68]	; 0x44
 8003b5c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003b60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b62:	e841 2300 	strex	r3, r2, [r1]
 8003b66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003b68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1e3      	bne.n	8003b36 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3314      	adds	r3, #20
 8003b74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	e853 3f00 	ldrex	r3, [r3]
 8003b7c:	623b      	str	r3, [r7, #32]
   return(result);
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	f023 0301 	bic.w	r3, r3, #1
 8003b84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	3314      	adds	r3, #20
 8003b8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b92:	633a      	str	r2, [r7, #48]	; 0x30
 8003b94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b9a:	e841 2300 	strex	r3, r2, [r1]
 8003b9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1e3      	bne.n	8003b6e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2220      	movs	r2, #32
 8003baa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	330c      	adds	r3, #12
 8003bba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	e853 3f00 	ldrex	r3, [r3]
 8003bc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f023 0310 	bic.w	r3, r3, #16
 8003bca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	330c      	adds	r3, #12
 8003bd4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003bd8:	61fa      	str	r2, [r7, #28]
 8003bda:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bdc:	69b9      	ldr	r1, [r7, #24]
 8003bde:	69fa      	ldr	r2, [r7, #28]
 8003be0:	e841 2300 	strex	r3, r2, [r1]
 8003be4:	617b      	str	r3, [r7, #20]
   return(result);
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1e3      	bne.n	8003bb4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bf2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 f844 	bl	8003c86 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003bfe:	e023      	b.n	8003c48 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d009      	beq.n	8003c20 <HAL_UART_IRQHandler+0x4f4>
 8003c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d003      	beq.n	8003c20 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f923 	bl	8003e64 <UART_Transmit_IT>
    return;
 8003c1e:	e014      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00e      	beq.n	8003c4a <HAL_UART_IRQHandler+0x51e>
 8003c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d008      	beq.n	8003c4a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f000 f962 	bl	8003f02 <UART_EndTransmit_IT>
    return;
 8003c3e:	e004      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
    return;
 8003c40:	bf00      	nop
 8003c42:	e002      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
      return;
 8003c44:	bf00      	nop
 8003c46:	e000      	b.n	8003c4a <HAL_UART_IRQHandler+0x51e>
      return;
 8003c48:	bf00      	nop
  }
}
 8003c4a:	37e8      	adds	r7, #232	; 0xe8
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bc80      	pop	{r7}
 8003c60:	4770      	bx	lr

08003c62 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c62:	b480      	push	{r7}
 8003c64:	b083      	sub	sp, #12
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003c6a:	bf00      	nop
 8003c6c:	370c      	adds	r7, #12
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr

08003c74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bc80      	pop	{r7}
 8003c84:	4770      	bx	lr

08003c86 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
 8003c8e:	460b      	mov	r3, r1
 8003c90:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c92:	bf00      	nop
 8003c94:	370c      	adds	r7, #12
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bc80      	pop	{r7}
 8003c9a:	4770      	bx	lr

08003c9c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b090      	sub	sp, #64	; 0x40
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cac:	e050      	b.n	8003d50 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb4:	d04c      	beq.n	8003d50 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003cb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d007      	beq.n	8003ccc <UART_WaitOnFlagUntilTimeout+0x30>
 8003cbc:	f7fe f8c0 	bl	8001e40 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d241      	bcs.n	8003d50 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	330c      	adds	r3, #12
 8003cd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd6:	e853 3f00 	ldrex	r3, [r3]
 8003cda:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cde:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	330c      	adds	r3, #12
 8003cea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003cec:	637a      	str	r2, [r7, #52]	; 0x34
 8003cee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003cf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003cf4:	e841 2300 	strex	r3, r2, [r1]
 8003cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1e5      	bne.n	8003ccc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	3314      	adds	r3, #20
 8003d06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	e853 3f00 	ldrex	r3, [r3]
 8003d0e:	613b      	str	r3, [r7, #16]
   return(result);
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	f023 0301 	bic.w	r3, r3, #1
 8003d16:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	3314      	adds	r3, #20
 8003d1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d20:	623a      	str	r2, [r7, #32]
 8003d22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d24:	69f9      	ldr	r1, [r7, #28]
 8003d26:	6a3a      	ldr	r2, [r7, #32]
 8003d28:	e841 2300 	strex	r3, r2, [r1]
 8003d2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1e5      	bne.n	8003d00 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2220      	movs	r2, #32
 8003d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e00f      	b.n	8003d70 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	68ba      	ldr	r2, [r7, #8]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	bf0c      	ite	eq
 8003d60:	2301      	moveq	r3, #1
 8003d62:	2300      	movne	r3, #0
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	461a      	mov	r2, r3
 8003d68:	79fb      	ldrb	r3, [r7, #7]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d09f      	beq.n	8003cae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3740      	adds	r7, #64	; 0x40
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b095      	sub	sp, #84	; 0x54
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	330c      	adds	r3, #12
 8003d86:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d8a:	e853 3f00 	ldrex	r3, [r3]
 8003d8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d92:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	330c      	adds	r3, #12
 8003d9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003da0:	643a      	str	r2, [r7, #64]	; 0x40
 8003da2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003da6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003da8:	e841 2300 	strex	r3, r2, [r1]
 8003dac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1e5      	bne.n	8003d80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	3314      	adds	r3, #20
 8003dba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dbc:	6a3b      	ldr	r3, [r7, #32]
 8003dbe:	e853 3f00 	ldrex	r3, [r3]
 8003dc2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	f023 0301 	bic.w	r3, r3, #1
 8003dca:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	3314      	adds	r3, #20
 8003dd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dd4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003dd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ddc:	e841 2300 	strex	r3, r2, [r1]
 8003de0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1e5      	bne.n	8003db4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d119      	bne.n	8003e24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	330c      	adds	r3, #12
 8003df6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	e853 3f00 	ldrex	r3, [r3]
 8003dfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	f023 0310 	bic.w	r3, r3, #16
 8003e06:	647b      	str	r3, [r7, #68]	; 0x44
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	330c      	adds	r3, #12
 8003e0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e10:	61ba      	str	r2, [r7, #24]
 8003e12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e14:	6979      	ldr	r1, [r7, #20]
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	e841 2300 	strex	r3, r2, [r1]
 8003e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1e5      	bne.n	8003df0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2220      	movs	r2, #32
 8003e28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e32:	bf00      	nop
 8003e34:	3754      	adds	r7, #84	; 0x54
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr

08003e3c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b084      	sub	sp, #16
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f7ff ff0c 	bl	8003c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e5c:	bf00      	nop
 8003e5e:	3710      	adds	r7, #16
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	2b21      	cmp	r3, #33	; 0x21
 8003e76:	d13e      	bne.n	8003ef6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e80:	d114      	bne.n	8003eac <UART_Transmit_IT+0x48>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d110      	bne.n	8003eac <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	881b      	ldrh	r3, [r3, #0]
 8003e94:	461a      	mov	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e9e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	1c9a      	adds	r2, r3, #2
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	621a      	str	r2, [r3, #32]
 8003eaa:	e008      	b.n	8003ebe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	1c59      	adds	r1, r3, #1
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	6211      	str	r1, [r2, #32]
 8003eb6:	781a      	ldrb	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29b      	uxth	r3, r3
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	4619      	mov	r1, r3
 8003ecc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10f      	bne.n	8003ef2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68da      	ldr	r2, [r3, #12]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ee0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68da      	ldr	r2, [r3, #12]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ef0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	e000      	b.n	8003ef8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ef6:	2302      	movs	r3, #2
  }
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3714      	adds	r7, #20
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr

08003f02 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68da      	ldr	r2, [r3, #12]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f18:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7ff fe94 	bl	8003c50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b08c      	sub	sp, #48	; 0x30
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b22      	cmp	r3, #34	; 0x22
 8003f44:	f040 80ae 	bne.w	80040a4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f50:	d117      	bne.n	8003f82 <UART_Receive_IT+0x50>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d113      	bne.n	8003f82 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f62:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f74:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f7a:	1c9a      	adds	r2, r3, #2
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	629a      	str	r2, [r3, #40]	; 0x28
 8003f80:	e026      	b.n	8003fd0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f86:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f94:	d007      	beq.n	8003fa6 <UART_Receive_IT+0x74>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10a      	bne.n	8003fb4 <UART_Receive_IT+0x82>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d106      	bne.n	8003fb4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	b2da      	uxtb	r2, r3
 8003fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fb0:	701a      	strb	r2, [r3, #0]
 8003fb2:	e008      	b.n	8003fc6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fc0:	b2da      	uxtb	r2, r3
 8003fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fc4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fca:	1c5a      	adds	r2, r3, #1
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	4619      	mov	r1, r3
 8003fde:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d15d      	bne.n	80040a0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	68da      	ldr	r2, [r3, #12]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 0220 	bic.w	r2, r2, #32
 8003ff2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68da      	ldr	r2, [r3, #12]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004002:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	695a      	ldr	r2, [r3, #20]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0201 	bic.w	r2, r2, #1
 8004012:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2220      	movs	r2, #32
 8004018:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004026:	2b01      	cmp	r3, #1
 8004028:	d135      	bne.n	8004096 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	330c      	adds	r3, #12
 8004036:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	e853 3f00 	ldrex	r3, [r3]
 800403e:	613b      	str	r3, [r7, #16]
   return(result);
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	f023 0310 	bic.w	r3, r3, #16
 8004046:	627b      	str	r3, [r7, #36]	; 0x24
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	330c      	adds	r3, #12
 800404e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004050:	623a      	str	r2, [r7, #32]
 8004052:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004054:	69f9      	ldr	r1, [r7, #28]
 8004056:	6a3a      	ldr	r2, [r7, #32]
 8004058:	e841 2300 	strex	r3, r2, [r1]
 800405c:	61bb      	str	r3, [r7, #24]
   return(result);
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1e5      	bne.n	8004030 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0310 	and.w	r3, r3, #16
 800406e:	2b10      	cmp	r3, #16
 8004070:	d10a      	bne.n	8004088 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004072:	2300      	movs	r3, #0
 8004074:	60fb      	str	r3, [r7, #12]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	60fb      	str	r3, [r7, #12]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	60fb      	str	r3, [r7, #12]
 8004086:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800408c:	4619      	mov	r1, r3
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f7ff fdf9 	bl	8003c86 <HAL_UARTEx_RxEventCallback>
 8004094:	e002      	b.n	800409c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f7ff fde3 	bl	8003c62 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800409c:	2300      	movs	r3, #0
 800409e:	e002      	b.n	80040a6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	e000      	b.n	80040a6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040a4:	2302      	movs	r3, #2
  }
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3730      	adds	r7, #48	; 0x30
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
	...

080040b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	68da      	ldr	r2, [r3, #12]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	431a      	orrs	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	4313      	orrs	r3, r2
 80040de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80040ea:	f023 030c 	bic.w	r3, r3, #12
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6812      	ldr	r2, [r2, #0]
 80040f2:	68b9      	ldr	r1, [r7, #8]
 80040f4:	430b      	orrs	r3, r1
 80040f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	699a      	ldr	r2, [r3, #24]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	430a      	orrs	r2, r1
 800410c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a2c      	ldr	r2, [pc, #176]	; (80041c4 <UART_SetConfig+0x114>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d103      	bne.n	8004120 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004118:	f7fe fe1a 	bl	8002d50 <HAL_RCC_GetPCLK2Freq>
 800411c:	60f8      	str	r0, [r7, #12]
 800411e:	e002      	b.n	8004126 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004120:	f7fe fe02 	bl	8002d28 <HAL_RCC_GetPCLK1Freq>
 8004124:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	4613      	mov	r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	4413      	add	r3, r2
 800412e:	009a      	lsls	r2, r3, #2
 8004130:	441a      	add	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	fbb2 f3f3 	udiv	r3, r2, r3
 800413c:	4a22      	ldr	r2, [pc, #136]	; (80041c8 <UART_SetConfig+0x118>)
 800413e:	fba2 2303 	umull	r2, r3, r2, r3
 8004142:	095b      	lsrs	r3, r3, #5
 8004144:	0119      	lsls	r1, r3, #4
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	4613      	mov	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	4413      	add	r3, r2
 800414e:	009a      	lsls	r2, r3, #2
 8004150:	441a      	add	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	fbb2 f2f3 	udiv	r2, r2, r3
 800415c:	4b1a      	ldr	r3, [pc, #104]	; (80041c8 <UART_SetConfig+0x118>)
 800415e:	fba3 0302 	umull	r0, r3, r3, r2
 8004162:	095b      	lsrs	r3, r3, #5
 8004164:	2064      	movs	r0, #100	; 0x64
 8004166:	fb00 f303 	mul.w	r3, r0, r3
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	011b      	lsls	r3, r3, #4
 800416e:	3332      	adds	r3, #50	; 0x32
 8004170:	4a15      	ldr	r2, [pc, #84]	; (80041c8 <UART_SetConfig+0x118>)
 8004172:	fba2 2303 	umull	r2, r3, r2, r3
 8004176:	095b      	lsrs	r3, r3, #5
 8004178:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800417c:	4419      	add	r1, r3
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	4613      	mov	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	009a      	lsls	r2, r3, #2
 8004188:	441a      	add	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	fbb2 f2f3 	udiv	r2, r2, r3
 8004194:	4b0c      	ldr	r3, [pc, #48]	; (80041c8 <UART_SetConfig+0x118>)
 8004196:	fba3 0302 	umull	r0, r3, r3, r2
 800419a:	095b      	lsrs	r3, r3, #5
 800419c:	2064      	movs	r0, #100	; 0x64
 800419e:	fb00 f303 	mul.w	r3, r0, r3
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	3332      	adds	r3, #50	; 0x32
 80041a8:	4a07      	ldr	r2, [pc, #28]	; (80041c8 <UART_SetConfig+0x118>)
 80041aa:	fba2 2303 	umull	r2, r3, r2, r3
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	f003 020f 	and.w	r2, r3, #15
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	440a      	add	r2, r1
 80041ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80041bc:	bf00      	nop
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	40013800 	.word	0x40013800
 80041c8:	51eb851f 	.word	0x51eb851f

080041cc <siprintf>:
 80041cc:	b40e      	push	{r1, r2, r3}
 80041ce:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80041d2:	b500      	push	{lr}
 80041d4:	b09c      	sub	sp, #112	; 0x70
 80041d6:	ab1d      	add	r3, sp, #116	; 0x74
 80041d8:	9002      	str	r0, [sp, #8]
 80041da:	9006      	str	r0, [sp, #24]
 80041dc:	9107      	str	r1, [sp, #28]
 80041de:	9104      	str	r1, [sp, #16]
 80041e0:	4808      	ldr	r0, [pc, #32]	; (8004204 <siprintf+0x38>)
 80041e2:	4909      	ldr	r1, [pc, #36]	; (8004208 <siprintf+0x3c>)
 80041e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80041e8:	9105      	str	r1, [sp, #20]
 80041ea:	6800      	ldr	r0, [r0, #0]
 80041ec:	a902      	add	r1, sp, #8
 80041ee:	9301      	str	r3, [sp, #4]
 80041f0:	f000 f98e 	bl	8004510 <_svfiprintf_r>
 80041f4:	2200      	movs	r2, #0
 80041f6:	9b02      	ldr	r3, [sp, #8]
 80041f8:	701a      	strb	r2, [r3, #0]
 80041fa:	b01c      	add	sp, #112	; 0x70
 80041fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8004200:	b003      	add	sp, #12
 8004202:	4770      	bx	lr
 8004204:	200000a4 	.word	0x200000a4
 8004208:	ffff0208 	.word	0xffff0208

0800420c <memset>:
 800420c:	4603      	mov	r3, r0
 800420e:	4402      	add	r2, r0
 8004210:	4293      	cmp	r3, r2
 8004212:	d100      	bne.n	8004216 <memset+0xa>
 8004214:	4770      	bx	lr
 8004216:	f803 1b01 	strb.w	r1, [r3], #1
 800421a:	e7f9      	b.n	8004210 <memset+0x4>

0800421c <__errno>:
 800421c:	4b01      	ldr	r3, [pc, #4]	; (8004224 <__errno+0x8>)
 800421e:	6818      	ldr	r0, [r3, #0]
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	200000a4 	.word	0x200000a4

08004228 <__libc_init_array>:
 8004228:	b570      	push	{r4, r5, r6, lr}
 800422a:	2600      	movs	r6, #0
 800422c:	4d0c      	ldr	r5, [pc, #48]	; (8004260 <__libc_init_array+0x38>)
 800422e:	4c0d      	ldr	r4, [pc, #52]	; (8004264 <__libc_init_array+0x3c>)
 8004230:	1b64      	subs	r4, r4, r5
 8004232:	10a4      	asrs	r4, r4, #2
 8004234:	42a6      	cmp	r6, r4
 8004236:	d109      	bne.n	800424c <__libc_init_array+0x24>
 8004238:	f000 fc7a 	bl	8004b30 <_init>
 800423c:	2600      	movs	r6, #0
 800423e:	4d0a      	ldr	r5, [pc, #40]	; (8004268 <__libc_init_array+0x40>)
 8004240:	4c0a      	ldr	r4, [pc, #40]	; (800426c <__libc_init_array+0x44>)
 8004242:	1b64      	subs	r4, r4, r5
 8004244:	10a4      	asrs	r4, r4, #2
 8004246:	42a6      	cmp	r6, r4
 8004248:	d105      	bne.n	8004256 <__libc_init_array+0x2e>
 800424a:	bd70      	pop	{r4, r5, r6, pc}
 800424c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004250:	4798      	blx	r3
 8004252:	3601      	adds	r6, #1
 8004254:	e7ee      	b.n	8004234 <__libc_init_array+0xc>
 8004256:	f855 3b04 	ldr.w	r3, [r5], #4
 800425a:	4798      	blx	r3
 800425c:	3601      	adds	r6, #1
 800425e:	e7f2      	b.n	8004246 <__libc_init_array+0x1e>
 8004260:	08004bc4 	.word	0x08004bc4
 8004264:	08004bc4 	.word	0x08004bc4
 8004268:	08004bc4 	.word	0x08004bc4
 800426c:	08004bc8 	.word	0x08004bc8

08004270 <__retarget_lock_acquire_recursive>:
 8004270:	4770      	bx	lr

08004272 <__retarget_lock_release_recursive>:
 8004272:	4770      	bx	lr

08004274 <_free_r>:
 8004274:	b538      	push	{r3, r4, r5, lr}
 8004276:	4605      	mov	r5, r0
 8004278:	2900      	cmp	r1, #0
 800427a:	d040      	beq.n	80042fe <_free_r+0x8a>
 800427c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004280:	1f0c      	subs	r4, r1, #4
 8004282:	2b00      	cmp	r3, #0
 8004284:	bfb8      	it	lt
 8004286:	18e4      	addlt	r4, r4, r3
 8004288:	f000 f8dc 	bl	8004444 <__malloc_lock>
 800428c:	4a1c      	ldr	r2, [pc, #112]	; (8004300 <_free_r+0x8c>)
 800428e:	6813      	ldr	r3, [r2, #0]
 8004290:	b933      	cbnz	r3, 80042a0 <_free_r+0x2c>
 8004292:	6063      	str	r3, [r4, #4]
 8004294:	6014      	str	r4, [r2, #0]
 8004296:	4628      	mov	r0, r5
 8004298:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800429c:	f000 b8d8 	b.w	8004450 <__malloc_unlock>
 80042a0:	42a3      	cmp	r3, r4
 80042a2:	d908      	bls.n	80042b6 <_free_r+0x42>
 80042a4:	6820      	ldr	r0, [r4, #0]
 80042a6:	1821      	adds	r1, r4, r0
 80042a8:	428b      	cmp	r3, r1
 80042aa:	bf01      	itttt	eq
 80042ac:	6819      	ldreq	r1, [r3, #0]
 80042ae:	685b      	ldreq	r3, [r3, #4]
 80042b0:	1809      	addeq	r1, r1, r0
 80042b2:	6021      	streq	r1, [r4, #0]
 80042b4:	e7ed      	b.n	8004292 <_free_r+0x1e>
 80042b6:	461a      	mov	r2, r3
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	b10b      	cbz	r3, 80042c0 <_free_r+0x4c>
 80042bc:	42a3      	cmp	r3, r4
 80042be:	d9fa      	bls.n	80042b6 <_free_r+0x42>
 80042c0:	6811      	ldr	r1, [r2, #0]
 80042c2:	1850      	adds	r0, r2, r1
 80042c4:	42a0      	cmp	r0, r4
 80042c6:	d10b      	bne.n	80042e0 <_free_r+0x6c>
 80042c8:	6820      	ldr	r0, [r4, #0]
 80042ca:	4401      	add	r1, r0
 80042cc:	1850      	adds	r0, r2, r1
 80042ce:	4283      	cmp	r3, r0
 80042d0:	6011      	str	r1, [r2, #0]
 80042d2:	d1e0      	bne.n	8004296 <_free_r+0x22>
 80042d4:	6818      	ldr	r0, [r3, #0]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	4408      	add	r0, r1
 80042da:	6010      	str	r0, [r2, #0]
 80042dc:	6053      	str	r3, [r2, #4]
 80042de:	e7da      	b.n	8004296 <_free_r+0x22>
 80042e0:	d902      	bls.n	80042e8 <_free_r+0x74>
 80042e2:	230c      	movs	r3, #12
 80042e4:	602b      	str	r3, [r5, #0]
 80042e6:	e7d6      	b.n	8004296 <_free_r+0x22>
 80042e8:	6820      	ldr	r0, [r4, #0]
 80042ea:	1821      	adds	r1, r4, r0
 80042ec:	428b      	cmp	r3, r1
 80042ee:	bf01      	itttt	eq
 80042f0:	6819      	ldreq	r1, [r3, #0]
 80042f2:	685b      	ldreq	r3, [r3, #4]
 80042f4:	1809      	addeq	r1, r1, r0
 80042f6:	6021      	streq	r1, [r4, #0]
 80042f8:	6063      	str	r3, [r4, #4]
 80042fa:	6054      	str	r4, [r2, #4]
 80042fc:	e7cb      	b.n	8004296 <_free_r+0x22>
 80042fe:	bd38      	pop	{r3, r4, r5, pc}
 8004300:	20000380 	.word	0x20000380

08004304 <sbrk_aligned>:
 8004304:	b570      	push	{r4, r5, r6, lr}
 8004306:	4e0e      	ldr	r6, [pc, #56]	; (8004340 <sbrk_aligned+0x3c>)
 8004308:	460c      	mov	r4, r1
 800430a:	6831      	ldr	r1, [r6, #0]
 800430c:	4605      	mov	r5, r0
 800430e:	b911      	cbnz	r1, 8004316 <sbrk_aligned+0x12>
 8004310:	f000 fbaa 	bl	8004a68 <_sbrk_r>
 8004314:	6030      	str	r0, [r6, #0]
 8004316:	4621      	mov	r1, r4
 8004318:	4628      	mov	r0, r5
 800431a:	f000 fba5 	bl	8004a68 <_sbrk_r>
 800431e:	1c43      	adds	r3, r0, #1
 8004320:	d00a      	beq.n	8004338 <sbrk_aligned+0x34>
 8004322:	1cc4      	adds	r4, r0, #3
 8004324:	f024 0403 	bic.w	r4, r4, #3
 8004328:	42a0      	cmp	r0, r4
 800432a:	d007      	beq.n	800433c <sbrk_aligned+0x38>
 800432c:	1a21      	subs	r1, r4, r0
 800432e:	4628      	mov	r0, r5
 8004330:	f000 fb9a 	bl	8004a68 <_sbrk_r>
 8004334:	3001      	adds	r0, #1
 8004336:	d101      	bne.n	800433c <sbrk_aligned+0x38>
 8004338:	f04f 34ff 	mov.w	r4, #4294967295
 800433c:	4620      	mov	r0, r4
 800433e:	bd70      	pop	{r4, r5, r6, pc}
 8004340:	20000384 	.word	0x20000384

08004344 <_malloc_r>:
 8004344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004348:	1ccd      	adds	r5, r1, #3
 800434a:	f025 0503 	bic.w	r5, r5, #3
 800434e:	3508      	adds	r5, #8
 8004350:	2d0c      	cmp	r5, #12
 8004352:	bf38      	it	cc
 8004354:	250c      	movcc	r5, #12
 8004356:	2d00      	cmp	r5, #0
 8004358:	4607      	mov	r7, r0
 800435a:	db01      	blt.n	8004360 <_malloc_r+0x1c>
 800435c:	42a9      	cmp	r1, r5
 800435e:	d905      	bls.n	800436c <_malloc_r+0x28>
 8004360:	230c      	movs	r3, #12
 8004362:	2600      	movs	r6, #0
 8004364:	603b      	str	r3, [r7, #0]
 8004366:	4630      	mov	r0, r6
 8004368:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800436c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004440 <_malloc_r+0xfc>
 8004370:	f000 f868 	bl	8004444 <__malloc_lock>
 8004374:	f8d8 3000 	ldr.w	r3, [r8]
 8004378:	461c      	mov	r4, r3
 800437a:	bb5c      	cbnz	r4, 80043d4 <_malloc_r+0x90>
 800437c:	4629      	mov	r1, r5
 800437e:	4638      	mov	r0, r7
 8004380:	f7ff ffc0 	bl	8004304 <sbrk_aligned>
 8004384:	1c43      	adds	r3, r0, #1
 8004386:	4604      	mov	r4, r0
 8004388:	d155      	bne.n	8004436 <_malloc_r+0xf2>
 800438a:	f8d8 4000 	ldr.w	r4, [r8]
 800438e:	4626      	mov	r6, r4
 8004390:	2e00      	cmp	r6, #0
 8004392:	d145      	bne.n	8004420 <_malloc_r+0xdc>
 8004394:	2c00      	cmp	r4, #0
 8004396:	d048      	beq.n	800442a <_malloc_r+0xe6>
 8004398:	6823      	ldr	r3, [r4, #0]
 800439a:	4631      	mov	r1, r6
 800439c:	4638      	mov	r0, r7
 800439e:	eb04 0903 	add.w	r9, r4, r3
 80043a2:	f000 fb61 	bl	8004a68 <_sbrk_r>
 80043a6:	4581      	cmp	r9, r0
 80043a8:	d13f      	bne.n	800442a <_malloc_r+0xe6>
 80043aa:	6821      	ldr	r1, [r4, #0]
 80043ac:	4638      	mov	r0, r7
 80043ae:	1a6d      	subs	r5, r5, r1
 80043b0:	4629      	mov	r1, r5
 80043b2:	f7ff ffa7 	bl	8004304 <sbrk_aligned>
 80043b6:	3001      	adds	r0, #1
 80043b8:	d037      	beq.n	800442a <_malloc_r+0xe6>
 80043ba:	6823      	ldr	r3, [r4, #0]
 80043bc:	442b      	add	r3, r5
 80043be:	6023      	str	r3, [r4, #0]
 80043c0:	f8d8 3000 	ldr.w	r3, [r8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d038      	beq.n	800443a <_malloc_r+0xf6>
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	42a2      	cmp	r2, r4
 80043cc:	d12b      	bne.n	8004426 <_malloc_r+0xe2>
 80043ce:	2200      	movs	r2, #0
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	e00f      	b.n	80043f4 <_malloc_r+0xb0>
 80043d4:	6822      	ldr	r2, [r4, #0]
 80043d6:	1b52      	subs	r2, r2, r5
 80043d8:	d41f      	bmi.n	800441a <_malloc_r+0xd6>
 80043da:	2a0b      	cmp	r2, #11
 80043dc:	d917      	bls.n	800440e <_malloc_r+0xca>
 80043de:	1961      	adds	r1, r4, r5
 80043e0:	42a3      	cmp	r3, r4
 80043e2:	6025      	str	r5, [r4, #0]
 80043e4:	bf18      	it	ne
 80043e6:	6059      	strne	r1, [r3, #4]
 80043e8:	6863      	ldr	r3, [r4, #4]
 80043ea:	bf08      	it	eq
 80043ec:	f8c8 1000 	streq.w	r1, [r8]
 80043f0:	5162      	str	r2, [r4, r5]
 80043f2:	604b      	str	r3, [r1, #4]
 80043f4:	4638      	mov	r0, r7
 80043f6:	f104 060b 	add.w	r6, r4, #11
 80043fa:	f000 f829 	bl	8004450 <__malloc_unlock>
 80043fe:	f026 0607 	bic.w	r6, r6, #7
 8004402:	1d23      	adds	r3, r4, #4
 8004404:	1af2      	subs	r2, r6, r3
 8004406:	d0ae      	beq.n	8004366 <_malloc_r+0x22>
 8004408:	1b9b      	subs	r3, r3, r6
 800440a:	50a3      	str	r3, [r4, r2]
 800440c:	e7ab      	b.n	8004366 <_malloc_r+0x22>
 800440e:	42a3      	cmp	r3, r4
 8004410:	6862      	ldr	r2, [r4, #4]
 8004412:	d1dd      	bne.n	80043d0 <_malloc_r+0x8c>
 8004414:	f8c8 2000 	str.w	r2, [r8]
 8004418:	e7ec      	b.n	80043f4 <_malloc_r+0xb0>
 800441a:	4623      	mov	r3, r4
 800441c:	6864      	ldr	r4, [r4, #4]
 800441e:	e7ac      	b.n	800437a <_malloc_r+0x36>
 8004420:	4634      	mov	r4, r6
 8004422:	6876      	ldr	r6, [r6, #4]
 8004424:	e7b4      	b.n	8004390 <_malloc_r+0x4c>
 8004426:	4613      	mov	r3, r2
 8004428:	e7cc      	b.n	80043c4 <_malloc_r+0x80>
 800442a:	230c      	movs	r3, #12
 800442c:	4638      	mov	r0, r7
 800442e:	603b      	str	r3, [r7, #0]
 8004430:	f000 f80e 	bl	8004450 <__malloc_unlock>
 8004434:	e797      	b.n	8004366 <_malloc_r+0x22>
 8004436:	6025      	str	r5, [r4, #0]
 8004438:	e7dc      	b.n	80043f4 <_malloc_r+0xb0>
 800443a:	605b      	str	r3, [r3, #4]
 800443c:	deff      	udf	#255	; 0xff
 800443e:	bf00      	nop
 8004440:	20000380 	.word	0x20000380

08004444 <__malloc_lock>:
 8004444:	4801      	ldr	r0, [pc, #4]	; (800444c <__malloc_lock+0x8>)
 8004446:	f7ff bf13 	b.w	8004270 <__retarget_lock_acquire_recursive>
 800444a:	bf00      	nop
 800444c:	2000037c 	.word	0x2000037c

08004450 <__malloc_unlock>:
 8004450:	4801      	ldr	r0, [pc, #4]	; (8004458 <__malloc_unlock+0x8>)
 8004452:	f7ff bf0e 	b.w	8004272 <__retarget_lock_release_recursive>
 8004456:	bf00      	nop
 8004458:	2000037c 	.word	0x2000037c

0800445c <__ssputs_r>:
 800445c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004460:	461f      	mov	r7, r3
 8004462:	688e      	ldr	r6, [r1, #8]
 8004464:	4682      	mov	sl, r0
 8004466:	42be      	cmp	r6, r7
 8004468:	460c      	mov	r4, r1
 800446a:	4690      	mov	r8, r2
 800446c:	680b      	ldr	r3, [r1, #0]
 800446e:	d82c      	bhi.n	80044ca <__ssputs_r+0x6e>
 8004470:	898a      	ldrh	r2, [r1, #12]
 8004472:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004476:	d026      	beq.n	80044c6 <__ssputs_r+0x6a>
 8004478:	6965      	ldr	r5, [r4, #20]
 800447a:	6909      	ldr	r1, [r1, #16]
 800447c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004480:	eba3 0901 	sub.w	r9, r3, r1
 8004484:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004488:	1c7b      	adds	r3, r7, #1
 800448a:	444b      	add	r3, r9
 800448c:	106d      	asrs	r5, r5, #1
 800448e:	429d      	cmp	r5, r3
 8004490:	bf38      	it	cc
 8004492:	461d      	movcc	r5, r3
 8004494:	0553      	lsls	r3, r2, #21
 8004496:	d527      	bpl.n	80044e8 <__ssputs_r+0x8c>
 8004498:	4629      	mov	r1, r5
 800449a:	f7ff ff53 	bl	8004344 <_malloc_r>
 800449e:	4606      	mov	r6, r0
 80044a0:	b360      	cbz	r0, 80044fc <__ssputs_r+0xa0>
 80044a2:	464a      	mov	r2, r9
 80044a4:	6921      	ldr	r1, [r4, #16]
 80044a6:	f000 fafd 	bl	8004aa4 <memcpy>
 80044aa:	89a3      	ldrh	r3, [r4, #12]
 80044ac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80044b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044b4:	81a3      	strh	r3, [r4, #12]
 80044b6:	6126      	str	r6, [r4, #16]
 80044b8:	444e      	add	r6, r9
 80044ba:	6026      	str	r6, [r4, #0]
 80044bc:	463e      	mov	r6, r7
 80044be:	6165      	str	r5, [r4, #20]
 80044c0:	eba5 0509 	sub.w	r5, r5, r9
 80044c4:	60a5      	str	r5, [r4, #8]
 80044c6:	42be      	cmp	r6, r7
 80044c8:	d900      	bls.n	80044cc <__ssputs_r+0x70>
 80044ca:	463e      	mov	r6, r7
 80044cc:	4632      	mov	r2, r6
 80044ce:	4641      	mov	r1, r8
 80044d0:	6820      	ldr	r0, [r4, #0]
 80044d2:	f000 faaf 	bl	8004a34 <memmove>
 80044d6:	2000      	movs	r0, #0
 80044d8:	68a3      	ldr	r3, [r4, #8]
 80044da:	1b9b      	subs	r3, r3, r6
 80044dc:	60a3      	str	r3, [r4, #8]
 80044de:	6823      	ldr	r3, [r4, #0]
 80044e0:	4433      	add	r3, r6
 80044e2:	6023      	str	r3, [r4, #0]
 80044e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044e8:	462a      	mov	r2, r5
 80044ea:	f000 fae9 	bl	8004ac0 <_realloc_r>
 80044ee:	4606      	mov	r6, r0
 80044f0:	2800      	cmp	r0, #0
 80044f2:	d1e0      	bne.n	80044b6 <__ssputs_r+0x5a>
 80044f4:	4650      	mov	r0, sl
 80044f6:	6921      	ldr	r1, [r4, #16]
 80044f8:	f7ff febc 	bl	8004274 <_free_r>
 80044fc:	230c      	movs	r3, #12
 80044fe:	f8ca 3000 	str.w	r3, [sl]
 8004502:	89a3      	ldrh	r3, [r4, #12]
 8004504:	f04f 30ff 	mov.w	r0, #4294967295
 8004508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800450c:	81a3      	strh	r3, [r4, #12]
 800450e:	e7e9      	b.n	80044e4 <__ssputs_r+0x88>

08004510 <_svfiprintf_r>:
 8004510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004514:	4698      	mov	r8, r3
 8004516:	898b      	ldrh	r3, [r1, #12]
 8004518:	4607      	mov	r7, r0
 800451a:	061b      	lsls	r3, r3, #24
 800451c:	460d      	mov	r5, r1
 800451e:	4614      	mov	r4, r2
 8004520:	b09d      	sub	sp, #116	; 0x74
 8004522:	d50e      	bpl.n	8004542 <_svfiprintf_r+0x32>
 8004524:	690b      	ldr	r3, [r1, #16]
 8004526:	b963      	cbnz	r3, 8004542 <_svfiprintf_r+0x32>
 8004528:	2140      	movs	r1, #64	; 0x40
 800452a:	f7ff ff0b 	bl	8004344 <_malloc_r>
 800452e:	6028      	str	r0, [r5, #0]
 8004530:	6128      	str	r0, [r5, #16]
 8004532:	b920      	cbnz	r0, 800453e <_svfiprintf_r+0x2e>
 8004534:	230c      	movs	r3, #12
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	f04f 30ff 	mov.w	r0, #4294967295
 800453c:	e0d0      	b.n	80046e0 <_svfiprintf_r+0x1d0>
 800453e:	2340      	movs	r3, #64	; 0x40
 8004540:	616b      	str	r3, [r5, #20]
 8004542:	2300      	movs	r3, #0
 8004544:	9309      	str	r3, [sp, #36]	; 0x24
 8004546:	2320      	movs	r3, #32
 8004548:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800454c:	2330      	movs	r3, #48	; 0x30
 800454e:	f04f 0901 	mov.w	r9, #1
 8004552:	f8cd 800c 	str.w	r8, [sp, #12]
 8004556:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80046f8 <_svfiprintf_r+0x1e8>
 800455a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800455e:	4623      	mov	r3, r4
 8004560:	469a      	mov	sl, r3
 8004562:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004566:	b10a      	cbz	r2, 800456c <_svfiprintf_r+0x5c>
 8004568:	2a25      	cmp	r2, #37	; 0x25
 800456a:	d1f9      	bne.n	8004560 <_svfiprintf_r+0x50>
 800456c:	ebba 0b04 	subs.w	fp, sl, r4
 8004570:	d00b      	beq.n	800458a <_svfiprintf_r+0x7a>
 8004572:	465b      	mov	r3, fp
 8004574:	4622      	mov	r2, r4
 8004576:	4629      	mov	r1, r5
 8004578:	4638      	mov	r0, r7
 800457a:	f7ff ff6f 	bl	800445c <__ssputs_r>
 800457e:	3001      	adds	r0, #1
 8004580:	f000 80a9 	beq.w	80046d6 <_svfiprintf_r+0x1c6>
 8004584:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004586:	445a      	add	r2, fp
 8004588:	9209      	str	r2, [sp, #36]	; 0x24
 800458a:	f89a 3000 	ldrb.w	r3, [sl]
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 80a1 	beq.w	80046d6 <_svfiprintf_r+0x1c6>
 8004594:	2300      	movs	r3, #0
 8004596:	f04f 32ff 	mov.w	r2, #4294967295
 800459a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800459e:	f10a 0a01 	add.w	sl, sl, #1
 80045a2:	9304      	str	r3, [sp, #16]
 80045a4:	9307      	str	r3, [sp, #28]
 80045a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045aa:	931a      	str	r3, [sp, #104]	; 0x68
 80045ac:	4654      	mov	r4, sl
 80045ae:	2205      	movs	r2, #5
 80045b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045b4:	4850      	ldr	r0, [pc, #320]	; (80046f8 <_svfiprintf_r+0x1e8>)
 80045b6:	f000 fa67 	bl	8004a88 <memchr>
 80045ba:	9a04      	ldr	r2, [sp, #16]
 80045bc:	b9d8      	cbnz	r0, 80045f6 <_svfiprintf_r+0xe6>
 80045be:	06d0      	lsls	r0, r2, #27
 80045c0:	bf44      	itt	mi
 80045c2:	2320      	movmi	r3, #32
 80045c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045c8:	0711      	lsls	r1, r2, #28
 80045ca:	bf44      	itt	mi
 80045cc:	232b      	movmi	r3, #43	; 0x2b
 80045ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045d2:	f89a 3000 	ldrb.w	r3, [sl]
 80045d6:	2b2a      	cmp	r3, #42	; 0x2a
 80045d8:	d015      	beq.n	8004606 <_svfiprintf_r+0xf6>
 80045da:	4654      	mov	r4, sl
 80045dc:	2000      	movs	r0, #0
 80045de:	f04f 0c0a 	mov.w	ip, #10
 80045e2:	9a07      	ldr	r2, [sp, #28]
 80045e4:	4621      	mov	r1, r4
 80045e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045ea:	3b30      	subs	r3, #48	; 0x30
 80045ec:	2b09      	cmp	r3, #9
 80045ee:	d94d      	bls.n	800468c <_svfiprintf_r+0x17c>
 80045f0:	b1b0      	cbz	r0, 8004620 <_svfiprintf_r+0x110>
 80045f2:	9207      	str	r2, [sp, #28]
 80045f4:	e014      	b.n	8004620 <_svfiprintf_r+0x110>
 80045f6:	eba0 0308 	sub.w	r3, r0, r8
 80045fa:	fa09 f303 	lsl.w	r3, r9, r3
 80045fe:	4313      	orrs	r3, r2
 8004600:	46a2      	mov	sl, r4
 8004602:	9304      	str	r3, [sp, #16]
 8004604:	e7d2      	b.n	80045ac <_svfiprintf_r+0x9c>
 8004606:	9b03      	ldr	r3, [sp, #12]
 8004608:	1d19      	adds	r1, r3, #4
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	9103      	str	r1, [sp, #12]
 800460e:	2b00      	cmp	r3, #0
 8004610:	bfbb      	ittet	lt
 8004612:	425b      	neglt	r3, r3
 8004614:	f042 0202 	orrlt.w	r2, r2, #2
 8004618:	9307      	strge	r3, [sp, #28]
 800461a:	9307      	strlt	r3, [sp, #28]
 800461c:	bfb8      	it	lt
 800461e:	9204      	strlt	r2, [sp, #16]
 8004620:	7823      	ldrb	r3, [r4, #0]
 8004622:	2b2e      	cmp	r3, #46	; 0x2e
 8004624:	d10c      	bne.n	8004640 <_svfiprintf_r+0x130>
 8004626:	7863      	ldrb	r3, [r4, #1]
 8004628:	2b2a      	cmp	r3, #42	; 0x2a
 800462a:	d134      	bne.n	8004696 <_svfiprintf_r+0x186>
 800462c:	9b03      	ldr	r3, [sp, #12]
 800462e:	3402      	adds	r4, #2
 8004630:	1d1a      	adds	r2, r3, #4
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	9203      	str	r2, [sp, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	bfb8      	it	lt
 800463a:	f04f 33ff 	movlt.w	r3, #4294967295
 800463e:	9305      	str	r3, [sp, #20]
 8004640:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80046fc <_svfiprintf_r+0x1ec>
 8004644:	2203      	movs	r2, #3
 8004646:	4650      	mov	r0, sl
 8004648:	7821      	ldrb	r1, [r4, #0]
 800464a:	f000 fa1d 	bl	8004a88 <memchr>
 800464e:	b138      	cbz	r0, 8004660 <_svfiprintf_r+0x150>
 8004650:	2240      	movs	r2, #64	; 0x40
 8004652:	9b04      	ldr	r3, [sp, #16]
 8004654:	eba0 000a 	sub.w	r0, r0, sl
 8004658:	4082      	lsls	r2, r0
 800465a:	4313      	orrs	r3, r2
 800465c:	3401      	adds	r4, #1
 800465e:	9304      	str	r3, [sp, #16]
 8004660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004664:	2206      	movs	r2, #6
 8004666:	4826      	ldr	r0, [pc, #152]	; (8004700 <_svfiprintf_r+0x1f0>)
 8004668:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800466c:	f000 fa0c 	bl	8004a88 <memchr>
 8004670:	2800      	cmp	r0, #0
 8004672:	d038      	beq.n	80046e6 <_svfiprintf_r+0x1d6>
 8004674:	4b23      	ldr	r3, [pc, #140]	; (8004704 <_svfiprintf_r+0x1f4>)
 8004676:	bb1b      	cbnz	r3, 80046c0 <_svfiprintf_r+0x1b0>
 8004678:	9b03      	ldr	r3, [sp, #12]
 800467a:	3307      	adds	r3, #7
 800467c:	f023 0307 	bic.w	r3, r3, #7
 8004680:	3308      	adds	r3, #8
 8004682:	9303      	str	r3, [sp, #12]
 8004684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004686:	4433      	add	r3, r6
 8004688:	9309      	str	r3, [sp, #36]	; 0x24
 800468a:	e768      	b.n	800455e <_svfiprintf_r+0x4e>
 800468c:	460c      	mov	r4, r1
 800468e:	2001      	movs	r0, #1
 8004690:	fb0c 3202 	mla	r2, ip, r2, r3
 8004694:	e7a6      	b.n	80045e4 <_svfiprintf_r+0xd4>
 8004696:	2300      	movs	r3, #0
 8004698:	f04f 0c0a 	mov.w	ip, #10
 800469c:	4619      	mov	r1, r3
 800469e:	3401      	adds	r4, #1
 80046a0:	9305      	str	r3, [sp, #20]
 80046a2:	4620      	mov	r0, r4
 80046a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046a8:	3a30      	subs	r2, #48	; 0x30
 80046aa:	2a09      	cmp	r2, #9
 80046ac:	d903      	bls.n	80046b6 <_svfiprintf_r+0x1a6>
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d0c6      	beq.n	8004640 <_svfiprintf_r+0x130>
 80046b2:	9105      	str	r1, [sp, #20]
 80046b4:	e7c4      	b.n	8004640 <_svfiprintf_r+0x130>
 80046b6:	4604      	mov	r4, r0
 80046b8:	2301      	movs	r3, #1
 80046ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80046be:	e7f0      	b.n	80046a2 <_svfiprintf_r+0x192>
 80046c0:	ab03      	add	r3, sp, #12
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	462a      	mov	r2, r5
 80046c6:	4638      	mov	r0, r7
 80046c8:	4b0f      	ldr	r3, [pc, #60]	; (8004708 <_svfiprintf_r+0x1f8>)
 80046ca:	a904      	add	r1, sp, #16
 80046cc:	f3af 8000 	nop.w
 80046d0:	1c42      	adds	r2, r0, #1
 80046d2:	4606      	mov	r6, r0
 80046d4:	d1d6      	bne.n	8004684 <_svfiprintf_r+0x174>
 80046d6:	89ab      	ldrh	r3, [r5, #12]
 80046d8:	065b      	lsls	r3, r3, #25
 80046da:	f53f af2d 	bmi.w	8004538 <_svfiprintf_r+0x28>
 80046de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046e0:	b01d      	add	sp, #116	; 0x74
 80046e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e6:	ab03      	add	r3, sp, #12
 80046e8:	9300      	str	r3, [sp, #0]
 80046ea:	462a      	mov	r2, r5
 80046ec:	4638      	mov	r0, r7
 80046ee:	4b06      	ldr	r3, [pc, #24]	; (8004708 <_svfiprintf_r+0x1f8>)
 80046f0:	a904      	add	r1, sp, #16
 80046f2:	f000 f87d 	bl	80047f0 <_printf_i>
 80046f6:	e7eb      	b.n	80046d0 <_svfiprintf_r+0x1c0>
 80046f8:	08004b8e 	.word	0x08004b8e
 80046fc:	08004b94 	.word	0x08004b94
 8004700:	08004b98 	.word	0x08004b98
 8004704:	00000000 	.word	0x00000000
 8004708:	0800445d 	.word	0x0800445d

0800470c <_printf_common>:
 800470c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004710:	4616      	mov	r6, r2
 8004712:	4699      	mov	r9, r3
 8004714:	688a      	ldr	r2, [r1, #8]
 8004716:	690b      	ldr	r3, [r1, #16]
 8004718:	4607      	mov	r7, r0
 800471a:	4293      	cmp	r3, r2
 800471c:	bfb8      	it	lt
 800471e:	4613      	movlt	r3, r2
 8004720:	6033      	str	r3, [r6, #0]
 8004722:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004726:	460c      	mov	r4, r1
 8004728:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800472c:	b10a      	cbz	r2, 8004732 <_printf_common+0x26>
 800472e:	3301      	adds	r3, #1
 8004730:	6033      	str	r3, [r6, #0]
 8004732:	6823      	ldr	r3, [r4, #0]
 8004734:	0699      	lsls	r1, r3, #26
 8004736:	bf42      	ittt	mi
 8004738:	6833      	ldrmi	r3, [r6, #0]
 800473a:	3302      	addmi	r3, #2
 800473c:	6033      	strmi	r3, [r6, #0]
 800473e:	6825      	ldr	r5, [r4, #0]
 8004740:	f015 0506 	ands.w	r5, r5, #6
 8004744:	d106      	bne.n	8004754 <_printf_common+0x48>
 8004746:	f104 0a19 	add.w	sl, r4, #25
 800474a:	68e3      	ldr	r3, [r4, #12]
 800474c:	6832      	ldr	r2, [r6, #0]
 800474e:	1a9b      	subs	r3, r3, r2
 8004750:	42ab      	cmp	r3, r5
 8004752:	dc2b      	bgt.n	80047ac <_printf_common+0xa0>
 8004754:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004758:	1e13      	subs	r3, r2, #0
 800475a:	6822      	ldr	r2, [r4, #0]
 800475c:	bf18      	it	ne
 800475e:	2301      	movne	r3, #1
 8004760:	0692      	lsls	r2, r2, #26
 8004762:	d430      	bmi.n	80047c6 <_printf_common+0xba>
 8004764:	4649      	mov	r1, r9
 8004766:	4638      	mov	r0, r7
 8004768:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800476c:	47c0      	blx	r8
 800476e:	3001      	adds	r0, #1
 8004770:	d023      	beq.n	80047ba <_printf_common+0xae>
 8004772:	6823      	ldr	r3, [r4, #0]
 8004774:	6922      	ldr	r2, [r4, #16]
 8004776:	f003 0306 	and.w	r3, r3, #6
 800477a:	2b04      	cmp	r3, #4
 800477c:	bf14      	ite	ne
 800477e:	2500      	movne	r5, #0
 8004780:	6833      	ldreq	r3, [r6, #0]
 8004782:	f04f 0600 	mov.w	r6, #0
 8004786:	bf08      	it	eq
 8004788:	68e5      	ldreq	r5, [r4, #12]
 800478a:	f104 041a 	add.w	r4, r4, #26
 800478e:	bf08      	it	eq
 8004790:	1aed      	subeq	r5, r5, r3
 8004792:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004796:	bf08      	it	eq
 8004798:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800479c:	4293      	cmp	r3, r2
 800479e:	bfc4      	itt	gt
 80047a0:	1a9b      	subgt	r3, r3, r2
 80047a2:	18ed      	addgt	r5, r5, r3
 80047a4:	42b5      	cmp	r5, r6
 80047a6:	d11a      	bne.n	80047de <_printf_common+0xd2>
 80047a8:	2000      	movs	r0, #0
 80047aa:	e008      	b.n	80047be <_printf_common+0xb2>
 80047ac:	2301      	movs	r3, #1
 80047ae:	4652      	mov	r2, sl
 80047b0:	4649      	mov	r1, r9
 80047b2:	4638      	mov	r0, r7
 80047b4:	47c0      	blx	r8
 80047b6:	3001      	adds	r0, #1
 80047b8:	d103      	bne.n	80047c2 <_printf_common+0xb6>
 80047ba:	f04f 30ff 	mov.w	r0, #4294967295
 80047be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047c2:	3501      	adds	r5, #1
 80047c4:	e7c1      	b.n	800474a <_printf_common+0x3e>
 80047c6:	2030      	movs	r0, #48	; 0x30
 80047c8:	18e1      	adds	r1, r4, r3
 80047ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047ce:	1c5a      	adds	r2, r3, #1
 80047d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80047d4:	4422      	add	r2, r4
 80047d6:	3302      	adds	r3, #2
 80047d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80047dc:	e7c2      	b.n	8004764 <_printf_common+0x58>
 80047de:	2301      	movs	r3, #1
 80047e0:	4622      	mov	r2, r4
 80047e2:	4649      	mov	r1, r9
 80047e4:	4638      	mov	r0, r7
 80047e6:	47c0      	blx	r8
 80047e8:	3001      	adds	r0, #1
 80047ea:	d0e6      	beq.n	80047ba <_printf_common+0xae>
 80047ec:	3601      	adds	r6, #1
 80047ee:	e7d9      	b.n	80047a4 <_printf_common+0x98>

080047f0 <_printf_i>:
 80047f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047f4:	7e0f      	ldrb	r7, [r1, #24]
 80047f6:	4691      	mov	r9, r2
 80047f8:	2f78      	cmp	r7, #120	; 0x78
 80047fa:	4680      	mov	r8, r0
 80047fc:	460c      	mov	r4, r1
 80047fe:	469a      	mov	sl, r3
 8004800:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004802:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004806:	d807      	bhi.n	8004818 <_printf_i+0x28>
 8004808:	2f62      	cmp	r7, #98	; 0x62
 800480a:	d80a      	bhi.n	8004822 <_printf_i+0x32>
 800480c:	2f00      	cmp	r7, #0
 800480e:	f000 80d5 	beq.w	80049bc <_printf_i+0x1cc>
 8004812:	2f58      	cmp	r7, #88	; 0x58
 8004814:	f000 80c1 	beq.w	800499a <_printf_i+0x1aa>
 8004818:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800481c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004820:	e03a      	b.n	8004898 <_printf_i+0xa8>
 8004822:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004826:	2b15      	cmp	r3, #21
 8004828:	d8f6      	bhi.n	8004818 <_printf_i+0x28>
 800482a:	a101      	add	r1, pc, #4	; (adr r1, 8004830 <_printf_i+0x40>)
 800482c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004830:	08004889 	.word	0x08004889
 8004834:	0800489d 	.word	0x0800489d
 8004838:	08004819 	.word	0x08004819
 800483c:	08004819 	.word	0x08004819
 8004840:	08004819 	.word	0x08004819
 8004844:	08004819 	.word	0x08004819
 8004848:	0800489d 	.word	0x0800489d
 800484c:	08004819 	.word	0x08004819
 8004850:	08004819 	.word	0x08004819
 8004854:	08004819 	.word	0x08004819
 8004858:	08004819 	.word	0x08004819
 800485c:	080049a3 	.word	0x080049a3
 8004860:	080048c9 	.word	0x080048c9
 8004864:	0800495d 	.word	0x0800495d
 8004868:	08004819 	.word	0x08004819
 800486c:	08004819 	.word	0x08004819
 8004870:	080049c5 	.word	0x080049c5
 8004874:	08004819 	.word	0x08004819
 8004878:	080048c9 	.word	0x080048c9
 800487c:	08004819 	.word	0x08004819
 8004880:	08004819 	.word	0x08004819
 8004884:	08004965 	.word	0x08004965
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	1d1a      	adds	r2, r3, #4
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	602a      	str	r2, [r5, #0]
 8004890:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004894:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004898:	2301      	movs	r3, #1
 800489a:	e0a0      	b.n	80049de <_printf_i+0x1ee>
 800489c:	6820      	ldr	r0, [r4, #0]
 800489e:	682b      	ldr	r3, [r5, #0]
 80048a0:	0607      	lsls	r7, r0, #24
 80048a2:	f103 0104 	add.w	r1, r3, #4
 80048a6:	6029      	str	r1, [r5, #0]
 80048a8:	d501      	bpl.n	80048ae <_printf_i+0xbe>
 80048aa:	681e      	ldr	r6, [r3, #0]
 80048ac:	e003      	b.n	80048b6 <_printf_i+0xc6>
 80048ae:	0646      	lsls	r6, r0, #25
 80048b0:	d5fb      	bpl.n	80048aa <_printf_i+0xba>
 80048b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80048b6:	2e00      	cmp	r6, #0
 80048b8:	da03      	bge.n	80048c2 <_printf_i+0xd2>
 80048ba:	232d      	movs	r3, #45	; 0x2d
 80048bc:	4276      	negs	r6, r6
 80048be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048c2:	230a      	movs	r3, #10
 80048c4:	4859      	ldr	r0, [pc, #356]	; (8004a2c <_printf_i+0x23c>)
 80048c6:	e012      	b.n	80048ee <_printf_i+0xfe>
 80048c8:	682b      	ldr	r3, [r5, #0]
 80048ca:	6820      	ldr	r0, [r4, #0]
 80048cc:	1d19      	adds	r1, r3, #4
 80048ce:	6029      	str	r1, [r5, #0]
 80048d0:	0605      	lsls	r5, r0, #24
 80048d2:	d501      	bpl.n	80048d8 <_printf_i+0xe8>
 80048d4:	681e      	ldr	r6, [r3, #0]
 80048d6:	e002      	b.n	80048de <_printf_i+0xee>
 80048d8:	0641      	lsls	r1, r0, #25
 80048da:	d5fb      	bpl.n	80048d4 <_printf_i+0xe4>
 80048dc:	881e      	ldrh	r6, [r3, #0]
 80048de:	2f6f      	cmp	r7, #111	; 0x6f
 80048e0:	bf0c      	ite	eq
 80048e2:	2308      	moveq	r3, #8
 80048e4:	230a      	movne	r3, #10
 80048e6:	4851      	ldr	r0, [pc, #324]	; (8004a2c <_printf_i+0x23c>)
 80048e8:	2100      	movs	r1, #0
 80048ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048ee:	6865      	ldr	r5, [r4, #4]
 80048f0:	2d00      	cmp	r5, #0
 80048f2:	bfa8      	it	ge
 80048f4:	6821      	ldrge	r1, [r4, #0]
 80048f6:	60a5      	str	r5, [r4, #8]
 80048f8:	bfa4      	itt	ge
 80048fa:	f021 0104 	bicge.w	r1, r1, #4
 80048fe:	6021      	strge	r1, [r4, #0]
 8004900:	b90e      	cbnz	r6, 8004906 <_printf_i+0x116>
 8004902:	2d00      	cmp	r5, #0
 8004904:	d04b      	beq.n	800499e <_printf_i+0x1ae>
 8004906:	4615      	mov	r5, r2
 8004908:	fbb6 f1f3 	udiv	r1, r6, r3
 800490c:	fb03 6711 	mls	r7, r3, r1, r6
 8004910:	5dc7      	ldrb	r7, [r0, r7]
 8004912:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004916:	4637      	mov	r7, r6
 8004918:	42bb      	cmp	r3, r7
 800491a:	460e      	mov	r6, r1
 800491c:	d9f4      	bls.n	8004908 <_printf_i+0x118>
 800491e:	2b08      	cmp	r3, #8
 8004920:	d10b      	bne.n	800493a <_printf_i+0x14a>
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	07de      	lsls	r6, r3, #31
 8004926:	d508      	bpl.n	800493a <_printf_i+0x14a>
 8004928:	6923      	ldr	r3, [r4, #16]
 800492a:	6861      	ldr	r1, [r4, #4]
 800492c:	4299      	cmp	r1, r3
 800492e:	bfde      	ittt	le
 8004930:	2330      	movle	r3, #48	; 0x30
 8004932:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004936:	f105 35ff 	addle.w	r5, r5, #4294967295
 800493a:	1b52      	subs	r2, r2, r5
 800493c:	6122      	str	r2, [r4, #16]
 800493e:	464b      	mov	r3, r9
 8004940:	4621      	mov	r1, r4
 8004942:	4640      	mov	r0, r8
 8004944:	f8cd a000 	str.w	sl, [sp]
 8004948:	aa03      	add	r2, sp, #12
 800494a:	f7ff fedf 	bl	800470c <_printf_common>
 800494e:	3001      	adds	r0, #1
 8004950:	d14a      	bne.n	80049e8 <_printf_i+0x1f8>
 8004952:	f04f 30ff 	mov.w	r0, #4294967295
 8004956:	b004      	add	sp, #16
 8004958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800495c:	6823      	ldr	r3, [r4, #0]
 800495e:	f043 0320 	orr.w	r3, r3, #32
 8004962:	6023      	str	r3, [r4, #0]
 8004964:	2778      	movs	r7, #120	; 0x78
 8004966:	4832      	ldr	r0, [pc, #200]	; (8004a30 <_printf_i+0x240>)
 8004968:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800496c:	6823      	ldr	r3, [r4, #0]
 800496e:	6829      	ldr	r1, [r5, #0]
 8004970:	061f      	lsls	r7, r3, #24
 8004972:	f851 6b04 	ldr.w	r6, [r1], #4
 8004976:	d402      	bmi.n	800497e <_printf_i+0x18e>
 8004978:	065f      	lsls	r7, r3, #25
 800497a:	bf48      	it	mi
 800497c:	b2b6      	uxthmi	r6, r6
 800497e:	07df      	lsls	r7, r3, #31
 8004980:	bf48      	it	mi
 8004982:	f043 0320 	orrmi.w	r3, r3, #32
 8004986:	6029      	str	r1, [r5, #0]
 8004988:	bf48      	it	mi
 800498a:	6023      	strmi	r3, [r4, #0]
 800498c:	b91e      	cbnz	r6, 8004996 <_printf_i+0x1a6>
 800498e:	6823      	ldr	r3, [r4, #0]
 8004990:	f023 0320 	bic.w	r3, r3, #32
 8004994:	6023      	str	r3, [r4, #0]
 8004996:	2310      	movs	r3, #16
 8004998:	e7a6      	b.n	80048e8 <_printf_i+0xf8>
 800499a:	4824      	ldr	r0, [pc, #144]	; (8004a2c <_printf_i+0x23c>)
 800499c:	e7e4      	b.n	8004968 <_printf_i+0x178>
 800499e:	4615      	mov	r5, r2
 80049a0:	e7bd      	b.n	800491e <_printf_i+0x12e>
 80049a2:	682b      	ldr	r3, [r5, #0]
 80049a4:	6826      	ldr	r6, [r4, #0]
 80049a6:	1d18      	adds	r0, r3, #4
 80049a8:	6961      	ldr	r1, [r4, #20]
 80049aa:	6028      	str	r0, [r5, #0]
 80049ac:	0635      	lsls	r5, r6, #24
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	d501      	bpl.n	80049b6 <_printf_i+0x1c6>
 80049b2:	6019      	str	r1, [r3, #0]
 80049b4:	e002      	b.n	80049bc <_printf_i+0x1cc>
 80049b6:	0670      	lsls	r0, r6, #25
 80049b8:	d5fb      	bpl.n	80049b2 <_printf_i+0x1c2>
 80049ba:	8019      	strh	r1, [r3, #0]
 80049bc:	2300      	movs	r3, #0
 80049be:	4615      	mov	r5, r2
 80049c0:	6123      	str	r3, [r4, #16]
 80049c2:	e7bc      	b.n	800493e <_printf_i+0x14e>
 80049c4:	682b      	ldr	r3, [r5, #0]
 80049c6:	2100      	movs	r1, #0
 80049c8:	1d1a      	adds	r2, r3, #4
 80049ca:	602a      	str	r2, [r5, #0]
 80049cc:	681d      	ldr	r5, [r3, #0]
 80049ce:	6862      	ldr	r2, [r4, #4]
 80049d0:	4628      	mov	r0, r5
 80049d2:	f000 f859 	bl	8004a88 <memchr>
 80049d6:	b108      	cbz	r0, 80049dc <_printf_i+0x1ec>
 80049d8:	1b40      	subs	r0, r0, r5
 80049da:	6060      	str	r0, [r4, #4]
 80049dc:	6863      	ldr	r3, [r4, #4]
 80049de:	6123      	str	r3, [r4, #16]
 80049e0:	2300      	movs	r3, #0
 80049e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049e6:	e7aa      	b.n	800493e <_printf_i+0x14e>
 80049e8:	462a      	mov	r2, r5
 80049ea:	4649      	mov	r1, r9
 80049ec:	4640      	mov	r0, r8
 80049ee:	6923      	ldr	r3, [r4, #16]
 80049f0:	47d0      	blx	sl
 80049f2:	3001      	adds	r0, #1
 80049f4:	d0ad      	beq.n	8004952 <_printf_i+0x162>
 80049f6:	6823      	ldr	r3, [r4, #0]
 80049f8:	079b      	lsls	r3, r3, #30
 80049fa:	d413      	bmi.n	8004a24 <_printf_i+0x234>
 80049fc:	68e0      	ldr	r0, [r4, #12]
 80049fe:	9b03      	ldr	r3, [sp, #12]
 8004a00:	4298      	cmp	r0, r3
 8004a02:	bfb8      	it	lt
 8004a04:	4618      	movlt	r0, r3
 8004a06:	e7a6      	b.n	8004956 <_printf_i+0x166>
 8004a08:	2301      	movs	r3, #1
 8004a0a:	4632      	mov	r2, r6
 8004a0c:	4649      	mov	r1, r9
 8004a0e:	4640      	mov	r0, r8
 8004a10:	47d0      	blx	sl
 8004a12:	3001      	adds	r0, #1
 8004a14:	d09d      	beq.n	8004952 <_printf_i+0x162>
 8004a16:	3501      	adds	r5, #1
 8004a18:	68e3      	ldr	r3, [r4, #12]
 8004a1a:	9903      	ldr	r1, [sp, #12]
 8004a1c:	1a5b      	subs	r3, r3, r1
 8004a1e:	42ab      	cmp	r3, r5
 8004a20:	dcf2      	bgt.n	8004a08 <_printf_i+0x218>
 8004a22:	e7eb      	b.n	80049fc <_printf_i+0x20c>
 8004a24:	2500      	movs	r5, #0
 8004a26:	f104 0619 	add.w	r6, r4, #25
 8004a2a:	e7f5      	b.n	8004a18 <_printf_i+0x228>
 8004a2c:	08004b9f 	.word	0x08004b9f
 8004a30:	08004bb0 	.word	0x08004bb0

08004a34 <memmove>:
 8004a34:	4288      	cmp	r0, r1
 8004a36:	b510      	push	{r4, lr}
 8004a38:	eb01 0402 	add.w	r4, r1, r2
 8004a3c:	d902      	bls.n	8004a44 <memmove+0x10>
 8004a3e:	4284      	cmp	r4, r0
 8004a40:	4623      	mov	r3, r4
 8004a42:	d807      	bhi.n	8004a54 <memmove+0x20>
 8004a44:	1e43      	subs	r3, r0, #1
 8004a46:	42a1      	cmp	r1, r4
 8004a48:	d008      	beq.n	8004a5c <memmove+0x28>
 8004a4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a52:	e7f8      	b.n	8004a46 <memmove+0x12>
 8004a54:	4601      	mov	r1, r0
 8004a56:	4402      	add	r2, r0
 8004a58:	428a      	cmp	r2, r1
 8004a5a:	d100      	bne.n	8004a5e <memmove+0x2a>
 8004a5c:	bd10      	pop	{r4, pc}
 8004a5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a66:	e7f7      	b.n	8004a58 <memmove+0x24>

08004a68 <_sbrk_r>:
 8004a68:	b538      	push	{r3, r4, r5, lr}
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	4d05      	ldr	r5, [pc, #20]	; (8004a84 <_sbrk_r+0x1c>)
 8004a6e:	4604      	mov	r4, r0
 8004a70:	4608      	mov	r0, r1
 8004a72:	602b      	str	r3, [r5, #0]
 8004a74:	f7fd f92a 	bl	8001ccc <_sbrk>
 8004a78:	1c43      	adds	r3, r0, #1
 8004a7a:	d102      	bne.n	8004a82 <_sbrk_r+0x1a>
 8004a7c:	682b      	ldr	r3, [r5, #0]
 8004a7e:	b103      	cbz	r3, 8004a82 <_sbrk_r+0x1a>
 8004a80:	6023      	str	r3, [r4, #0]
 8004a82:	bd38      	pop	{r3, r4, r5, pc}
 8004a84:	20000378 	.word	0x20000378

08004a88 <memchr>:
 8004a88:	4603      	mov	r3, r0
 8004a8a:	b510      	push	{r4, lr}
 8004a8c:	b2c9      	uxtb	r1, r1
 8004a8e:	4402      	add	r2, r0
 8004a90:	4293      	cmp	r3, r2
 8004a92:	4618      	mov	r0, r3
 8004a94:	d101      	bne.n	8004a9a <memchr+0x12>
 8004a96:	2000      	movs	r0, #0
 8004a98:	e003      	b.n	8004aa2 <memchr+0x1a>
 8004a9a:	7804      	ldrb	r4, [r0, #0]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	428c      	cmp	r4, r1
 8004aa0:	d1f6      	bne.n	8004a90 <memchr+0x8>
 8004aa2:	bd10      	pop	{r4, pc}

08004aa4 <memcpy>:
 8004aa4:	440a      	add	r2, r1
 8004aa6:	4291      	cmp	r1, r2
 8004aa8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004aac:	d100      	bne.n	8004ab0 <memcpy+0xc>
 8004aae:	4770      	bx	lr
 8004ab0:	b510      	push	{r4, lr}
 8004ab2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ab6:	4291      	cmp	r1, r2
 8004ab8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004abc:	d1f9      	bne.n	8004ab2 <memcpy+0xe>
 8004abe:	bd10      	pop	{r4, pc}

08004ac0 <_realloc_r>:
 8004ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ac4:	4680      	mov	r8, r0
 8004ac6:	4614      	mov	r4, r2
 8004ac8:	460e      	mov	r6, r1
 8004aca:	b921      	cbnz	r1, 8004ad6 <_realloc_r+0x16>
 8004acc:	4611      	mov	r1, r2
 8004ace:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ad2:	f7ff bc37 	b.w	8004344 <_malloc_r>
 8004ad6:	b92a      	cbnz	r2, 8004ae4 <_realloc_r+0x24>
 8004ad8:	f7ff fbcc 	bl	8004274 <_free_r>
 8004adc:	4625      	mov	r5, r4
 8004ade:	4628      	mov	r0, r5
 8004ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ae4:	f000 f81b 	bl	8004b1e <_malloc_usable_size_r>
 8004ae8:	4284      	cmp	r4, r0
 8004aea:	4607      	mov	r7, r0
 8004aec:	d802      	bhi.n	8004af4 <_realloc_r+0x34>
 8004aee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004af2:	d812      	bhi.n	8004b1a <_realloc_r+0x5a>
 8004af4:	4621      	mov	r1, r4
 8004af6:	4640      	mov	r0, r8
 8004af8:	f7ff fc24 	bl	8004344 <_malloc_r>
 8004afc:	4605      	mov	r5, r0
 8004afe:	2800      	cmp	r0, #0
 8004b00:	d0ed      	beq.n	8004ade <_realloc_r+0x1e>
 8004b02:	42bc      	cmp	r4, r7
 8004b04:	4622      	mov	r2, r4
 8004b06:	4631      	mov	r1, r6
 8004b08:	bf28      	it	cs
 8004b0a:	463a      	movcs	r2, r7
 8004b0c:	f7ff ffca 	bl	8004aa4 <memcpy>
 8004b10:	4631      	mov	r1, r6
 8004b12:	4640      	mov	r0, r8
 8004b14:	f7ff fbae 	bl	8004274 <_free_r>
 8004b18:	e7e1      	b.n	8004ade <_realloc_r+0x1e>
 8004b1a:	4635      	mov	r5, r6
 8004b1c:	e7df      	b.n	8004ade <_realloc_r+0x1e>

08004b1e <_malloc_usable_size_r>:
 8004b1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b22:	1f18      	subs	r0, r3, #4
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	bfbc      	itt	lt
 8004b28:	580b      	ldrlt	r3, [r1, r0]
 8004b2a:	18c0      	addlt	r0, r0, r3
 8004b2c:	4770      	bx	lr
	...

08004b30 <_init>:
 8004b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b32:	bf00      	nop
 8004b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b36:	bc08      	pop	{r3}
 8004b38:	469e      	mov	lr, r3
 8004b3a:	4770      	bx	lr

08004b3c <_fini>:
 8004b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3e:	bf00      	nop
 8004b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b42:	bc08      	pop	{r3}
 8004b44:	469e      	mov	lr, r3
 8004b46:	4770      	bx	lr
