iverilog -o compiled_adder_4 ./SRC/adder_4_include_netlists.v -s adder_4_top_formal_verification_random_tb -I ./SRC
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``ROUTER_ADDRESS'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``CHANNEL_IN_IP'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``FLOW_CTRL_IN_OP'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``ERROR'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``CHANNEL_OUT_OP'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``FLOW_CTRL_OUT_IP'' is not a port of router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:24: error: error is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:25: error: channel_out_op is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:26: error: flow_ctrl_out_ip is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:28: error: error is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:29: error: channel_out_op is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:30: error: flow_ctrl_out_ip is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__1_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``ROUTER_ADDRESS'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``CHANNEL_IN_IP'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``FLOW_CTRL_IN_OP'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``ERROR'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``CHANNEL_OUT_OP'' is not a port of router_slice_0_.
././SRC/lb/logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice.v:65: error: port ``FLOW_CTRL_OUT_IP'' is not a port of router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:24: error: error is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__2_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:25: error: channel_out_op is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__2_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:26: error: flow_ctrl_out_ip is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__2_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:28: error: error is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__2_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:16:      : error is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:29: error: channel_out_op is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__2_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:17:      : channel_out_op is declared here as wire.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:30: error: flow_ctrl_out_ip is not a valid l-value in adder_4_top_formal_verification_random_tb.FPGA_DUT.U0_formal_verification.grid_router_2__2_.logical_tile_router_mode_router__0.logical_tile_router_mode_router_slice__router_slice_slice_0.logical_tile_router_mode_router_slice__router_slice_slice_mode_default__router_slice_0.router_slice_0_.
/home/rsunketa/OpenFPGA/openfpga_flow/openfpga_cell_library/verilog/router_slice.v:18:      : flow_ctrl_out_ip is declared here as wire.
24 error(s) during elaboration.
24