<!DOCTYPE html>
<html lang="en-us">
    <head>
        <meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="ie=edge">

<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="theme-color" content="#00ff00">
<meta name="description" content="Noah Hütter&#39;s Academic Achievements and a Selection of Electronics and Embedded themed Blog Posts focusing on FPGA, Linux and other fast stuff.">
<meta property="og:description" content="Noah Hütter&#39;s Academic Achievements and a Selection of Electronics and Embedded themed Blog Posts focusing on FPGA, Linux and other fast stuff.">
<meta name="twitter:description" content="Noah Hütter&#39;s Academic Achievements and a Selection of Electronics and Embedded themed Blog Posts focusing on FPGA, Linux and other fast stuff.">
<meta property="og:image" content="https://xn--htter-kva.ch/img/portrait_800.png">
<meta name="twitter:image" content="https://xn--htter-kva.ch/img/portrait_800.png">
<meta name="keywords" content="Noah, Hütter, Huetter, Noah Hütter, Noah Huetter, Electronics, Electrical Engineer, ETH Zurich, ETH, FHNW, FPGA, Linux, Zynq, Embedded">

<title>BA Thesis | diip</title>

<link rel="icon" href="https://xn--htter-kva.ch/img/tux_pitaya_round-min-crop.png" type="image/x-icon">
<link rel="shortcut icon" href="https://xn--htter-kva.ch/img/tux_pitaya_round-min-crop.png" type="image/x-icon">



<link rel="stylesheet" href="https://xn--htter-kva.ch/css/bootstrap.min.css" />
<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.5.0/css/all.css" integrity="
sha384-B4dIYHKNBt8Bc12p+WXckhzcICo0wtJAoU8YZTY5qE0Id1GSseTk6S+L3BlXeVIU" crossorigin="anonymous">
<link rel="stylesheet" href="https://xn--htter-kva.ch/css/final.css" />
<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,400,700">



<script src="https://xn--htter-kva.ch/js/jquery.min.js"></script>
<script src="https://xn--htter-kva.ch/js/bootstrap.min.js"></script>
<script src="https://xn--htter-kva.ch/js/main.js"></script>




<script type="application/javascript">
var doNotTrack = false;
if (!doNotTrack) {
	(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
	(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
	m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
	})(window,document,'script','https://www.google-analytics.com/analytics.js','ga');
	ga('create', 'UA-40883435-8', 'auto');
	
	ga('send', 'pageview');
}
</script>




    </head>
    <body>
        <a id="bttbutton" class="bg-dark"></a>
        <nav class="navbar navbar-expand-lg navbar-dark bg-dark ">
  <a class="navbar-brand" href="/">hütter.ch</a>
  <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
    <span class="navbar-toggler-icon"></span>
  </button>

  <div class="collapse navbar-collapse" id="navbarSupportedContent">

    <ul class="navbar-nav mr-auto">   

    </ul>

    <ul class="navbar-nav">      
        

        
        
          
            <li class="nav-item">
              <a class="nav-link" href="/posts/">Blog posts</a>
            </li>
          
        

    </ul>
  </div>
</nav>






        <section>
    <div class="main-case-study">
        <h1 class="title" style="text-align: center;">Distributed FPGA for Enhanced Image Processing</h1>
        <h2 class="subtitle" style="text-align: center;">Bachelor&#39;s Thesis</h2>
        <p style="text-align:center;margin-top: 0.5em;">
                <strong>Posted on</strong> Mar 11nd 2019 
            </p>
        <figure>
          <img src="https://xn--htter-kva.ch/img/diip/diip-cover.png" alt="" style="">
          <figcaption></figcaption>
        </figure>
        <p class="summary"></p>
        <div class="case-details">
            <div class="case-details-item">
                <p><strong>Team</strong>
                    
                    <br>Noah Hütter
                    
                    <br>Jan Stocker
                    
                </p>
            </div>
            <div class="case-details-item">
                <p><strong>Roles</strong>
                    
                    <br>Ethernet communication
                    
                    <br>Image Processing
                    
                </p>
            </div>
            <div class="case-details-item">
                <p><strong>Methods</strong>
                    
                    <br>VHDL/C&#43;&#43;
                    
                    <br>Vivado HLS/VHDL
                    
                </p>
            </div>
        </div>
        <h1 style="color: black; font-family: merriweather; font-size: 26px; line-height: 1.7em; margin-top: 20px;"></h1>
        <div class="case-links">
            
            
            <div class="link-div">
                <a href="https://github.com/hargorin/diip" target="blank" class="case-detail-link">
                    <i class="fab fa-github"></i>
                    View GitHub Page
                </a>
            </div>
            
            <div class="link-div">
                <a href="https://github.com/hargorin/diip/releases/download/v3.1/p6_diip_huetter_stocker.pdf" target="blank" class="case-detail-link">
                    <i class="fa fa-download"></i>
                    Download Report
                </a>
            </div>
            
        </div>
    </div>
</section>

        

        <section>
            <div class="content-case-study">
                <h1 id="abstract">Abstract</h1>
<p>In the world of self-driving cars and virtual reality games it is becoming
increasingly important to represent digitally what we see.
Therefore, using high resolution
cameras, images of the environment have been recorded.
These large images are processed to be presented three dimensionally.
This image processing task needs to be accelerated to get a fast work flow.
A dedicated hardware approach using Field Programmable Gate Arrays (FPGA) was
implemented that is scalable onto multiple FPGAs.</p>
<p>In a first approach High Level Synthesis was used to describe a Wallis local contrast enhancement filter in C/C++ language that was then synthesized to hardware description language. In order to further improve throughput a VHDL solution was implemented. A memory management unit was introduced to cache necessary image data to reduce Ethernet bandwidth usage.</p>
<p>The result is an image
processing core and a file transfer protocol stack on top of the User Datagram
Protocol (UDP) to transfer the images from a computer to the FPGA over gigabit Ethernet.
The Wallis filter core processes data at a rate of one
pixel per clock at 125MHz which corresponds to 125 megapixels per second.
Studies on scalability show how the processing load can be distributed onto multiple FPGA on a local area network and benchmarks present the performance against CPU based image processing.</p>
<p>With some additions, workload distribution is possible. This study proves
that a dedicated hardware approach for image processing is possible and will
speed up the process of creating virtual representations of reality.</p>

            </div>
        </section>

        
        <section id="case_studies">
    <div class="case-studies">
        <div class="header">
            <h1 class="title">Projects</h1>
            <h2 class="subtitle">Selected projects</h2>
        </div>
        <div class="case-studies-wrapper">
            
            
                
                <div class="case-study-item">
                    <div class="case-study-item-img-container" style="">
                        <a href="/projects/ba-thesis-diip/"><img src="https://xn--htter-kva.ch/img/diip/diip-cover-thumb.png" alt=""></a>
                    </div>
                    <h4>FPGA for Enhanced Image Processing</h4>
                    <h5>Bachelor&#39;s Thesis</h5>
                    <p>Together with a fellow student we implemented an image processing algorithm on multiple FPGAs to accelerate image processing. Thanks to my implementaton of a full Ethernet stack, the solution is scalable on a network.</p>
                    <div class="flex-fill"></div>
                    <a href="/projects/ba-thesis-diip/" class="read-more">Read More</a>
                </div>
                
            
                
                <div class="case-study-item">
                    <div class="case-study-item-img-container" style="">
                        <a href="/projects/eth-pes-chb/"><img src="https://xn--htter-kva.ch/img/eth/converter.png" alt=""></a>
                    </div>
                    <h4>Control of Power Electronics using FPGA and Zynq</h4>
                    <h5>ETH Research Assistant</h5>
                    <p>Based on a simulation and multiple research papers I implemented a PI control algorithm and a complex PWM modulator in FPGA fabric and CPU to control a high power cascaded H-Bridge converter.</p>
                    <div class="flex-fill"></div>
                    <a href="/projects/eth-pes-chb/" class="read-more">Read More</a>
                </div>
                
            
                
            
        </div>
    </div>
</section>

        

        
        <footer>
    
    
</footer>
        
    </body>
</html>