module module_0 (
    id_1
);
  input id_1;
  logic id_2;
  id_3 id_4 (
      .id_2(id_2),
      .id_1(1),
      .id_2(id_2)
  );
  id_5 id_6 (
      .id_4(id_4),
      .id_2(id_1)
  );
endmodule
