 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP_DFT
Version: K-2015.06
Date   : Thu Oct  5 19:53:36 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (SDFFRQX2M)            0.18       0.18 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.18 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8_test_1)                  0.00       0.18 f
  U0_ALU/U93/Y (CLKBUFX2M)                                0.12       0.30 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.30 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.39 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.46 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.53 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.62 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.72 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.88 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       1.01 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.11 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.31 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.41 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.51 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.61 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.79 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.91 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       2.02 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.14 f
  U0_ALU/div_37/U56/Y (CLKMX2X2M)                         0.10       2.24 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.18       2.41 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.12       2.54 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.12       2.66 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.11       2.77 f
  U0_ALU/div_37/U69/Y (AND3X1M)                           0.16       2.93 f
  U0_ALU/div_37/U59/Y (CLKMX2X2M)                         0.10       3.04 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.18       3.21 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.12       3.33 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.12       3.45 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.12       3.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.11       3.69 f
  U0_ALU/div_37/U70/Y (AND2X1M)                           0.14       3.83 f
  U0_ALU/div_37/U61/Y (CLKMX2X2M)                         0.10       3.93 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.18       4.11 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.12       4.23 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.12       4.35 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.12       4.47 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.12       4.59 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.11       4.71 f
  U0_ALU/div_37/U72/Y (AND2X1M)                           0.15       4.86 f
  U0_ALU/div_37/U62/Y (CLKMX2X2M)                         0.10       4.96 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.17       5.13 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.12       5.25 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.12       5.37 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.12       5.49 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.12       5.62 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.12       5.74 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.12       5.85 f
  U0_ALU/div_37/quotient[0] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       5.85 f
  U0_ALU/U36/Y (AOI222X1M)                                0.18       6.03 r
  U0_ALU/U33/Y (AOI31X2M)                                 0.04       6.07 f
  U0_ALU/o_ALU_OUT_reg[0]/D (SDFFRQX2M)                   0.00       6.07 f
  data arrival time                                                  6.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[0]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.07
  --------------------------------------------------------------------------
  slack (MET)                                                        3.58


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (SDFFRQX2M)            0.18       0.18 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.18 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8_test_1)                  0.00       0.18 f
  U0_ALU/U93/Y (CLKBUFX2M)                                0.12       0.30 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.30 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.39 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.46 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.53 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.62 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.72 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.88 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       1.01 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.11 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.31 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.41 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.51 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.61 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.79 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.91 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       2.02 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.14 f
  U0_ALU/div_37/U56/Y (CLKMX2X2M)                         0.10       2.24 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.18       2.41 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.12       2.54 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.12       2.66 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.11       2.77 f
  U0_ALU/div_37/U69/Y (AND3X1M)                           0.16       2.93 f
  U0_ALU/div_37/U59/Y (CLKMX2X2M)                         0.10       3.04 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.18       3.21 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.12       3.33 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.12       3.45 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.12       3.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.11       3.69 f
  U0_ALU/div_37/U70/Y (AND2X1M)                           0.14       3.83 f
  U0_ALU/div_37/U61/Y (CLKMX2X2M)                         0.10       3.93 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.18       4.11 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.12       4.23 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.12       4.35 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.12       4.47 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.12       4.59 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.11       4.71 f
  U0_ALU/div_37/U72/Y (AND2X1M)                           0.15       4.86 f
  U0_ALU/div_37/quotient[1] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       4.86 f
  U0_ALU/U40/Y (AOI222X1M)                                0.19       5.05 r
  U0_ALU/U37/Y (AOI31X2M)                                 0.04       5.08 f
  U0_ALU/o_ALU_OUT_reg[1]/D (SDFFRQX2M)                   0.00       5.08 f
  data arrival time                                                  5.08

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.08
  --------------------------------------------------------------------------
  slack (MET)                                                        4.57


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (SDFFRQX2M)            0.18       0.18 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.18 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8_test_1)                  0.00       0.18 f
  U0_ALU/U93/Y (CLKBUFX2M)                                0.12       0.30 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.30 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.39 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.46 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.53 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.62 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.72 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.88 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       1.01 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.11 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.31 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.41 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.51 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.61 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.79 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.91 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       2.02 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.14 f
  U0_ALU/div_37/U56/Y (CLKMX2X2M)                         0.10       2.24 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.18       2.41 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.12       2.54 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.12       2.66 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.11       2.77 f
  U0_ALU/div_37/U69/Y (AND3X1M)                           0.16       2.93 f
  U0_ALU/div_37/U59/Y (CLKMX2X2M)                         0.10       3.04 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.18       3.21 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.12       3.33 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.12       3.45 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.12       3.58 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.11       3.69 f
  U0_ALU/div_37/U70/Y (AND2X1M)                           0.14       3.83 f
  U0_ALU/div_37/quotient[2] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       3.83 f
  U0_ALU/U44/Y (AOI222X1M)                                0.19       4.02 r
  U0_ALU/U41/Y (AOI31X2M)                                 0.04       4.05 f
  U0_ALU/o_ALU_OUT_reg[2]/D (SDFFRQX2M)                   0.00       4.05 f
  data arrival time                                                  4.05

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[2]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                        5.60


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (SDFFRQX2M)            0.18       0.18 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.18 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8_test_1)                  0.00       0.18 f
  U0_ALU/U93/Y (CLKBUFX2M)                                0.12       0.30 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.30 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.39 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.46 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.53 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.62 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.72 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.88 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       1.01 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.11 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.31 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.41 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.51 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.61 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.79 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.91 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       2.02 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.14 f
  U0_ALU/div_37/U56/Y (CLKMX2X2M)                         0.10       2.24 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.18       2.41 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.12       2.54 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.12       2.66 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.11       2.77 f
  U0_ALU/div_37/U69/Y (AND3X1M)                           0.16       2.93 f
  U0_ALU/div_37/quotient[3] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       2.93 f
  U0_ALU/U48/Y (AOI222X1M)                                0.19       3.12 r
  U0_ALU/U45/Y (AOI31X2M)                                 0.04       3.16 f
  U0_ALU/o_ALU_OUT_reg[3]/D (SDFFRQX2M)                   0.00       3.16 f
  data arrival time                                                  3.16

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[3]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        6.49


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U99/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U39/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.42 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.93 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.16 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.39 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.62 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.84 f
  U0_ALU/mult_36/U25/Y (CLKXOR2X2M)                       0.13       1.97 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.97 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       2.00 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.14 f
  U0_ALU/mult_36/FS_1/U28/Y (AOI2BB1X1M)                  0.11       2.25 f
  U0_ALU/mult_36/FS_1/U26/Y (OA21X1M)                     0.15       2.40 f
  U0_ALU/mult_36/FS_1/U21/Y (OAI21BX1M)                   0.11       2.51 r
  U0_ALU/mult_36/FS_1/U19/Y (OAI21X1M)                    0.04       2.55 f
  U0_ALU/mult_36/FS_1/U2/Y (AOI21BX2M)                    0.07       2.62 f
  U0_ALU/mult_36/FS_1/U5/Y (XNOR2X2M)                     0.06       2.69 f
  U0_ALU/mult_36/FS_1/SUM[13] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.69 f
  U0_ALU/mult_36/PRODUCT[15] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.69 f
  U0_ALU/U25/Y (OAI2BB1X2M)                               0.07       2.76 f
  U0_ALU/o_ALU_OUT_reg[15]/D (SDFFRQX2M)                  0.00       2.76 f
  data arrival time                                                  2.76

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[15]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        6.90


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U99/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U39/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.42 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.93 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.16 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.39 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.62 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.84 f
  U0_ALU/mult_36/U25/Y (CLKXOR2X2M)                       0.13       1.97 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.97 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       2.00 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.14 f
  U0_ALU/mult_36/FS_1/U28/Y (AOI2BB1X1M)                  0.11       2.25 f
  U0_ALU/mult_36/FS_1/U26/Y (OA21X1M)                     0.15       2.40 f
  U0_ALU/mult_36/FS_1/U21/Y (OAI21BX1M)                   0.11       2.51 r
  U0_ALU/mult_36/FS_1/U20/Y (XOR3XLM)                     0.08       2.59 f
  U0_ALU/mult_36/FS_1/SUM[12] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.59 f
  U0_ALU/mult_36/PRODUCT[14] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.59 f
  U0_ALU/U29/Y (OAI2BB1X2M)                               0.08       2.67 f
  U0_ALU/o_ALU_OUT_reg[14]/D (SDFFRQX2M)                  0.00       2.67 f
  data arrival time                                                  2.67

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[14]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.98


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U99/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U39/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.42 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.93 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.16 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.39 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.62 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.84 f
  U0_ALU/mult_36/U25/Y (CLKXOR2X2M)                       0.13       1.97 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.97 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       2.00 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.14 f
  U0_ALU/mult_36/FS_1/U28/Y (AOI2BB1X1M)                  0.11       2.25 f
  U0_ALU/mult_36/FS_1/U26/Y (OA21X1M)                     0.15       2.40 f
  U0_ALU/mult_36/FS_1/U22/Y (XNOR2X1M)                    0.06       2.46 f
  U0_ALU/mult_36/FS_1/SUM[11] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.46 f
  U0_ALU/mult_36/PRODUCT[13] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.46 f
  U0_ALU/U28/Y (OAI2BB1X2M)                               0.07       2.53 f
  U0_ALU/o_ALU_OUT_reg[13]/D (SDFFRQX2M)                  0.00       2.53 f
  data arrival time                                                  2.53

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[13]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        7.13


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U99/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U39/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.42 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.93 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.16 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.39 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.62 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.84 f
  U0_ALU/mult_36/U25/Y (CLKXOR2X2M)                       0.13       1.97 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.97 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       2.00 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.14 f
  U0_ALU/mult_36/FS_1/U28/Y (AOI2BB1X1M)                  0.11       2.25 f
  U0_ALU/mult_36/FS_1/U27/Y (CLKXOR2X2M)                  0.09       2.33 f
  U0_ALU/mult_36/FS_1/SUM[10] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.33 f
  U0_ALU/mult_36/PRODUCT[12] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.33 f
  U0_ALU/U27/Y (OAI2BB1X2M)                               0.07       2.40 f
  U0_ALU/o_ALU_OUT_reg[12]/D (SDFFRQX2M)                  0.00       2.40 f
  data arrival time                                                  2.40

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[12]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                        7.25


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (SDFFRQX2M)            0.18       0.18 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.18 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8_test_1)                  0.00       0.18 f
  U0_ALU/U93/Y (CLKBUFX2M)                                0.12       0.30 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.30 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.39 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.46 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.53 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.62 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.72 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.88 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       1.01 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.10       1.11 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.20       1.31 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.09       1.41 r
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.51 r
  U0_ALU/div_37/U52/Y (CLKMX2X2M)                         0.10       1.61 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.18       1.79 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.12       1.91 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.11       2.02 f
  U0_ALU/div_37/U67/Y (AND2X1M)                           0.12       2.14 f
  U0_ALU/div_37/quotient[4] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       2.14 f
  U0_ALU/U59/Y (AOI222X1M)                                0.18       2.33 r
  U0_ALU/U56/Y (AOI31X2M)                                 0.04       2.36 f
  U0_ALU/o_ALU_OUT_reg[4]/D (SDFFRQX2M)                   0.00       2.36 f
  data arrival time                                                  2.36

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[4]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        7.29


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U99/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U39/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.42 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.93 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.16 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.39 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.62 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.84 f
  U0_ALU/mult_36/U25/Y (CLKXOR2X2M)                       0.13       1.97 r
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.97 r
  U0_ALU/mult_36/FS_1/U3/Y (NAND2X2M)                     0.03       2.00 f
  U0_ALU/mult_36/FS_1/U31/Y (OA21X1M)                     0.14       2.14 f
  U0_ALU/mult_36/FS_1/U15/Y (XNOR2X1M)                    0.06       2.20 f
  U0_ALU/mult_36/FS_1/SUM[9] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.20 f
  U0_ALU/mult_36/PRODUCT[11] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.20 f
  U0_ALU/U26/Y (OAI2BB1X2M)                               0.07       2.27 f
  U0_ALU/o_ALU_OUT_reg[11]/D (SDFFRQX2M)                  0.00       2.27 f
  data arrival time                                                  2.27

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[11]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        7.39


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U99/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U39/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U113/Y (NOR2X1M)                         0.08       0.42 r
  U0_ALU/mult_36/U2/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S2_2_3/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S2_3_3/CO (ADDFX2M)                      0.23       0.93 r
  U0_ALU/mult_36/S2_4_3/CO (ADDFX2M)                      0.23       1.16 r
  U0_ALU/mult_36/S2_5_3/CO (ADDFX2M)                      0.23       1.39 r
  U0_ALU/mult_36/S2_6_3/CO (ADDFX2M)                      0.23       1.62 r
  U0_ALU/mult_36/S4_3/S (ADDFX2M)                         0.23       1.84 f
  U0_ALU/mult_36/U13/Y (CLKXOR2X2M)                       0.11       1.95 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.95 f
  U0_ALU/mult_36/FS_1/U33/Y (NOR2X1M)                     0.06       2.01 r
  U0_ALU/mult_36/FS_1/U18/Y (NAND2BX1M)                   0.06       2.07 r
  U0_ALU/mult_36/FS_1/U17/Y (CLKXOR2X2M)                  0.07       2.14 f
  U0_ALU/mult_36/FS_1/SUM[8] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.14 f
  U0_ALU/mult_36/PRODUCT[10] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.14 f
  U0_ALU/U30/Y (OAI2BB1X2M)                               0.07       2.21 f
  U0_ALU/o_ALU_OUT_reg[10]/D (SDFFRQX2M)                  0.00       2.21 f
  data arrival time                                                  2.21

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[10]/CK (SDFFRQX2M)                 0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (MET)                                                        7.44


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U99/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U39/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U114/Y (NOR2X1M)                         0.08       0.42 r
  U0_ALU/mult_36/U3/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S2_2_2/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S2_3_2/CO (ADDFX2M)                      0.23       0.93 r
  U0_ALU/mult_36/S2_4_2/CO (ADDFX2M)                      0.23       1.16 r
  U0_ALU/mult_36/S2_5_2/CO (ADDFX2M)                      0.23       1.39 r
  U0_ALU/mult_36/S2_6_2/CO (ADDFX2M)                      0.23       1.62 r
  U0_ALU/mult_36/S4_2/S (ADDFX2M)                         0.23       1.84 f
  U0_ALU/mult_36/U25/Y (CLKXOR2X2M)                       0.11       1.96 f
  U0_ALU/mult_36/FS_1/A[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.96 f
  U0_ALU/mult_36/FS_1/U6/Y (XNOR2X2M)                     0.05       2.01 f
  U0_ALU/mult_36/FS_1/SUM[7] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       2.01 f
  U0_ALU/mult_36/PRODUCT[9] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       2.01 f
  U0_ALU/U32/Y (OAI2BB1X2M)                               0.07       2.08 f
  U0_ALU/o_ALU_OUT_reg[9]/D (SDFFRQX2M)                   0.00       2.08 f
  data arrival time                                                  2.08

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[9]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        7.57


  Startpoint: U1_REG_FILE/Reg_File_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][0]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][0]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[0] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U99/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[0] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U39/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U115/Y (NOR2X1M)                         0.08       0.42 r
  U0_ALU/mult_36/U4/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S2_2_1/CO (ADDFX2M)                      0.23       0.70 r
  U0_ALU/mult_36/S2_3_1/CO (ADDFX2M)                      0.23       0.93 r
  U0_ALU/mult_36/S2_4_1/CO (ADDFX2M)                      0.23       1.16 r
  U0_ALU/mult_36/S2_5_1/CO (ADDFX2M)                      0.23       1.39 r
  U0_ALU/mult_36/S2_6_1/CO (ADDFX2M)                      0.23       1.62 r
  U0_ALU/mult_36/S4_1/S (ADDFX2M)                         0.23       1.85 f
  U0_ALU/mult_36/U12/Y (INVX2M)                           0.04       1.88 r
  U0_ALU/mult_36/U11/Y (XNOR2X2M)                         0.04       1.92 f
  U0_ALU/mult_36/FS_1/A[6] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.92 f
  U0_ALU/mult_36/FS_1/U4/Y (INVX2M)                       0.03       1.95 r
  U0_ALU/mult_36/FS_1/U8/Y (INVX2M)                       0.01       1.97 f
  U0_ALU/mult_36/FS_1/SUM[6] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.97 f
  U0_ALU/mult_36/PRODUCT[8] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       1.97 f
  U0_ALU/U55/Y (AOI22X1M)                                 0.08       2.05 r
  U0_ALU/U53/Y (AOI21X2M)                                 0.03       2.07 f
  U0_ALU/o_ALU_OUT_reg[8]/D (SDFFRQX2M)                   0.00       2.07 f
  data arrival time                                                  2.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[8]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (MET)                                                        7.58


  Startpoint: U1_REG_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][1]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][1]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[1] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[1] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U98/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[1] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U109/Y (NOR2X1M)                         0.09       0.43 r
  U0_ALU/mult_36/U5/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S1_2_0/CO (ADDFX2M)                      0.23       0.71 r
  U0_ALU/mult_36/S1_3_0/CO (ADDFX2M)                      0.23       0.94 r
  U0_ALU/mult_36/S1_4_0/CO (ADDFX2M)                      0.23       1.17 r
  U0_ALU/mult_36/S1_5_0/CO (ADDFX2M)                      0.23       1.40 r
  U0_ALU/mult_36/S1_6_0/CO (ADDFX2M)                      0.23       1.63 r
  U0_ALU/mult_36/S4_0/S (ADDFX2M)                         0.22       1.84 f
  U0_ALU/mult_36/FS_1/A[5] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.84 f
  U0_ALU/mult_36/FS_1/U14/Y (CLKBUFX2M)                   0.06       1.90 f
  U0_ALU/mult_36/FS_1/SUM[5] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.90 f
  U0_ALU/mult_36/PRODUCT[7] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       1.90 f
  U0_ALU/U73/Y (AOI22X1M)                                 0.08       1.99 r
  U0_ALU/U70/Y (AOI31X2M)                                 0.03       2.02 f
  U0_ALU/o_ALU_OUT_reg[7]/D (SDFFRQX2M)                   0.00       2.02 f
  data arrival time                                                  2.02

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[7]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        7.63


  Startpoint: U1_REG_FILE/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[0][1]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[0][1]/Q (SDFFRQX2M)            0.15       0.15 r
  U1_REG_FILE/o_REG0[1] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.15 r
  U0_ALU/i_A[1] (ALU_DATA_WIDTH8_test_1)                  0.00       0.15 r
  U0_ALU/U98/Y (CLKBUFX2M)                                0.13       0.28 r
  U0_ALU/mult_36/A[1] (ALU_DATA_WIDTH8_DW02_mult_0)       0.00       0.28 r
  U0_ALU/mult_36/U38/Y (INVX2M)                           0.06       0.34 f
  U0_ALU/mult_36/U109/Y (NOR2X1M)                         0.09       0.43 r
  U0_ALU/mult_36/U5/Y (AND2X2M)                           0.06       0.48 r
  U0_ALU/mult_36/S1_2_0/CO (ADDFX2M)                      0.23       0.71 r
  U0_ALU/mult_36/S1_3_0/CO (ADDFX2M)                      0.23       0.94 r
  U0_ALU/mult_36/S1_4_0/CO (ADDFX2M)                      0.23       1.17 r
  U0_ALU/mult_36/S1_5_0/CO (ADDFX2M)                      0.23       1.40 r
  U0_ALU/mult_36/S1_6_0/S (ADDFX2M)                       0.22       1.61 f
  U0_ALU/mult_36/FS_1/A[4] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.61 f
  U0_ALU/mult_36/FS_1/U13/Y (CLKBUFX2M)                   0.06       1.67 f
  U0_ALU/mult_36/FS_1/SUM[4] (ALU_DATA_WIDTH8_DW01_add_1)
                                                          0.00       1.67 f
  U0_ALU/mult_36/PRODUCT[6] (ALU_DATA_WIDTH8_DW02_mult_0)
                                                          0.00       1.67 f
  U0_ALU/U69/Y (AOI222X1M)                                0.11       1.79 r
  U0_ALU/U66/Y (AOI31X2M)                                 0.04       1.82 f
  U0_ALU/o_ALU_OUT_reg[6]/D (SDFFRQX2M)                   0.00       1.82 f
  data arrival time                                                  1.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[6]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                        7.83


  Startpoint: U1_REG_FILE/Reg_File_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_REG_FILE/Reg_File_reg[1][6]/CK (SDFFRQX2M)           0.00       0.00 r
  U1_REG_FILE/Reg_File_reg[1][6]/Q (SDFFRQX2M)            0.18       0.18 f
  U1_REG_FILE/o_REG1[6] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.18 f
  U0_ALU/i_B[6] (ALU_DATA_WIDTH8_test_1)                  0.00       0.18 f
  U0_ALU/U93/Y (CLKBUFX2M)                                0.12       0.30 f
  U0_ALU/div_37/b[6] (ALU_DATA_WIDTH8_DW_div_uns_0)       0.00       0.30 f
  U0_ALU/div_37/U71/Y (NOR2X1M)                           0.09       0.39 r
  U0_ALU/div_37/U68/Y (AND3X1M)                           0.08       0.46 r
  U0_ALU/div_37/U66/Y (AND2X1M)                           0.06       0.53 r
  U0_ALU/div_37/U63/Y (AND4X1M)                           0.10       0.62 r
  U0_ALU/div_37/U41/Y (CLKMX2X2M)                         0.09       0.72 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.17       0.88 f
  U0_ALU/div_37/U64/Y (AND3X1M)                           0.13       1.01 f
  U0_ALU/div_37/U47/Y (CLKMX2X2M)                         0.09       1.10 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.18       1.28 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.11       1.39 f
  U0_ALU/div_37/U65/Y (AND2X1M)                           0.11       1.50 f
  U0_ALU/div_37/quotient[5] (ALU_DATA_WIDTH8_DW_div_uns_0)
                                                          0.00       1.50 f
  U0_ALU/U52/Y (AOI222X1M)                                0.18       1.68 r
  U0_ALU/U49/Y (AOI31X2M)                                 0.04       1.72 f
  U0_ALU/o_ALU_OUT_reg[5]/D (SDFFRQX2M)                   0.00       1.72 f
  data arrival time                                                  1.72

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[5]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        7.93


  Startpoint: U2_CONTROLLER/present_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/o_OUT_Valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[3]/CK (SDFFRQX2M)       0.00       0.00 r
  U2_CONTROLLER/present_state_reg[3]/Q (SDFFRQX2M)        0.18       0.18 r
  U2_CONTROLLER/U124/Y (INVX2M)                           0.05       0.22 f
  U2_CONTROLLER/U34/Y (NOR3X2M)                           0.20       0.42 r
  U2_CONTROLLER/U60/Y (NAND2X2M)                          0.05       0.48 f
  U2_CONTROLLER/U174/Y (INVX2M)                           0.06       0.53 r
  U2_CONTROLLER/o_ALU_EN (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.53 r
  U0_ALU/i_Enable (ALU_DATA_WIDTH8_test_1)                0.00       0.53 r
  U0_ALU/o_OUT_Valid_reg/D (SDFFRQX1M)                    0.00       0.53 r
  data arrival time                                                  0.53

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_OUT_Valid_reg/CK (SDFFRQX1M)                   0.00       9.80 r
  library setup time                                     -0.09       9.71
  data required time                                                 9.71
  --------------------------------------------------------------------------
  data required time                                                 9.71
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        9.17


  Startpoint: U0_ALU/o_ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[2]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[2]/Q (SDFFRQX2M)                   0.17       0.17 f
  U0_ALU/o_ALU_OUT_reg[3]/SI (SDFFRQX2M)                  0.00       0.17 f
  data arrival time                                                  0.17

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[3]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_ALU/o_ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[1]/Q (SDFFRQX2M)                   0.17       0.17 f
  U0_ALU/o_ALU_OUT_reg[2]/SI (SDFFRQX2M)                  0.00       0.17 f
  data arrival time                                                  0.17

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[2]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: U0_ALU/o_ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/o_ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/o_ALU_OUT_reg[0]/CK (SDFFRQX2M)                  0.00       0.00 r
  U0_ALU/o_ALU_OUT_reg[0]/Q (SDFFRQX2M)                   0.17       0.17 f
  U0_ALU/o_ALU_OUT_reg[1]/SI (SDFFRQX2M)                  0.00       0.17 f
  data arrival time                                                  0.17

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/o_ALU_OUT_reg[1]/CK (SDFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: PAR_TYP (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  PAR_TYP (in)                                            0.01       2.01 f
  U2_CONTROLLER/i_Par_Type (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       2.01 f
  U2_CONTROLLER/U81/Y (AOI22X1M)                          0.07       2.08 r
  U2_CONTROLLER/U79/Y (OAI211X2M)                         0.04       2.12 f
  U2_CONTROLLER/CTRL_Reg_Data1_reg[1]/D (SDFFRQX2M)       0.00       2.12 f
  data arrival time                                                  2.12

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[1]/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: PAR_EN (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  PAR_EN (in)                                             0.01       2.01 f
  U2_CONTROLLER/i_Par_En (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       2.01 f
  U2_CONTROLLER/U102/Y (AOI22X1M)                         0.07       2.08 r
  U2_CONTROLLER/U100/Y (OAI211X2M)                        0.04       2.12 f
  U2_CONTROLLER/CTRL_Reg_Data1_reg[0]/D (SDFFRQX2M)       0.00       2.12 f
  data arrival time                                                  2.12

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[0]/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: PRESCALE[0]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  PRESCALE[0] (in)                                        0.01       2.01 f
  U2_CONTROLLER/i_Prescale[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       2.01 f
  U2_CONTROLLER/U87/Y (AOI22X1M)                          0.07       2.08 r
  U2_CONTROLLER/U85/Y (OAI211X2M)                         0.04       2.12 f
  U2_CONTROLLER/CTRL_Reg_Data1_reg[2]/D (SDFFRQX2M)       0.00       2.12 f
  data arrival time                                                  2.12

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[2]/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: PRESCALE[1]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  PRESCALE[1] (in)                                        0.01       2.01 f
  U2_CONTROLLER/i_Prescale[1] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       2.01 f
  U2_CONTROLLER/U84/Y (AOI22X1M)                          0.07       2.08 r
  U2_CONTROLLER/U82/Y (OAI211X2M)                         0.04       2.12 f
  U2_CONTROLLER/CTRL_Reg_Data1_reg[3]/D (SDFFRQX2M)       0.00       2.12 f
  data arrival time                                                  2.12

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[3]/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: PRESCALE[5]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  PRESCALE[5] (in)                                        0.01       2.01 f
  U2_CONTROLLER/i_Prescale[5] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       2.01 f
  U2_CONTROLLER/U99/Y (AOI22X1M)                          0.07       2.08 r
  U2_CONTROLLER/U97/Y (OAI211X2M)                         0.04       2.12 f
  U2_CONTROLLER/CTRL_Reg_Data1_reg[7]/D (SDFFRQX2M)       0.00       2.12 f
  data arrival time                                                  2.12

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[7]/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: PRESCALE[4]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  PRESCALE[4] (in)                                        0.01       2.01 f
  U2_CONTROLLER/i_Prescale[4] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       2.01 f
  U2_CONTROLLER/U93/Y (AOI22X1M)                          0.07       2.08 r
  U2_CONTROLLER/U91/Y (OAI211X2M)                         0.04       2.12 f
  U2_CONTROLLER/CTRL_Reg_Data1_reg[6]/D (SDFFRQX2M)       0.00       2.12 f
  data arrival time                                                  2.12

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[6]/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: PRESCALE[3]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  PRESCALE[3] (in)                                        0.01       2.01 f
  U2_CONTROLLER/i_Prescale[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       2.01 f
  U2_CONTROLLER/U90/Y (AOI22X1M)                          0.07       2.08 r
  U2_CONTROLLER/U88/Y (OAI211X2M)                         0.04       2.12 f
  U2_CONTROLLER/CTRL_Reg_Data1_reg[5]/D (SDFFRQX2M)       0.00       2.12 f
  data arrival time                                                  2.12

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[5]/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: PRESCALE[2]
              (input port clocked by REF_CLK)
  Endpoint: U2_CONTROLLER/CTRL_Reg_Data1_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  PRESCALE[2] (in)                                        0.01       2.01 f
  U2_CONTROLLER/i_Prescale[2] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       2.01 f
  U2_CONTROLLER/U96/Y (AOI22X1M)                          0.07       2.08 r
  U2_CONTROLLER/U94/Y (OAI211X2M)                         0.04       2.12 f
  U2_CONTROLLER/CTRL_Reg_Data1_reg[4]/D (SDFFRQX2M)       0.00       2.12 f
  data arrival time                                                  2.12

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U2_CONTROLLER/CTRL_Reg_Data1_reg[4]/CK (SDFFRQX2M)      0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                        7.53


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U125/Y (AOI2BB1X2M)                       0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.74 f
  U5/Y (CLKBUFX2M)                                        0.08       0.82 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.82 f
  U1_REG_FILE/U180/Y (CLKBUFX2M)                          0.38       1.20 f
  U1_REG_FILE/U341/Y (MX4X1M)                             0.25       1.45 f
  U1_REG_FILE/U380/Y (MX4X1M)                             0.12       1.58 f
  U1_REG_FILE/U379/Y (AND2X2M)                            0.06       1.64 f
  U1_REG_FILE/o_RdData_reg[7]/D (SDFFRQX2M)               0.00       1.64 f
  data arrival time                                                  1.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[7]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        8.02


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U125/Y (AOI2BB1X2M)                       0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.74 f
  U5/Y (CLKBUFX2M)                                        0.08       0.82 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.82 f
  U1_REG_FILE/U180/Y (CLKBUFX2M)                          0.38       1.20 f
  U1_REG_FILE/U340/Y (MX4X1M)                             0.25       1.45 f
  U1_REG_FILE/U376/Y (MX4X1M)                             0.12       1.58 f
  U1_REG_FILE/U375/Y (AND2X2M)                            0.06       1.64 f
  U1_REG_FILE/o_RdData_reg[6]/D (SDFFRQX2M)               0.00       1.64 f
  data arrival time                                                  1.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[6]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        8.02


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U125/Y (AOI2BB1X2M)                       0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.74 f
  U5/Y (CLKBUFX2M)                                        0.08       0.82 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.82 f
  U1_REG_FILE/U180/Y (CLKBUFX2M)                          0.38       1.20 f
  U1_REG_FILE/U339/Y (MX4X1M)                             0.25       1.45 f
  U1_REG_FILE/U372/Y (MX4X1M)                             0.12       1.58 f
  U1_REG_FILE/U371/Y (AND2X2M)                            0.06       1.64 f
  U1_REG_FILE/o_RdData_reg[5]/D (SDFFRQX2M)               0.00       1.64 f
  data arrival time                                                  1.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[5]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        8.02


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U125/Y (AOI2BB1X2M)                       0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.74 f
  U5/Y (CLKBUFX2M)                                        0.08       0.82 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.82 f
  U1_REG_FILE/U179/Y (CLKBUFX2M)                          0.38       1.20 f
  U1_REG_FILE/U338/Y (MX4X1M)                             0.25       1.45 f
  U1_REG_FILE/U368/Y (MX4X1M)                             0.12       1.58 f
  U1_REG_FILE/U367/Y (AND2X2M)                            0.06       1.64 f
  U1_REG_FILE/o_RdData_reg[4]/D (SDFFRQX2M)               0.00       1.64 f
  data arrival time                                                  1.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[4]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        8.02


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U125/Y (AOI2BB1X2M)                       0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.74 f
  U5/Y (CLKBUFX2M)                                        0.08       0.82 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.82 f
  U1_REG_FILE/U179/Y (CLKBUFX2M)                          0.38       1.20 f
  U1_REG_FILE/U337/Y (MX4X1M)                             0.25       1.45 f
  U1_REG_FILE/U364/Y (MX4X1M)                             0.12       1.58 f
  U1_REG_FILE/U363/Y (AND2X2M)                            0.06       1.64 f
  U1_REG_FILE/o_RdData_reg[3]/D (SDFFRQX2M)               0.00       1.64 f
  data arrival time                                                  1.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[3]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        8.02


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U125/Y (AOI2BB1X2M)                       0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.74 f
  U5/Y (CLKBUFX2M)                                        0.08       0.82 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.82 f
  U1_REG_FILE/U179/Y (CLKBUFX2M)                          0.38       1.20 f
  U1_REG_FILE/U336/Y (MX4X1M)                             0.25       1.45 f
  U1_REG_FILE/U360/Y (MX4X1M)                             0.12       1.58 f
  U1_REG_FILE/U359/Y (AND2X2M)                            0.06       1.64 f
  U1_REG_FILE/o_RdData_reg[2]/D (SDFFRQX2M)               0.00       1.64 f
  data arrival time                                                  1.64

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[2]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        8.02


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U125/Y (AOI2BB1X2M)                       0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.74 f
  U5/Y (CLKBUFX2M)                                        0.08       0.82 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.82 f
  U1_REG_FILE/U181/Y (CLKBUFX2M)                          0.27       1.10 f
  U1_REG_FILE/U335/Y (MX4X1M)                             0.21       1.31 f
  U1_REG_FILE/U356/Y (MX4X1M)                             0.12       1.43 f
  U1_REG_FILE/U355/Y (AND2X2M)                            0.06       1.49 f
  U1_REG_FILE/o_RdData_reg[1]/D (SDFFRQX2M)               0.00       1.49 f
  data arrival time                                                  1.49

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[1]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        8.16


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/o_RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U125/Y (AOI2BB1X2M)                       0.10       0.74 f
  U2_CONTROLLER/o_Address[0] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.74 f
  U5/Y (CLKBUFX2M)                                        0.08       0.82 f
  U1_REG_FILE/i_Address[0] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.82 f
  U1_REG_FILE/U181/Y (CLKBUFX2M)                          0.27       1.10 f
  U1_REG_FILE/U334/Y (MX4X1M)                             0.21       1.31 f
  U1_REG_FILE/U352/Y (MX4X1M)                             0.12       1.43 f
  U1_REG_FILE/U351/Y (AND2X2M)                            0.06       1.49 f
  U1_REG_FILE/o_RdData_reg[0]/D (SDFFRQX2M)               0.00       1.49 f
  data arrival time                                                  1.49

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/o_RdData_reg[0]/CK (SDFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        8.16


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/Reg_File_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U31/Y (NOR3X6M)                           0.34       0.98 r
  U2_CONTROLLER/o_Address[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.98 r
  U1_REG_FILE/i_Address[3] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.98 r
  U1_REG_FILE/U199/Y (AND2X2M)                            0.06       1.04 r
  U1_REG_FILE/U165/Y (AND2X2M)                            0.08       1.12 r
  U1_REG_FILE/U178/Y (NAND2X2M)                           0.02       1.14 f
  U1_REG_FILE/U177/Y (CLKBUFX2M)                          0.13       1.28 f
  U1_REG_FILE/U333/Y (OAI2BB2X1M)                         0.12       1.39 f
  U1_REG_FILE/Reg_File_reg[15][7]/D (SDFFRQX2M)           0.00       1.39 f
  data arrival time                                                  1.39

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/Reg_File_reg[15][7]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        8.26


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/Reg_File_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U31/Y (NOR3X6M)                           0.34       0.98 r
  U2_CONTROLLER/o_Address[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.98 r
  U1_REG_FILE/i_Address[3] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.98 r
  U1_REG_FILE/U199/Y (AND2X2M)                            0.06       1.04 r
  U1_REG_FILE/U165/Y (AND2X2M)                            0.08       1.12 r
  U1_REG_FILE/U178/Y (NAND2X2M)                           0.02       1.14 f
  U1_REG_FILE/U177/Y (CLKBUFX2M)                          0.13       1.28 f
  U1_REG_FILE/U332/Y (OAI2BB2X1M)                         0.12       1.39 f
  U1_REG_FILE/Reg_File_reg[15][6]/D (SDFFRQX2M)           0.00       1.39 f
  data arrival time                                                  1.39

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/Reg_File_reg[15][6]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        8.26


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/Reg_File_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U31/Y (NOR3X6M)                           0.34       0.98 r
  U2_CONTROLLER/o_Address[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.98 r
  U1_REG_FILE/i_Address[3] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.98 r
  U1_REG_FILE/U199/Y (AND2X2M)                            0.06       1.04 r
  U1_REG_FILE/U165/Y (AND2X2M)                            0.08       1.12 r
  U1_REG_FILE/U178/Y (NAND2X2M)                           0.02       1.14 f
  U1_REG_FILE/U177/Y (CLKBUFX2M)                          0.13       1.28 f
  U1_REG_FILE/U331/Y (OAI2BB2X1M)                         0.12       1.39 f
  U1_REG_FILE/Reg_File_reg[15][5]/D (SDFFRQX2M)           0.00       1.39 f
  data arrival time                                                  1.39

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/Reg_File_reg[15][5]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        8.26


  Startpoint: U2_CONTROLLER/present_state_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U1_REG_FILE/Reg_File_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U2_CONTROLLER/present_state_reg[4]/CK (SDFFRX1M)        0.00       0.00 r
  U2_CONTROLLER/present_state_reg[4]/Q (SDFFRX1M)         0.20       0.20 f
  U2_CONTROLLER/U36/Y (NOR2X2M)                           0.15       0.35 r
  U2_CONTROLLER/U63/Y (NAND2X2M)                          0.04       0.40 f
  U2_CONTROLLER/U33/Y (OAI31X1M)                          0.18       0.57 r
  U2_CONTROLLER/U54/Y (NOR2X2M)                           0.07       0.64 f
  U2_CONTROLLER/U31/Y (NOR3X6M)                           0.34       0.98 r
  U2_CONTROLLER/o_Address[3] (SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4_test_1)
                                                          0.00       0.98 r
  U1_REG_FILE/i_Address[3] (Register_File_REG_WIDTH8_ADDR_WIDTH4_test_1)
                                                          0.00       0.98 r
  U1_REG_FILE/U199/Y (AND2X2M)                            0.06       1.04 r
  U1_REG_FILE/U165/Y (AND2X2M)                            0.08       1.12 r
  U1_REG_FILE/U178/Y (NAND2X2M)                           0.02       1.14 f
  U1_REG_FILE/U177/Y (CLKBUFX2M)                          0.13       1.28 f
  U1_REG_FILE/U330/Y (OAI2BB2X1M)                         0.12       1.39 f
  U1_REG_FILE/Reg_File_reg[15][4]/D (SDFFRQX2M)           0.00       1.39 f
  data arrival time                                                  1.39

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U1_REG_FILE/Reg_File_reg[15][4]/CK (SDFFRQX2M)          0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        8.26


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: STP_ERR (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/Q (SDFFRQX1M)
                                                          0.15       0.15 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U5/Y (INVX2M)        0.03       0.18 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U6/Y (INVX8M)        0.35       0.53 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err (RX_STOP_CHECK_test_1)
                                                          0.00       0.53 r
  U3_UART_INTERFACE/U1_RX/stp_err (UART_RX_test_1)        0.00       0.53 r
  U3_UART_INTERFACE/o_stp_err (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.53 r
  STP_ERR (out)                                           0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      216.30


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8_test_1)     0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX_test_1)          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U27/Y (CLKINVX1M)
                                                          0.03      54.32 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U22/Y (MXI2X1M)
                                                          0.09      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampled_bit (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/sampled_bit (RX_PARITY_CHECK_test_1)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U10/Y (CLKXOR2X2M)
                                                          0.09      54.51 f
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U8/Y (AOI22XLM)      0.12      54.63 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U7/Y (NOR2BX2M)      0.02      54.64 f
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/D (SDFFRQX2M)
                                                          0.00      54.64 f
  data arrival time                                                 54.64

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -54.64
  --------------------------------------------------------------------------
  slack (MET)                                                      216.31


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: PAR_ERR (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err_reg/Q (SDFFRQX2M)
                                                          0.14       0.14 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U5/Y (INVX2M)        0.03       0.17 f
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/U6/Y (INVX8M)        0.35       0.53 r
  U3_UART_INTERFACE/U1_RX/U0_PAR_CHK/par_err (RX_PARITY_CHECK_test_1)
                                                          0.00       0.53 r
  U3_UART_INTERFACE/U1_RX/par_err (UART_RX_test_1)        0.00       0.53 r
  U3_UART_INTERFACE/o_par_err (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.53 r
  PAR_ERR (out)                                           0.00       0.53 r
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      216.31


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8_test_1)     0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX_test_1)          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U27/Y (CLKINVX1M)
                                                          0.03      54.32 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U22/Y (MXI2X1M)
                                                          0.09      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampled_bit (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/sampled_bit (RX_STOP_CHECK_test_1)
                                                          0.00      54.42 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U8/Y (AOI2BB2XLM)
                                                          0.10      54.52 r
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/U7/Y (NOR2BX2M)      0.02      54.53 f
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/D (SDFFRQX1M)
                                                          0.00      54.53 f
  data arrival time                                                 54.53

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_STP_CHK/stp_err_reg/CK (SDFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.14     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -54.53
  --------------------------------------------------------------------------
  slack (MET)                                                      216.42


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8_test_1)     0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX_test_1)          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U27/Y (CLKINVX1M)
                                                          0.04      54.33 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U22/Y (MXI2X1M)
                                                          0.05      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampled_bit (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/sampled_bit (RX_DESERIALIZER_test_1)
                                                          0.00      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U9/Y (OAI2BB2X1M)      0.10      54.48 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/D (SDFFRQX2M)
                                                          0.00      54.48 f
  data arrival time                                                 54.48

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[7]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -54.48
  --------------------------------------------------------------------------
  slack (MET)                                                      216.47


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8_test_1)     0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX_test_1)          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U27/Y (CLKINVX1M)
                                                          0.04      54.33 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U22/Y (MXI2X1M)
                                                          0.05      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/sampled_bit (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/sampled_bit (RX_START_CHECK_test_1)
                                                          0.00      54.38 f
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/U4/Y (AND2X2M)      0.08      54.46 f
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/D (SDFFRQX2M)
                                                          0.00      54.46 f
  data arrival time                                                 54.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_STRT_CKH/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -54.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.49


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8_test_1)     0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX_test_1)          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U53/Y (CLKNAND2X2M)
                                                          0.05      54.34 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U44/Y (MXI2X1M)
                                                          0.03      54.37 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/D (SDFFRQX2M)
                                                          0.00      54.37 f
  data arrival time                                                 54.37

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -54.37
  --------------------------------------------------------------------------
  slack (MET)                                                      216.58


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8_test_1)     0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX_test_1)          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U53/Y (CLKNAND2X2M)
                                                          0.05      54.34 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U34/Y (MXI2X1M)
                                                          0.03      54.37 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/D (SDFFRQX2M)
                                                          0.00      54.37 f
  data arrival time                                                 54.37

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -54.37
  --------------------------------------------------------------------------
  slack (MET)                                                      216.58


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.03      54.29 f
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8_test_1)     0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX_test_1)          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/RX_IN (RX_DATA_SAMPLING_test_1)
                                                          0.00      54.29 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U53/Y (CLKNAND2X2M)
                                                          0.05      54.34 r
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/U30/Y (MXI2X1M)
                                                          0.03      54.37 f
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/D (SDFFRQX1M)
                                                          0.00      54.37 f
  data arrival time                                                 54.37

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DATA_SAMP/samples_reg[2]/CK (SDFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -54.37
  --------------------------------------------------------------------------
  slack (MET)                                                      216.58


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.04      54.30 r
  U3_UART_INTERFACE/i_RX_IN (UART_DATA_WIDTH8_test_1)     0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/RX_IN (UART_RX_test_1)          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/RX_IN (RX_FSM_test_1)
                                                          0.00      54.30 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U9/Y (OAI221XLM)         0.06      54.36 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/D (SDFFRQX2M)
                                                          0.00      54.36 f
  data arrival time                                                 54.36

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -54.36
  --------------------------------------------------------------------------
  slack (MET)                                                      216.58


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U6/Y (INVXLM)            0.07       0.72 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U7/Y (NOR2X2M)           0.06       0.79 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.89 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.94 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U11/Y (OAI2BB2X1M)     0.09       1.03 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.03 f
  data arrival time                                                  1.03

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                      269.92


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U13/Y (NAND4XLM)         0.14       0.80 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U19/Y (OAI33XLM)         0.21       1.02 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U17/Y (NAND2BX2M)        0.05       1.06 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/D (SDFFRQX2M)
                                                          0.00       1.06 r
  data arrival time                                                  1.06

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.09     271.01
  data required time                                               271.01
  --------------------------------------------------------------------------
  data required time                                               271.01
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                      269.95


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U13/Y (NAND4XLM)         0.14       0.80 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U16/Y (OAI21X2M)         0.09       0.89 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U14/Y (OAI211XLM)        0.05       0.94 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]/D (SDFFRQX2M)
                                                          0.00       0.94 f
  data arrival time                                                  0.94

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U1_FSM/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.16     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                      270.00


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U6/Y (INVXLM)            0.07       0.72 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U7/Y (NOR2X2M)           0.06       0.79 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.89 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.94 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U7/Y (OAI22X1M)        0.05       0.99 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/D (SDFFRQX2M)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[5]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.09     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U6/Y (INVXLM)            0.07       0.72 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U7/Y (NOR2X2M)           0.06       0.79 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.89 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.94 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U3/Y (OAI22X1M)        0.05       0.99 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/D (SDFFRQX2M)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.09     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U6/Y (INVXLM)            0.07       0.72 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U7/Y (NOR2X2M)           0.06       0.79 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.89 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.94 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U6/Y (OAI22X1M)        0.05       0.99 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/D (SDFFRQX2M)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[4]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.09     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U6/Y (INVXLM)            0.07       0.72 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U7/Y (NOR2X2M)           0.06       0.79 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.89 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.94 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U5/Y (OAI22X1M)        0.05       0.99 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/D (SDFFRQX2M)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[3]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.09     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U6/Y (INVXLM)            0.07       0.72 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U7/Y (NOR2X2M)           0.06       0.79 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.89 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.94 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U8/Y (OAI22X1M)        0.05       0.99 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/D (SDFFRQX2M)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[6]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.09     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/bit_done (RX_EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/bit_done (RX_FSM_test_1)
                                                          0.00       0.66 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/U6/Y (INVXLM)            0.07       0.72 f
  U3_UART_INTERFACE/U1_RX/U1_FSM/U7/Y (NOR2X2M)           0.06       0.79 r
  U3_UART_INTERFACE/U1_RX/U1_FSM/deser_en (RX_FSM_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/deser_en (RX_DESERIALIZER_test_1)
                                                          0.00       0.79 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U10/Y (CLKBUFX2M)      0.10       0.89 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/U2/Y (INVX2M)          0.05       0.94 f
  U3_UART_INTERFACE/U1_RX/U0_DESER/U4/Y (OAI22X1M)        0.05       0.99 r
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/D (SDFFRQX2M)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_DESER/de_serializer_reg[2]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.09     271.00
  data required time                                               271.00
  --------------------------------------------------------------------------
  data required time                                               271.00
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                      270.01


  Startpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/Q (SDFFRQX2M)
                                                          0.21       0.21 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U48/Y (NOR2BX1M)
                                                          0.09       0.29 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U49/Y (OAI2B2X1M)
                                                          0.09       0.39 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U50/Y (CLKNAND2X2M)
                                                          0.04       0.42 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U53/Y (NOR4X1M)
                                                          0.24       0.66 r
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U6/Y (NOR2XLM)
                                                          0.06       0.72 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/U21/Y (AO22X1M)
                                                          0.17       0.89 f
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/D (SDFFRQX2M)
                                                          0.00       0.89 f
  data arrival time                                                  0.89

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U3_UART_INTERFACE/U1_RX/U0_EB_COUNTER/edge_cnt_reg_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      270.06


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/Q (SDFFRQX2M)
                                                          0.16       0.16 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/U10/Y (BUFX16M)       0.22       0.38 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT (TX_OUTPUT_test_1)
                                                          0.00       0.38 r
  U3_UART_INTERFACE/U0_TX/TX_OUT (UART_TX_test_1)         0.00       0.38 r
  U3_UART_INTERFACE/o_TX_OUT (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.38 r
  U17/Y (CLKBUFX8M)                                       0.44       0.82 r
  TX_OUT (out)                                            0.00       0.82 r
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                     6944.19


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (AND3X2M)           0.14       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM_test_1)     0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER_test_1)
                                                          0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (NOR2X2M)          0.15       1.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (NOR2X2M)          0.05       1.23 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U42/Y (AO22X1M)          0.13       1.36 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]/D (SDFFRQX1M)
                                                          0.00       1.36 f
  data arrival time                                                  1.36

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[7]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.80


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (AND3X2M)           0.14       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM_test_1)     0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER_test_1)
                                                          0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (NOR2X2M)          0.15       1.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (NOR2X2M)          0.05       1.23 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U40/Y (OAI2BB1X2M)       0.08       1.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/D (SDFFRQX1M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[6]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.85


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (AND3X2M)           0.14       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM_test_1)     0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER_test_1)
                                                          0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (NOR2X2M)          0.15       1.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (NOR2X2M)          0.05       1.23 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U38/Y (OAI2BB1X2M)       0.08       1.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/D (SDFFRQX1M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[5]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.85


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (AND3X2M)           0.14       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM_test_1)     0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER_test_1)
                                                          0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (NOR2X2M)          0.15       1.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (NOR2X2M)          0.05       1.23 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U36/Y (OAI2BB1X2M)       0.08       1.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/D (SDFFRQX1M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[4]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.85


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (AND3X2M)           0.14       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM_test_1)     0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER_test_1)
                                                          0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (NOR2X2M)          0.15       1.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (NOR2X2M)          0.05       1.23 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U34/Y (OAI2BB1X2M)       0.08       1.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/D (SDFFRQX1M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[3]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.85


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (AND3X2M)           0.14       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM_test_1)     0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER_test_1)
                                                          0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (NOR2X2M)          0.15       1.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (NOR2X2M)          0.05       1.23 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U32/Y (OAI2BB1X2M)       0.08       1.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/D (SDFFRQX1M)
                                                          0.00       1.31 f
  data arrival time                                                  1.31

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[2]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.85


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (AND3X2M)           0.14       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM_test_1)     0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER_test_1)
                                                          0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (NOR2X2M)          0.15       1.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (NOR2X2M)          0.05       1.23 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U30/Y (OAI2BB1X2M)       0.07       1.30 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]/D (SDFFRQX1M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[1]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.86


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U9/Y (AND3X2M)           0.14       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/load (TX_FSM_test_1)     0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/load (TX_SERIALIZER_test_1)
                                                          0.00       1.04 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U25/Y (NOR2X2M)          0.15       1.18 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U26/Y (NOR2X2M)          0.05       1.23 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U28/Y (OAI2BB1X2M)       0.07       1.30 f
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/D (SDFFRQX1M)
                                                          0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/serializer_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.86


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/Q (SDFFRX1M)
                                                          0.21       0.21 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_addr[0] (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.21 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/rd_addr[0] (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8_test_1)
                                                          0.00       0.21 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U183/Y (CLKBUFX2M)       0.28       0.49 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U160/Y (MX4X1M)          0.21       0.70 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/U159/Y (MX2X2M)          0.10       0.80 f
  U4_ASYNCHRONOUS_FIFO/U2_MEMORY/rd_data[6] (ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8_test_1)
                                                          0.00       0.80 f
  U4_ASYNCHRONOUS_FIFO/o_RD_DATA[6] (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.80 f
  U3_UART_INTERFACE/i_TX_IN[6] (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.80 f
  U3_UART_INTERFACE/U0_TX/P_DATA[6] (UART_TX_test_1)      0.00       0.80 f
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/P_DATA[6] (TX_PARITY_CALC_test_1)
                                                          0.00       0.80 f
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/U5/Y (CLKXOR2X2M)
                                                          0.09       0.89 f
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/U4/Y (XOR3XLM)      0.10       0.99 r
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/U7/Y (XOR3XLM)      0.17       1.16 r
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/U6/Y (OAI2BB2X1M)
                                                          0.03       1.19 f
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg/D (SDFFRQX1M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_PAR_CALC/par_bit_reg/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.97


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/Q (SDFFRX1M)
                                                          0.50       0.50 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U28/Y (NAND2X2M)     0.03       0.53 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U15/Y (OAI32X1M)     0.11       0.64 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U16/Y (AOI33X2M)     0.07       0.71 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U24/Y (OAI33X2M)     0.16       0.88 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/rd_empty (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00       0.88 r
  U4_ASYNCHRONOUS_FIFO/o_EMPTY (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00       0.88 r
  U8/Y (INVX2M)                                           0.02       0.90 f
  U3_UART_INTERFACE/i_TX_Data_Valid (UART_DATA_WIDTH8_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/Data_Valid (UART_TX_test_1)     0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/Data_Valid (TX_FSM_test_1)
                                                          0.00       0.90 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U11/Y (AOI31X2M)         0.09       0.99 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U10/Y (OAI21X2M)         0.03       1.01 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/D (SDFFRX1M)
                                                          0.00       1.01 f
  data arrival time                                                  1.01

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.16    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.14


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/Q (SDFFRX1M)
                                                          0.37       0.37 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (XNOR2X2M)     0.08       0.45 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U17/Y (XNOR2X2M)     0.08       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U30/Y (NAND4X2M)     0.04       0.57 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U29/Y (NAND2X2M)     0.06       0.63 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NOR2X2M)      0.02       0.65 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (AND2X1M)       0.09       0.74 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U22/Y (NAND3X2M)     0.05       0.79 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U21/Y (OAI211X2M)
                                                          0.03       0.82 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/D (SDFFRX1M)
                                                          0.00       0.82 f
  data arrival time                                                  0.82

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/CK (SDFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.16    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.33


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/Q (SDFFRX1M)
                                                          0.37       0.37 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (XNOR2X2M)     0.08       0.45 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U17/Y (XNOR2X2M)     0.08       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U30/Y (NAND4X2M)     0.04       0.57 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U29/Y (NAND2X2M)     0.06       0.63 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NOR2X2M)      0.02       0.65 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U7/Y (AND2X1M)       0.09       0.74 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U12/Y (XNOR2X2M)     0.07       0.81 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/D (SDFFRX1M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (SDFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.16    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.34


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/Q (SDFFRX1M)
                                                          0.37       0.37 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (XNOR2X2M)     0.06       0.42 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U17/Y (XNOR2X2M)     0.08       0.51 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U30/Y (NAND4X2M)     0.04       0.54 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U29/Y (NAND2X2M)     0.04       0.58 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U23/Y (NOR2X2M)      0.05       0.63 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U13/Y (OAI22X1M)     0.04       0.67 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/D (SDFFRX1M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.16    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.47


  Startpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/Q (SDFFRX1M)
                                                          0.37       0.37 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U19/Y (XNOR2X2M)     0.08       0.45 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U17/Y (XNOR2X2M)     0.08       0.53 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U30/Y (NAND4X2M)     0.04       0.57 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U29/Y (NAND2X2M)     0.06       0.63 r
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/U37/Y (XNOR2X2M)     0.04       0.67 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/D (SDFFRX1M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/CK (SDFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.16    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.48


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/Q (SDFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U19/Y (NAND3X2M)         0.08       0.28 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U13/Y (INVX2M)           0.03       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/ser_en (TX_FSM_test_1)
                                                          0.00       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/ser_en (TX_SERIALIZER_test_1)
                                                          0.00       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U27/Y (INVX2M)           0.05       0.36 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U46/Y (NOR2X2M)          0.02       0.38 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U44/Y (OAI2BB2X1M)       0.09       0.46 f
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/D (SDFFRX1M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[2]/CK (SDFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.16    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.68


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[0]/Q (SDFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U20/Y (NOR2X2M)          0.09       0.29 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/mux_sel[0] (TX_FSM_test_1)
                                                          0.00       0.29 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/mux_sel[0] (TX_OUTPUT_test_1)
                                                          0.00       0.29 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/U5/Y (INVX2M)         0.02       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/U9/Y (AOI22X1M)       0.07       0.38 r
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/U6/Y (OAI221X1M)      0.06       0.44 f
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/D (SDFFRQX2M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_OUTPUT/TX_OUT_reg/CK (SDFFRQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.72


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U5_RD_INC_PULSE_GEN/enable_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/Q (SDFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U19/Y (NAND3X2M)         0.08       0.28 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U13/Y (INVX2M)           0.03       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U12/Y (OR3X2M)           0.09       0.40 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/busy (TX_FSM_test_1)     0.00       0.40 f
  U3_UART_INTERFACE/U0_TX/busy (UART_TX_test_1)           0.00       0.40 f
  U3_UART_INTERFACE/o_busy (UART_DATA_WIDTH8_test_1)      0.00       0.40 f
  U5_RD_INC_PULSE_GEN/i_pulse_en (PULSE_GEN_test_1)       0.00       0.40 f
  U5_RD_INC_PULSE_GEN/enable_flop_reg/D (SDFFRQX1M)       0.00       0.40 f
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U5_RD_INC_PULSE_GEN/enable_flop_reg/CK (SDFFRQX1M)      0.00    8681.30 r
  library setup time                                     -0.15    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.76


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/Q (SDFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U19/Y (NAND3X2M)         0.08       0.28 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U13/Y (INVX2M)           0.03       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/ser_en (TX_FSM_test_1)
                                                          0.00       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/ser_en (TX_SERIALIZER_test_1)
                                                          0.00       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U27/Y (INVX2M)           0.05       0.36 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U47/Y (NOR2X2M)          0.02       0.38 f
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/D (SDFFRX1M)
                                                          0.00       0.38 f
  data arrival time                                                  0.38

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[1]/CK (SDFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.15    8681.15
  data required time                                              8681.15
  --------------------------------------------------------------------------
  data required time                                              8681.15
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.77


  Startpoint: U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/current_state_reg[1]/Q (SDFFRX1M)
                                                          0.20       0.20 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/U19/Y (NAND3X2M)         0.08       0.28 r
  U3_UART_INTERFACE/U0_TX/U0_FSM/U13/Y (INVX2M)           0.03       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_FSM/ser_en (TX_FSM_test_1)
                                                          0.00       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/ser_en (TX_SERIALIZER_test_1)
                                                          0.00       0.31 f
  U3_UART_INTERFACE/U0_TX/U0_SER/U27/Y (INVX2M)           0.05       0.36 r
  U3_UART_INTERFACE/U0_TX/U0_SER/U46/Y (NOR2X2M)          0.02       0.38 f
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.38 f
  data arrival time                                                  0.38

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U3_UART_INTERFACE/U0_TX/U0_SER/count_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.14    8681.16
  data required time                                              8681.16
  --------------------------------------------------------------------------
  data required time                                              8681.16
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.78


  Startpoint: U9_RX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[1]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/add_32/A[1] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.19 f
  U9_RX_CLK_DIV/add_32/U1_1_1/CO (ADDHX1M)                0.09       0.28 f
  U9_RX_CLK_DIV/add_32/U1_1_2/CO (ADDHX1M)                0.08       0.36 f
  U9_RX_CLK_DIV/add_32/U1_1_3/CO (ADDHX1M)                0.08       0.44 f
  U9_RX_CLK_DIV/add_32/U1_1_4/CO (ADDHX1M)                0.08       0.51 f
  U9_RX_CLK_DIV/add_32/U1_1_5/CO (ADDHX1M)                0.08       0.59 f
  U9_RX_CLK_DIV/add_32/U1/Y (CLKXOR2X2M)                  0.06       0.65 f
  U9_RX_CLK_DIV/add_32/SUM[6] (CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0)
                                                          0.00       0.65 f
  U9_RX_CLK_DIV/U15/Y (AO22X1M)                           0.14       0.80 f
  U9_RX_CLK_DIV/count_reg[6]/D (SDFFRQX2M)                0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[6]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                      270.15


  Startpoint: U10_TX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[1]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/add_32/A[1] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.19 f
  U10_TX_CLK_DIV/add_32/U1_1_1/CO (ADDHX1M)               0.09       0.28 f
  U10_TX_CLK_DIV/add_32/U1_1_2/CO (ADDHX1M)               0.08       0.36 f
  U10_TX_CLK_DIV/add_32/U1_1_3/CO (ADDHX1M)               0.08       0.44 f
  U10_TX_CLK_DIV/add_32/U1_1_4/CO (ADDHX1M)               0.08       0.51 f
  U10_TX_CLK_DIV/add_32/U1_1_5/CO (ADDHX1M)               0.08       0.59 f
  U10_TX_CLK_DIV/add_32/U1/Y (CLKXOR2X2M)                 0.06       0.65 f
  U10_TX_CLK_DIV/add_32/SUM[6] (CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0)
                                                          0.00       0.65 f
  U10_TX_CLK_DIV/U14/Y (AO22X1M)                          0.14       0.80 f
  U10_TX_CLK_DIV/count_reg[6]/D (SDFFRQX2M)               0.00       0.80 f
  data arrival time                                                  0.80

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[6]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                      270.15


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/U47/Y (NOR2BX1M)                          0.08       0.27 f
  U9_RX_CLK_DIV/U48/Y (OAI2B2X1M)                         0.09       0.36 r
  U9_RX_CLK_DIV/U49/Y (NAND4BX1M)                         0.05       0.42 f
  U9_RX_CLK_DIV/U55/Y (NOR2X1M)                           0.06       0.47 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.53 f
  U9_RX_CLK_DIV/U9/Y (AND2X2M)                            0.08       0.62 f
  U9_RX_CLK_DIV/U11/Y (AO22X1M)                           0.15       0.77 f
  U9_RX_CLK_DIV/count_reg[2]/D (SDFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[2]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/U47/Y (NOR2BX1M)                          0.08       0.27 f
  U9_RX_CLK_DIV/U48/Y (OAI2B2X1M)                         0.09       0.36 r
  U9_RX_CLK_DIV/U49/Y (NAND4BX1M)                         0.05       0.42 f
  U9_RX_CLK_DIV/U55/Y (NOR2X1M)                           0.06       0.47 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.53 f
  U9_RX_CLK_DIV/U9/Y (AND2X2M)                            0.08       0.62 f
  U9_RX_CLK_DIV/U10/Y (AO22X1M)                           0.15       0.77 f
  U9_RX_CLK_DIV/count_reg[1]/D (SDFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/U47/Y (NOR2BX1M)                          0.08       0.27 f
  U9_RX_CLK_DIV/U48/Y (OAI2B2X1M)                         0.09       0.36 r
  U9_RX_CLK_DIV/U49/Y (NAND4BX1M)                         0.05       0.42 f
  U9_RX_CLK_DIV/U55/Y (NOR2X1M)                           0.06       0.47 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.53 f
  U9_RX_CLK_DIV/U9/Y (AND2X2M)                            0.08       0.62 f
  U9_RX_CLK_DIV/U16/Y (AO22X1M)                           0.15       0.77 f
  U9_RX_CLK_DIV/count_reg[0]/D (SDFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/U47/Y (NOR2BX1M)                          0.08       0.27 f
  U9_RX_CLK_DIV/U48/Y (OAI2B2X1M)                         0.09       0.36 r
  U9_RX_CLK_DIV/U49/Y (NAND4BX1M)                         0.05       0.42 f
  U9_RX_CLK_DIV/U55/Y (NOR2X1M)                           0.06       0.47 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.53 f
  U9_RX_CLK_DIV/U9/Y (AND2X2M)                            0.08       0.62 f
  U9_RX_CLK_DIV/U14/Y (AO22X1M)                           0.15       0.77 f
  U9_RX_CLK_DIV/count_reg[5]/D (SDFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[5]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/U47/Y (NOR2BX1M)                          0.08       0.27 f
  U9_RX_CLK_DIV/U48/Y (OAI2B2X1M)                         0.09       0.36 r
  U9_RX_CLK_DIV/U49/Y (NAND4BX1M)                         0.05       0.42 f
  U9_RX_CLK_DIV/U55/Y (NOR2X1M)                           0.06       0.47 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.53 f
  U9_RX_CLK_DIV/U9/Y (AND2X2M)                            0.08       0.62 f
  U9_RX_CLK_DIV/U13/Y (AO22X1M)                           0.15       0.77 f
  U9_RX_CLK_DIV/count_reg[4]/D (SDFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[4]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/U47/Y (NOR2BX1M)                          0.08       0.27 f
  U9_RX_CLK_DIV/U48/Y (OAI2B2X1M)                         0.09       0.36 r
  U9_RX_CLK_DIV/U49/Y (NAND4BX1M)                         0.05       0.42 f
  U9_RX_CLK_DIV/U55/Y (NOR2X1M)                           0.06       0.47 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.53 f
  U9_RX_CLK_DIV/U9/Y (AND2X2M)                            0.08       0.62 f
  U9_RX_CLK_DIV/U12/Y (AO22X1M)                           0.15       0.77 f
  U9_RX_CLK_DIV/count_reg[3]/D (SDFFRQX2M)                0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[3]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/U46/Y (NOR2BX1M)                         0.08       0.27 f
  U10_TX_CLK_DIV/U47/Y (OAI2B2X1M)                        0.09       0.36 r
  U10_TX_CLK_DIV/U48/Y (NAND4BX1M)                        0.05       0.42 f
  U10_TX_CLK_DIV/U54/Y (NOR2X1M)                          0.06       0.47 r
  U10_TX_CLK_DIV/U4/Y (OAI2B2X1M)                         0.06       0.53 f
  U10_TX_CLK_DIV/U8/Y (AND2X2M)                           0.08       0.62 f
  U10_TX_CLK_DIV/U10/Y (AO22X1M)                          0.15       0.77 f
  U10_TX_CLK_DIV/count_reg[2]/D (SDFFRQX2M)               0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[2]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/U46/Y (NOR2BX1M)                         0.08       0.27 f
  U10_TX_CLK_DIV/U47/Y (OAI2B2X1M)                        0.09       0.36 r
  U10_TX_CLK_DIV/U48/Y (NAND4BX1M)                        0.05       0.42 f
  U10_TX_CLK_DIV/U54/Y (NOR2X1M)                          0.06       0.47 r
  U10_TX_CLK_DIV/U4/Y (OAI2B2X1M)                         0.06       0.53 f
  U10_TX_CLK_DIV/U8/Y (AND2X2M)                           0.08       0.62 f
  U10_TX_CLK_DIV/U9/Y (AO22X1M)                           0.15       0.77 f
  U10_TX_CLK_DIV/count_reg[1]/D (SDFFRQX2M)               0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/U46/Y (NOR2BX1M)                         0.08       0.27 f
  U10_TX_CLK_DIV/U47/Y (OAI2B2X1M)                        0.09       0.36 r
  U10_TX_CLK_DIV/U48/Y (NAND4BX1M)                        0.05       0.42 f
  U10_TX_CLK_DIV/U54/Y (NOR2X1M)                          0.06       0.47 r
  U10_TX_CLK_DIV/U4/Y (OAI2B2X1M)                         0.06       0.53 f
  U10_TX_CLK_DIV/U8/Y (AND2X2M)                           0.08       0.62 f
  U10_TX_CLK_DIV/U15/Y (AO22X1M)                          0.15       0.77 f
  U10_TX_CLK_DIV/count_reg[0]/D (SDFFRQX2M)               0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/U46/Y (NOR2BX1M)                         0.08       0.27 f
  U10_TX_CLK_DIV/U47/Y (OAI2B2X1M)                        0.09       0.36 r
  U10_TX_CLK_DIV/U48/Y (NAND4BX1M)                        0.05       0.42 f
  U10_TX_CLK_DIV/U54/Y (NOR2X1M)                          0.06       0.47 r
  U10_TX_CLK_DIV/U4/Y (OAI2B2X1M)                         0.06       0.53 f
  U10_TX_CLK_DIV/U8/Y (AND2X2M)                           0.08       0.62 f
  U10_TX_CLK_DIV/U13/Y (AO22X1M)                          0.15       0.77 f
  U10_TX_CLK_DIV/count_reg[5]/D (SDFFRQX2M)               0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[5]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/U46/Y (NOR2BX1M)                         0.08       0.27 f
  U10_TX_CLK_DIV/U47/Y (OAI2B2X1M)                        0.09       0.36 r
  U10_TX_CLK_DIV/U48/Y (NAND4BX1M)                        0.05       0.42 f
  U10_TX_CLK_DIV/U54/Y (NOR2X1M)                          0.06       0.47 r
  U10_TX_CLK_DIV/U4/Y (OAI2B2X1M)                         0.06       0.53 f
  U10_TX_CLK_DIV/U8/Y (AND2X2M)                           0.08       0.62 f
  U10_TX_CLK_DIV/U12/Y (AO22X1M)                          0.15       0.77 f
  U10_TX_CLK_DIV/count_reg[4]/D (SDFFRQX2M)               0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[4]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/U46/Y (NOR2BX1M)                         0.08       0.27 f
  U10_TX_CLK_DIV/U47/Y (OAI2B2X1M)                        0.09       0.36 r
  U10_TX_CLK_DIV/U48/Y (NAND4BX1M)                        0.05       0.42 f
  U10_TX_CLK_DIV/U54/Y (NOR2X1M)                          0.06       0.47 r
  U10_TX_CLK_DIV/U4/Y (OAI2B2X1M)                         0.06       0.53 f
  U10_TX_CLK_DIV/U8/Y (AND2X2M)                           0.08       0.62 f
  U10_TX_CLK_DIV/U11/Y (AO22X1M)                          0.15       0.77 f
  U10_TX_CLK_DIV/count_reg[3]/D (SDFFRQX2M)               0.00       0.77 f
  data arrival time                                                  0.77

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[3]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.15     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                      270.18


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/U47/Y (NOR2BX1M)                          0.08       0.27 f
  U9_RX_CLK_DIV/U48/Y (OAI2B2X1M)                         0.09       0.36 r
  U9_RX_CLK_DIV/U49/Y (NAND4BX1M)                         0.05       0.42 f
  U9_RX_CLK_DIV/U55/Y (NOR2X1M)                           0.06       0.47 r
  U9_RX_CLK_DIV/U7/Y (OAI2B2X1M)                          0.06       0.53 f
  U9_RX_CLK_DIV/U18/Y (NOR2X2M)                           0.05       0.58 r
  U9_RX_CLK_DIV/U17/Y (CLKXOR2X2M)                        0.11       0.69 f
  U9_RX_CLK_DIV/div_clk_reg/D (SDFFRQX1M)                 0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)                0.00     271.10 r
  library setup time                                     -0.14     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                      270.26


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.19       0.19 f
  U10_TX_CLK_DIV/U46/Y (NOR2BX1M)                         0.08       0.27 f
  U10_TX_CLK_DIV/U47/Y (OAI2B2X1M)                        0.09       0.36 r
  U10_TX_CLK_DIV/U48/Y (NAND4BX1M)                        0.05       0.42 f
  U10_TX_CLK_DIV/U54/Y (NOR2X1M)                          0.06       0.47 r
  U10_TX_CLK_DIV/U4/Y (OAI2B2X1M)                         0.06       0.53 f
  U10_TX_CLK_DIV/U17/Y (NOR2X2M)                          0.05       0.58 r
  U10_TX_CLK_DIV/U16/Y (CLKXOR2X2M)                       0.11       0.69 f
  U10_TX_CLK_DIV/div_clk_reg/D (SDFFRQX1M)                0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.14     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                      270.26


  Startpoint: U9_RX_CLK_DIV/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/div_clk_reg/CK (SDFFRQX1M)                0.00       0.00 r
  U9_RX_CLK_DIV/div_clk_reg/Q (SDFFRQX1M)                 0.19       0.19 f
  U9_RX_CLK_DIV/test_so (CLK_DIV_DIV_RATIO_WIDTH8_test_0)
                                                          0.00       0.19 f
  U10_TX_CLK_DIV/test_si (CLK_DIV_DIV_RATIO_WIDTH8_test_1)
                                                          0.00       0.19 f
  U10_TX_CLK_DIV/count_reg[0]/SI (SDFFRQX2M)              0.00       0.19 f
  data arrival time                                                  0.19

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.18     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                      270.72


  Startpoint: U9_RX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)                0.17       0.17 r
  U9_RX_CLK_DIV/U19/Y (INVX2M)                            0.03       0.20 f
  U9_RX_CLK_DIV/count_reg[1]/SI (SDFFRQX2M)               0.00       0.20 f
  data arrival time                                                  0.20

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                      270.72


  Startpoint: U10_TX_CLK_DIV/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U10_TX_CLK_DIV/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_TX_CLK_DIV/count_reg[0]/CK (SDFFRQX2M)              0.00       0.00 r
  U10_TX_CLK_DIV/count_reg[0]/Q (SDFFRQX2M)               0.17       0.17 r
  U10_TX_CLK_DIV/U18/Y (INVX2M)                           0.03       0.20 f
  U10_TX_CLK_DIV/count_reg[1]/SI (SDFFRQX2M)              0.00       0.20 f
  data arrival time                                                  0.20

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U10_TX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)              0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                      270.72


  Startpoint: U9_RX_CLK_DIV/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U9_RX_CLK_DIV/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_RX_CLK_DIV/count_reg[1]/CK (SDFFRQX2M)               0.00       0.00 r
  U9_RX_CLK_DIV/count_reg[1]/Q (SDFFRQX2M)                0.19       0.19 f
  U9_RX_CLK_DIV/count_reg[2]/SI (SDFFRQX2M)               0.00       0.19 f
  data arrival time                                                  0.19

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U9_RX_CLK_DIV/count_reg[2]/CK (SDFFRQX2M)               0.00     271.10 r
  library setup time                                     -0.18     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                      270.72


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/test_se (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/SE (SDFFRX1M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[0]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.04


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/test_se (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/SE (SDFFRX1M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[1]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.04


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/test_se (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/SE (SDFFRX1M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[2]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.04


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/test_se (ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/SE (SDFFRX1M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U1_READ_BLOCK/read_pointer_reg[3]/CK (SDFFRX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.04


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]/SE (SDFFRQX1M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[3][0]/CK (SDFFRQX1M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_0)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U3_WR_RD_SYNC/sync_chain_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/test_se (ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U4_WR_RD_SYNC/sync_chain_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[3]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/test_se (ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[3]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[3]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[2]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/test_se (ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[2]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[2]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[0]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/test_se (ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[0]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[0]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


  Startpoint: SE (input port clocked by scan_clk)
  Endpoint: U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[1]
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   20.00      20.00 f
  SE (in)                                                 0.02      20.02 f
  U29/Y (CLKINVX3M)                                       0.06      20.08 r
  U30/Y (CLKINVX4M)                                       0.02      20.10 f
  U23/Y (INVX2M)                                          0.03      20.13 r
  U24/Y (CLKINVX4M)                                       0.02      20.15 f
  U21/Y (INVX2M)                                          0.03      20.18 r
  U22/Y (CLKINVX4M)                                       0.02      20.19 f
  U20/Y (INVX2M)                                          0.02      20.22 r
  U19/Y (INVX2M)                                          0.01      20.23 f
  U18/Y (CLKBUFX6M)                                       0.29      20.52 f
  U4_ASYNCHRONOUS_FIFO/test_se (ASYNC_FIFO_DATA_WIDTH8_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/test_se (ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3_test_1)
                                                          0.00      20.52 f
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[1]/SE (SDFFRQX2M)
                                                          0.00      20.52 f
  data arrival time                                                 20.52

  clock scan_clk (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.20      99.80
  U4_ASYNCHRONOUS_FIFO/U0_WRITE_BLOCK/write_pointer_reg[1]/CK (SDFFRQX2M)
                                                          0.00      99.80 r
  library setup time                                     -0.23      99.57
  data required time                                                99.57
  --------------------------------------------------------------------------
  data required time                                                99.57
  data arrival time                                                -20.52
  --------------------------------------------------------------------------
  slack (MET)                                                       79.05


1
