# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Users/86189/Desktop/cod_exp/exp6/CPU_Pipeline_source_code/constrains.xdc

# IP: ip/DPRAM/DPRAM.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==DPRAM || ORIG_REF_NAME==DPRAM} -quiet] -quiet

# IP: ip/ROM/ROM.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ROM || ORIG_REF_NAME==ROM} -quiet] -quiet
