# a-Pipelined-32-bit-MIPS-processor-based-on-Harvard-Architecture.-
A Pipelined 32-bit microarchitecture MIPS processor based on Harvard Architecture with hazard handling both data and control hazards.
