/*
 * HKMicroChip Limited (HKMicroChip) is supplying this software for use with Cortex-M0!
 * @file          hk32f0xxa.h
 * @brief         CMSIS HeaderFile
 * @version       1.0
 * @datatime      2021-05-24 10:08:38(GMT+8:00)
 * @note          Generated by HkSvdFileCon V1.0.4 from hk32f0xx.svd 
 */

#ifndef __HK32F0xxA__
#define __HK32F0xxA__

#ifdef __cplusplus
extern "C" {
#endif

/*****************************************************************************************
*                              Interrupt Number Definition                               *
*****************************************************************************************/
typedef enum
{
/*********************** Cortex-M0 Processor Exceptions Numbers  ************************/
  NonMaskableInt_IRQn       = -14, /* 2 Non Maskable Interrupt */
  HardFault_IRQn            = -13, /* 3 Cortex-M0 Hard Fault Interrupt */
  SVC_IRQn                  = -5,  /* 11 Cortex-M0 SV Call Interrupt */
  PendSV_IRQn               = -2,  /* 14 Cortex-M0 Pend SV Interrupt */
  SysTick_IRQn              = -1,  /* 15 Cortex-M0 System Tick Interrupt */

/************************ HK32F0xxA specific Interrupt Numbers  **************************/
  WWDG_IRQn                  = 0,  /* Window Watchdog interrupt */
  PVD_IRQn                   = 1,  /* PVD through EXTI line detection interrupt */
  RTC_IRQn                   = 2,  /* RTC global interrupt through EXTI 17/19/20 line and LSE CSS interrupt through EXTI 19 (EXTI 17/19/20) */
  FLASH_IRQn                 = 3,  /* Flash global interrupt */
  RCC_IRQn                   = 4,  /* RCC global interrupt */
  EXTI0_1_IRQn               = 5,  /* EXTI0_1_IRQHandler */
  EXTI2_3_IRQn               = 6,  /* EXTI2_3_IRQHandler */
  EXTI4_15_IRQn              = 7,  /* EXTI4_15_IRQHandler */
  LPUART1_IRQn               = 8,  /* LPUART1 gobal interrupt through EXTI 28 */
  DMA1_Channel1_IRQn         = 9,  /* DMA1 Channel1 global interrupt */
  DMA1_Channel2_3_IRQn       = 10, /* DMA1 Channel2 and Channel3 global interrupt */
  DMA1_Channel4_7_IRQn       = 11, /* DMA1 Channel4 to Channel7 global interrupt */
  ADC_COMP_IRQn              = 12, /* ADC and comparator 1 and 2 */
  TIM1_BRK_UP_IRQn           = 13, /* TIM1 Break, update, trigger and */
  TIM1_CC_IRQn               = 14, /* TIM1 Capture Compare interrupt */
  TIM2_IRQn                  = 15, /* TIM2 global interrupt */
  TIM3_IRQn                  = 16, /* TIM3 global interrupt */
  TIM6_IRQn                  = 17, /* TIM6 global interrupt  */
  LPTIM1_IRQn                = 18, /* LPTIMER1 interrupt through EXTI 29  */
  TIM14_IRQn                 = 19, /* TIM14 global interrupt */
  TIM15_IRQn                 = 20, /* TIM15 global interrupt */
  TIM16_IRQn                 = 21, /* TIM16 global interrupt */
  TIM17_IRQn                 = 22, /* TIM17 global interrupt */
  I2C1_IRQn                  = 23, /* I2C1 global interrupt */
  I2C2_IRQn                  = 24, /* I2C2 global interrupt */
  SPI1_IRQn                  = 25, /* SPI1_global_interrupt */
  SPI2_IRQn                  = 26, /* SPI2 global interrupt */
  USART1_IRQn                = 27, /* USART1 global interrupt */
  USART2_IRQn                = 28, /* USART2 global interrupt */
  AES_TRNG_HASH_EAACC_IRQn   = 29, /* AES_TRNG_HASH_EAACC global interrupt RNG global interrupt */
  CAN_IRQn                   = 30, /* CAN gobal interrupt */
  DVSQ_IRQn                  = 31, /* DVSQ global interrupt */
}IRQn_Type;

/*****************************************************************************************
*                         Processor and Core Peripheral Section                          *
*****************************************************************************************/
#define __CM0_REV                            0x0000                             /* Core Revision */
#define __NVIC_PRIO_BITS                     3                                  /* Number of Bits used for Priority Levels */
#define __Vendor_SysTickConfig               0                                  /* Set to 1 if different SysTick Config is used */
#define __MPU_PRESENT                        0                                  /* MPU present */
#define __FPU_PRESENT                        0                                  /* FPU present */
#define __MCU_ENDIAN                         little                             /* MCU endian */

#include "core_cm0.h"                        /* ARM Cortex-M0 processor and core peripherals */
#include "system_hk32f0xxa.h"                 /* hk32f0xx System */

#ifndef __IM                                 /* Fallback for older CMSIS versions */
  #define __IM   __I
#endif
#ifndef __OM                                 /* Fallback for older CMSIS versions */
  #define __OM   __O
#endif
#ifndef __IOM                                /* Fallback for older CMSIS versions */
  #define __IOM  __IO
#endif

/*****************************************************************************************
*                        Start of section using anonymous unions                         *
*****************************************************************************************/
#if defined (__CC_ARM)
  #pragma push
  #pragma anon_unions
#elif defined (__ICCARM__)
  #pragma language=extended
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic push
  #pragma clang diagnostic ignored "-Wc11-extensions"
  #pragma clang diagnostic ignored "-Wreserved-id-macro"
  #pragma clang diagnostic ignored "-Wgnu-anonymous-struct"
  #pragma clang diagnostic ignored "-Wnested-anon-types"
#elif defined (__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined (__TMS470__)
  /* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning 586
#elif defined (__CSMC__)
  /* anonymous unions are enabled by default */
#else
  #warning Not supported compiler type
#endif

typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;

/*****************************************************************************************
*                                     Peripheral CRC                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t DR;                     /* Data register */
  __IO uint32_t IDR;                    /* Independent data register */
  __IO uint32_t CR;                     /* Control register */
       uint16_t RESERVED1[2];
  __IO uint32_t INIT;                   /* Initial CRC value */
}CRC_TypeDef;

/************************************** CRC->DR  ****************************************/
#define CRC_DR_DR_Pos                         ((uint32_t)0)                     /* Data register bits */
#define CRC_DR_DR_Mask                        (((uint32_t)0xFFFFFFFF) << 0)
#define CRC_DR_DR                             CRC_DR_DR_Mask

/************************************** CRC->IDR  ***************************************/
#define CRC_IDR_IDR_Pos                       ((uint32_t)0)                     /* General-purpose 8-bit data register bits */
#define CRC_IDR_IDR_Mask                      (((uint32_t)0xFF) << 0)
#define CRC_IDR_IDR                           CRC_IDR_IDR_Mask
#define CRC_IDR_IDR_0                         (((uint32_t)0x1))
#define CRC_IDR_IDR_1                         (((uint32_t)0x2))
#define CRC_IDR_IDR_2                         (((uint32_t)0x4))
#define CRC_IDR_IDR_3                         (((uint32_t)0x8))
#define CRC_IDR_IDR_4                         (((uint32_t)0x10))
#define CRC_IDR_IDR_5                         (((uint32_t)0x20))
#define CRC_IDR_IDR_6                         (((uint32_t)0x40))
#define CRC_IDR_IDR_7                         (((uint32_t)0x80))

/************************************** CRC->CR  ****************************************/
#define CRC_CR_RESET_Pos                      ((uint32_t)0)                     /* reset bit */
#define CRC_CR_RESET_Mask                     (((uint32_t)0x01) << 0)
#define CRC_CR_RESET                          CRC_CR_RESET_Mask
#define CRC_CR_REV_IN_Pos                     ((uint32_t)5)                     /* Reverse input data */
#define CRC_CR_REV_IN_Mask                    (((uint32_t)0x03) << 5)
#define CRC_CR_REV_IN                         CRC_CR_REV_IN_Mask
#define CRC_CR_REV_IN_0                       (((uint32_t)0x1 << CRC_CR_REV_IN_Pos))
#define CRC_CR_REV_IN_1                       (((uint32_t)0x2 << CRC_CR_REV_IN_Pos))
#define CRC_CR_REV_OUT_Pos                    ((uint32_t)7)                     /* Reverse output data */
#define CRC_CR_REV_OUT_Mask                   (((uint32_t)0x01) << 7)
#define CRC_CR_REV_OUT                        CRC_CR_REV_OUT_Mask

/************************************* CRC->INIT  ***************************************/
#define CRC_INIT_INIT_Pos                     ((uint32_t)0)                     /* Programmable initial CRC value */
#define CRC_INIT_INIT_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define CRC_INIT_INIT                         CRC_INIT_INIT_Mask

/*****************************************************************************************
*                                     Peripheral GPIO                                    *
*****************************************************************************************/
typedef struct{
  __IO uint32_t MODER;                  /* GPIO port mode register */
  __IO uint32_t OTYPER;                 /* GPIO port output type register */
  __IO uint32_t OSPEEDR;                /* GPIO port output speed register */
  __IO uint32_t PUPDR;                  /* GPIO port pull-up/pull-down register */
  __I  uint32_t IDR;                    /* GPIO port input data register */
  __IO uint32_t ODR;                    /* GPIO port output data register */
  __O  uint32_t BSRR;                   /* GPIO port bit set/reset register */
  __IO uint32_t LCKR;                   /* GPIO port configuration lock register */
  __IO uint32_t AFRL;                   /* GPIO alternate function low register */
  __IO uint32_t AFRH;                   /* GPIO alternate function high register */
  __O  uint32_t BRR;                    /* Port bit reset register */
       uint16_t RESERVED1[2];
  __IO uint32_t IOSR;                   /* GPIO_IOSR */
  __IO uint32_t UHD;                    /* GPIO_UHD */
}GPIO_TypeDef;

/************************************ GPIO->MODER  **************************************/
#define GPIO_MODER_MODER15_Pos                ((uint32_t)30)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER15_Mask               (((uint32_t)0x03) << 30)
#define GPIO_MODER_MODER15                    GPIO_MODER_MODER15_Mask
#define GPIO_MODER_MODER15_0                  (((uint32_t)0x1 << GPIO_MODER_MODER15_Pos))
#define GPIO_MODER_MODER15_1                  (((uint32_t)0x2 << GPIO_MODER_MODER15_Pos))
#define GPIO_MODER_MODER14_Pos                ((uint32_t)28)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER14_Mask               (((uint32_t)0x03) << 28)
#define GPIO_MODER_MODER14                    GPIO_MODER_MODER14_Mask
#define GPIO_MODER_MODER14_0                  (((uint32_t)0x1 << GPIO_MODER_MODER14_Pos))
#define GPIO_MODER_MODER14_1                  (((uint32_t)0x2 << GPIO_MODER_MODER14_Pos))
#define GPIO_MODER_MODER13_Pos                ((uint32_t)26)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER13_Mask               (((uint32_t)0x03) << 26)
#define GPIO_MODER_MODER13                    GPIO_MODER_MODER13_Mask
#define GPIO_MODER_MODER13_0                  (((uint32_t)0x1 << GPIO_MODER_MODER13_Pos))
#define GPIO_MODER_MODER13_1                  (((uint32_t)0x2 << GPIO_MODER_MODER13_Pos))
#define GPIO_MODER_MODER12_Pos                ((uint32_t)24)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER12_Mask               (((uint32_t)0x03) << 24)
#define GPIO_MODER_MODER12                    GPIO_MODER_MODER12_Mask
#define GPIO_MODER_MODER12_0                  (((uint32_t)0x1 << GPIO_MODER_MODER12_Pos))
#define GPIO_MODER_MODER12_1                  (((uint32_t)0x2 << GPIO_MODER_MODER12_Pos))
#define GPIO_MODER_MODER11_Pos                ((uint32_t)22)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER11_Mask               (((uint32_t)0x03) << 22)
#define GPIO_MODER_MODER11                    GPIO_MODER_MODER11_Mask
#define GPIO_MODER_MODER11_0                  (((uint32_t)0x1 << GPIO_MODER_MODER11_Pos))
#define GPIO_MODER_MODER11_1                  (((uint32_t)0x2 << GPIO_MODER_MODER11_Pos))
#define GPIO_MODER_MODER10_Pos                ((uint32_t)20)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER10_Mask               (((uint32_t)0x03) << 20)
#define GPIO_MODER_MODER10                    GPIO_MODER_MODER10_Mask
#define GPIO_MODER_MODER10_0                  (((uint32_t)0x1 << GPIO_MODER_MODER10_Pos))
#define GPIO_MODER_MODER10_1                  (((uint32_t)0x2 << GPIO_MODER_MODER10_Pos))
#define GPIO_MODER_MODER9_Pos                 ((uint32_t)18)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER9_Mask                (((uint32_t)0x03) << 18)
#define GPIO_MODER_MODER9                     GPIO_MODER_MODER9_Mask
#define GPIO_MODER_MODER9_0                   (((uint32_t)0x1 << GPIO_MODER_MODER9_Pos))
#define GPIO_MODER_MODER9_1                   (((uint32_t)0x2 << GPIO_MODER_MODER9_Pos))
#define GPIO_MODER_MODER8_Pos                 ((uint32_t)16)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER8_Mask                (((uint32_t)0x03) << 16)
#define GPIO_MODER_MODER8                     GPIO_MODER_MODER8_Mask
#define GPIO_MODER_MODER8_0                   (((uint32_t)0x1 << GPIO_MODER_MODER8_Pos))
#define GPIO_MODER_MODER8_1                   (((uint32_t)0x2 << GPIO_MODER_MODER8_Pos))
#define GPIO_MODER_MODER7_Pos                 ((uint32_t)14)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER7_Mask                (((uint32_t)0x03) << 14)
#define GPIO_MODER_MODER7                     GPIO_MODER_MODER7_Mask
#define GPIO_MODER_MODER7_0                   (((uint32_t)0x1 << GPIO_MODER_MODER7_Pos))
#define GPIO_MODER_MODER7_1                   (((uint32_t)0x2 << GPIO_MODER_MODER7_Pos))
#define GPIO_MODER_MODER6_Pos                 ((uint32_t)12)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER6_Mask                (((uint32_t)0x03) << 12)
#define GPIO_MODER_MODER6                     GPIO_MODER_MODER6_Mask
#define GPIO_MODER_MODER6_0                   (((uint32_t)0x1 << GPIO_MODER_MODER6_Pos))
#define GPIO_MODER_MODER6_1                   (((uint32_t)0x2 << GPIO_MODER_MODER6_Pos))
#define GPIO_MODER_MODER5_Pos                 ((uint32_t)10)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER5_Mask                (((uint32_t)0x03) << 10)
#define GPIO_MODER_MODER5                     GPIO_MODER_MODER5_Mask
#define GPIO_MODER_MODER5_0                   (((uint32_t)0x1 << GPIO_MODER_MODER5_Pos))
#define GPIO_MODER_MODER5_1                   (((uint32_t)0x2 << GPIO_MODER_MODER5_Pos))
#define GPIO_MODER_MODER4_Pos                 ((uint32_t)8)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER4_Mask                (((uint32_t)0x03) << 8)
#define GPIO_MODER_MODER4                     GPIO_MODER_MODER4_Mask
#define GPIO_MODER_MODER4_0                   (((uint32_t)0x1 << GPIO_MODER_MODER4_Pos))
#define GPIO_MODER_MODER4_1                   (((uint32_t)0x2 << GPIO_MODER_MODER4_Pos))
#define GPIO_MODER_MODER3_Pos                 ((uint32_t)6)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER3_Mask                (((uint32_t)0x03) << 6)
#define GPIO_MODER_MODER3                     GPIO_MODER_MODER3_Mask
#define GPIO_MODER_MODER3_0                   (((uint32_t)0x1 << GPIO_MODER_MODER3_Pos))
#define GPIO_MODER_MODER3_1                   (((uint32_t)0x2 << GPIO_MODER_MODER3_Pos))
#define GPIO_MODER_MODER2_Pos                 ((uint32_t)4)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER2_Mask                (((uint32_t)0x03) << 4)
#define GPIO_MODER_MODER2                     GPIO_MODER_MODER2_Mask
#define GPIO_MODER_MODER2_0                   (((uint32_t)0x1 << GPIO_MODER_MODER2_Pos))
#define GPIO_MODER_MODER2_1                   (((uint32_t)0x2 << GPIO_MODER_MODER2_Pos))
#define GPIO_MODER_MODER1_Pos                 ((uint32_t)2)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER1_Mask                (((uint32_t)0x03) << 2)
#define GPIO_MODER_MODER1                     GPIO_MODER_MODER1_Mask
#define GPIO_MODER_MODER1_0                   (((uint32_t)0x1 << GPIO_MODER_MODER1_Pos))
#define GPIO_MODER_MODER1_1                   (((uint32_t)0x2 << GPIO_MODER_MODER1_Pos))
#define GPIO_MODER_MODER0_Pos                 ((uint32_t)0)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_MODER_MODER0_Mask                (((uint32_t)0x03) << 0)
#define GPIO_MODER_MODER0                     GPIO_MODER_MODER0_Mask
#define GPIO_MODER_MODER0_0                   (((uint32_t)0x1))
#define GPIO_MODER_MODER0_1                   (((uint32_t)0x2))

/************************************ GPIO->OTYPER  *************************************/
#define GPIO_OTYPER_OT15_Pos                  ((uint32_t)15)                    /* Port x configuration bit 15 */
#define GPIO_OTYPER_OT15_Mask                 (((uint32_t)0x01) << 15)
#define GPIO_OTYPER_OT15                      GPIO_OTYPER_OT15_Mask
#define GPIO_OTYPER_OT14_Pos                  ((uint32_t)14)                    /* Port x configuration bit 14 */
#define GPIO_OTYPER_OT14_Mask                 (((uint32_t)0x01) << 14)
#define GPIO_OTYPER_OT14                      GPIO_OTYPER_OT14_Mask
#define GPIO_OTYPER_OT13_Pos                  ((uint32_t)13)                    /* Port x configuration bit 13 */
#define GPIO_OTYPER_OT13_Mask                 (((uint32_t)0x01) << 13)
#define GPIO_OTYPER_OT13                      GPIO_OTYPER_OT13_Mask
#define GPIO_OTYPER_OT12_Pos                  ((uint32_t)12)                    /* Port x configuration bit 12 */
#define GPIO_OTYPER_OT12_Mask                 (((uint32_t)0x01) << 12)
#define GPIO_OTYPER_OT12                      GPIO_OTYPER_OT12_Mask
#define GPIO_OTYPER_OT11_Pos                  ((uint32_t)11)                    /* Port x configuration bit 11 */
#define GPIO_OTYPER_OT11_Mask                 (((uint32_t)0x01) << 11)
#define GPIO_OTYPER_OT11                      GPIO_OTYPER_OT11_Mask
#define GPIO_OTYPER_OT10_Pos                  ((uint32_t)10)                    /* Port x configuration bit 10 */
#define GPIO_OTYPER_OT10_Mask                 (((uint32_t)0x01) << 10)
#define GPIO_OTYPER_OT10                      GPIO_OTYPER_OT10_Mask
#define GPIO_OTYPER_OT9_Pos                   ((uint32_t)9)                     /* Port x configuration bit 9 */
#define GPIO_OTYPER_OT9_Mask                  (((uint32_t)0x01) << 9)
#define GPIO_OTYPER_OT9                       GPIO_OTYPER_OT9_Mask
#define GPIO_OTYPER_OT8_Pos                   ((uint32_t)8)                     /* Port x configuration bit 8 */
#define GPIO_OTYPER_OT8_Mask                  (((uint32_t)0x01) << 8)
#define GPIO_OTYPER_OT8                       GPIO_OTYPER_OT8_Mask
#define GPIO_OTYPER_OT7_Pos                   ((uint32_t)7)                     /* Port x configuration bit 7 */
#define GPIO_OTYPER_OT7_Mask                  (((uint32_t)0x01) << 7)
#define GPIO_OTYPER_OT7                       GPIO_OTYPER_OT7_Mask
#define GPIO_OTYPER_OT6_Pos                   ((uint32_t)6)                     /* Port x configuration bit 6 */
#define GPIO_OTYPER_OT6_Mask                  (((uint32_t)0x01) << 6)
#define GPIO_OTYPER_OT6                       GPIO_OTYPER_OT6_Mask
#define GPIO_OTYPER_OT5_Pos                   ((uint32_t)5)                     /* Port x configuration bit 5 */
#define GPIO_OTYPER_OT5_Mask                  (((uint32_t)0x01) << 5)
#define GPIO_OTYPER_OT5                       GPIO_OTYPER_OT5_Mask
#define GPIO_OTYPER_OT4_Pos                   ((uint32_t)4)                     /* Port x configuration bit 4 */
#define GPIO_OTYPER_OT4_Mask                  (((uint32_t)0x01) << 4)
#define GPIO_OTYPER_OT4                       GPIO_OTYPER_OT4_Mask
#define GPIO_OTYPER_OT3_Pos                   ((uint32_t)3)                     /* Port x configuration bit 3 */
#define GPIO_OTYPER_OT3_Mask                  (((uint32_t)0x01) << 3)
#define GPIO_OTYPER_OT3                       GPIO_OTYPER_OT3_Mask
#define GPIO_OTYPER_OT2_Pos                   ((uint32_t)2)                     /* Port x configuration bit 2 */
#define GPIO_OTYPER_OT2_Mask                  (((uint32_t)0x01) << 2)
#define GPIO_OTYPER_OT2                       GPIO_OTYPER_OT2_Mask
#define GPIO_OTYPER_OT1_Pos                   ((uint32_t)1)                     /* Port x configuration bit 1 */
#define GPIO_OTYPER_OT1_Mask                  (((uint32_t)0x01) << 1)
#define GPIO_OTYPER_OT1                       GPIO_OTYPER_OT1_Mask
#define GPIO_OTYPER_OT0_Pos                   ((uint32_t)0)                     /* Port x configuration bit 0 */
#define GPIO_OTYPER_OT0_Mask                  (((uint32_t)0x01) << 0)
#define GPIO_OTYPER_OT0                       GPIO_OTYPER_OT0_Mask

/*********************************** GPIO->OSPEEDR  *************************************/
#define GPIO_OSPEEDR_OSPEEDR15_Pos            ((uint32_t)30)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR15_Mask           (((uint32_t)0x03) << 30)
#define GPIO_OSPEEDR_OSPEEDR15                GPIO_OSPEEDR_OSPEEDR15_Mask
#define GPIO_OSPEEDR_OSPEEDR15_0              (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR15_Pos))
#define GPIO_OSPEEDR_OSPEEDR15_1              (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR15_Pos))
#define GPIO_OSPEEDR_OSPEEDR14_Pos            ((uint32_t)28)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR14_Mask           (((uint32_t)0x03) << 28)
#define GPIO_OSPEEDR_OSPEEDR14                GPIO_OSPEEDR_OSPEEDR14_Mask
#define GPIO_OSPEEDR_OSPEEDR14_0              (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR14_Pos))
#define GPIO_OSPEEDR_OSPEEDR14_1              (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR14_Pos))
#define GPIO_OSPEEDR_OSPEEDR13_Pos            ((uint32_t)26)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR13_Mask           (((uint32_t)0x03) << 26)
#define GPIO_OSPEEDR_OSPEEDR13                GPIO_OSPEEDR_OSPEEDR13_Mask
#define GPIO_OSPEEDR_OSPEEDR13_0              (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR13_Pos))
#define GPIO_OSPEEDR_OSPEEDR13_1              (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR13_Pos))
#define GPIO_OSPEEDR_OSPEEDR12_Pos            ((uint32_t)24)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR12_Mask           (((uint32_t)0x03) << 24)
#define GPIO_OSPEEDR_OSPEEDR12                GPIO_OSPEEDR_OSPEEDR12_Mask
#define GPIO_OSPEEDR_OSPEEDR12_0              (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR12_Pos))
#define GPIO_OSPEEDR_OSPEEDR12_1              (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR12_Pos))
#define GPIO_OSPEEDR_OSPEEDR11_Pos            ((uint32_t)22)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR11_Mask           (((uint32_t)0x03) << 22)
#define GPIO_OSPEEDR_OSPEEDR11                GPIO_OSPEEDR_OSPEEDR11_Mask
#define GPIO_OSPEEDR_OSPEEDR11_0              (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR11_Pos))
#define GPIO_OSPEEDR_OSPEEDR11_1              (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR11_Pos))
#define GPIO_OSPEEDR_OSPEEDR10_Pos            ((uint32_t)20)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR10_Mask           (((uint32_t)0x03) << 20)
#define GPIO_OSPEEDR_OSPEEDR10                GPIO_OSPEEDR_OSPEEDR10_Mask
#define GPIO_OSPEEDR_OSPEEDR10_0              (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR10_Pos))
#define GPIO_OSPEEDR_OSPEEDR10_1              (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR10_Pos))
#define GPIO_OSPEEDR_OSPEEDR9_Pos             ((uint32_t)18)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR9_Mask            (((uint32_t)0x03) << 18)
#define GPIO_OSPEEDR_OSPEEDR9                 GPIO_OSPEEDR_OSPEEDR9_Mask
#define GPIO_OSPEEDR_OSPEEDR9_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR9_Pos))
#define GPIO_OSPEEDR_OSPEEDR9_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR9_Pos))
#define GPIO_OSPEEDR_OSPEEDR8_Pos             ((uint32_t)16)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR8_Mask            (((uint32_t)0x03) << 16)
#define GPIO_OSPEEDR_OSPEEDR8                 GPIO_OSPEEDR_OSPEEDR8_Mask
#define GPIO_OSPEEDR_OSPEEDR8_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR8_Pos))
#define GPIO_OSPEEDR_OSPEEDR8_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR8_Pos))
#define GPIO_OSPEEDR_OSPEEDR7_Pos             ((uint32_t)14)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR7_Mask            (((uint32_t)0x03) << 14)
#define GPIO_OSPEEDR_OSPEEDR7                 GPIO_OSPEEDR_OSPEEDR7_Mask
#define GPIO_OSPEEDR_OSPEEDR7_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR7_Pos))
#define GPIO_OSPEEDR_OSPEEDR7_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR7_Pos))
#define GPIO_OSPEEDR_OSPEEDR6_Pos             ((uint32_t)12)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR6_Mask            (((uint32_t)0x03) << 12)
#define GPIO_OSPEEDR_OSPEEDR6                 GPIO_OSPEEDR_OSPEEDR6_Mask
#define GPIO_OSPEEDR_OSPEEDR6_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR6_Pos))
#define GPIO_OSPEEDR_OSPEEDR6_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR6_Pos))
#define GPIO_OSPEEDR_OSPEEDR5_Pos             ((uint32_t)10)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR5_Mask            (((uint32_t)0x03) << 10)
#define GPIO_OSPEEDR_OSPEEDR5                 GPIO_OSPEEDR_OSPEEDR5_Mask
#define GPIO_OSPEEDR_OSPEEDR5_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR5_Pos))
#define GPIO_OSPEEDR_OSPEEDR5_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR5_Pos))
#define GPIO_OSPEEDR_OSPEEDR4_Pos             ((uint32_t)8)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR4_Mask            (((uint32_t)0x03) << 8)
#define GPIO_OSPEEDR_OSPEEDR4                 GPIO_OSPEEDR_OSPEEDR4_Mask
#define GPIO_OSPEEDR_OSPEEDR4_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR4_Pos))
#define GPIO_OSPEEDR_OSPEEDR4_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR4_Pos))
#define GPIO_OSPEEDR_OSPEEDR3_Pos             ((uint32_t)6)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR3_Mask            (((uint32_t)0x03) << 6)
#define GPIO_OSPEEDR_OSPEEDR3                 GPIO_OSPEEDR_OSPEEDR3_Mask
#define GPIO_OSPEEDR_OSPEEDR3_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR3_Pos))
#define GPIO_OSPEEDR_OSPEEDR3_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR3_Pos))
#define GPIO_OSPEEDR_OSPEEDR2_Pos             ((uint32_t)4)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR2_Mask            (((uint32_t)0x03) << 4)
#define GPIO_OSPEEDR_OSPEEDR2                 GPIO_OSPEEDR_OSPEEDR2_Mask
#define GPIO_OSPEEDR_OSPEEDR2_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR2_Pos))
#define GPIO_OSPEEDR_OSPEEDR2_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR2_Pos))
#define GPIO_OSPEEDR_OSPEEDR1_Pos             ((uint32_t)2)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR1_Mask            (((uint32_t)0x03) << 2)
#define GPIO_OSPEEDR_OSPEEDR1                 GPIO_OSPEEDR_OSPEEDR1_Mask
#define GPIO_OSPEEDR_OSPEEDR1_0               (((uint32_t)0x1 << GPIO_OSPEEDR_OSPEEDR1_Pos))
#define GPIO_OSPEEDR_OSPEEDR1_1               (((uint32_t)0x2 << GPIO_OSPEEDR_OSPEEDR1_Pos))
#define GPIO_OSPEEDR_OSPEEDR0_Pos             ((uint32_t)0)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_OSPEEDR_OSPEEDR0_Mask            (((uint32_t)0x03) << 0)
#define GPIO_OSPEEDR_OSPEEDR0                 GPIO_OSPEEDR_OSPEEDR0_Mask
#define GPIO_OSPEEDR_OSPEEDR0_0               (((uint32_t)0x1))
#define GPIO_OSPEEDR_OSPEEDR0_1               (((uint32_t)0x2))

/************************************ GPIO->PUPDR  **************************************/
#define GPIO_PUPDR_PUPDR15_Pos                ((uint32_t)30)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR15_Mask               (((uint32_t)0x03) << 30)
#define GPIO_PUPDR_PUPDR15                    GPIO_PUPDR_PUPDR15_Mask
#define GPIO_PUPDR_PUPDR15_0                  (((uint32_t)0x1 << GPIO_PUPDR_PUPDR15_Pos))
#define GPIO_PUPDR_PUPDR15_1                  (((uint32_t)0x2 << GPIO_PUPDR_PUPDR15_Pos))
#define GPIO_PUPDR_PUPDR14_Pos                ((uint32_t)28)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR14_Mask               (((uint32_t)0x03) << 28)
#define GPIO_PUPDR_PUPDR14                    GPIO_PUPDR_PUPDR14_Mask
#define GPIO_PUPDR_PUPDR14_0                  (((uint32_t)0x1 << GPIO_PUPDR_PUPDR14_Pos))
#define GPIO_PUPDR_PUPDR14_1                  (((uint32_t)0x2 << GPIO_PUPDR_PUPDR14_Pos))
#define GPIO_PUPDR_PUPDR13_Pos                ((uint32_t)26)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR13_Mask               (((uint32_t)0x03) << 26)
#define GPIO_PUPDR_PUPDR13                    GPIO_PUPDR_PUPDR13_Mask
#define GPIO_PUPDR_PUPDR13_0                  (((uint32_t)0x1 << GPIO_PUPDR_PUPDR13_Pos))
#define GPIO_PUPDR_PUPDR13_1                  (((uint32_t)0x2 << GPIO_PUPDR_PUPDR13_Pos))
#define GPIO_PUPDR_PUPDR12_Pos                ((uint32_t)24)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR12_Mask               (((uint32_t)0x03) << 24)
#define GPIO_PUPDR_PUPDR12                    GPIO_PUPDR_PUPDR12_Mask
#define GPIO_PUPDR_PUPDR12_0                  (((uint32_t)0x1 << GPIO_PUPDR_PUPDR12_Pos))
#define GPIO_PUPDR_PUPDR12_1                  (((uint32_t)0x2 << GPIO_PUPDR_PUPDR12_Pos))
#define GPIO_PUPDR_PUPDR11_Pos                ((uint32_t)22)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR11_Mask               (((uint32_t)0x03) << 22)
#define GPIO_PUPDR_PUPDR11                    GPIO_PUPDR_PUPDR11_Mask
#define GPIO_PUPDR_PUPDR11_0                  (((uint32_t)0x1 << GPIO_PUPDR_PUPDR11_Pos))
#define GPIO_PUPDR_PUPDR11_1                  (((uint32_t)0x2 << GPIO_PUPDR_PUPDR11_Pos))
#define GPIO_PUPDR_PUPDR10_Pos                ((uint32_t)20)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR10_Mask               (((uint32_t)0x03) << 20)
#define GPIO_PUPDR_PUPDR10                    GPIO_PUPDR_PUPDR10_Mask
#define GPIO_PUPDR_PUPDR10_0                  (((uint32_t)0x1 << GPIO_PUPDR_PUPDR10_Pos))
#define GPIO_PUPDR_PUPDR10_1                  (((uint32_t)0x2 << GPIO_PUPDR_PUPDR10_Pos))
#define GPIO_PUPDR_PUPDR9_Pos                 ((uint32_t)18)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR9_Mask                (((uint32_t)0x03) << 18)
#define GPIO_PUPDR_PUPDR9                     GPIO_PUPDR_PUPDR9_Mask
#define GPIO_PUPDR_PUPDR9_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR9_Pos))
#define GPIO_PUPDR_PUPDR9_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR9_Pos))
#define GPIO_PUPDR_PUPDR8_Pos                 ((uint32_t)16)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR8_Mask                (((uint32_t)0x03) << 16)
#define GPIO_PUPDR_PUPDR8                     GPIO_PUPDR_PUPDR8_Mask
#define GPIO_PUPDR_PUPDR8_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR8_Pos))
#define GPIO_PUPDR_PUPDR8_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR8_Pos))
#define GPIO_PUPDR_PUPDR7_Pos                 ((uint32_t)14)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR7_Mask                (((uint32_t)0x03) << 14)
#define GPIO_PUPDR_PUPDR7                     GPIO_PUPDR_PUPDR7_Mask
#define GPIO_PUPDR_PUPDR7_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR7_Pos))
#define GPIO_PUPDR_PUPDR7_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR7_Pos))
#define GPIO_PUPDR_PUPDR6_Pos                 ((uint32_t)12)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR6_Mask                (((uint32_t)0x03) << 12)
#define GPIO_PUPDR_PUPDR6                     GPIO_PUPDR_PUPDR6_Mask
#define GPIO_PUPDR_PUPDR6_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR6_Pos))
#define GPIO_PUPDR_PUPDR6_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR6_Pos))
#define GPIO_PUPDR_PUPDR5_Pos                 ((uint32_t)10)                    /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR5_Mask                (((uint32_t)0x03) << 10)
#define GPIO_PUPDR_PUPDR5                     GPIO_PUPDR_PUPDR5_Mask
#define GPIO_PUPDR_PUPDR5_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR5_Pos))
#define GPIO_PUPDR_PUPDR5_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR5_Pos))
#define GPIO_PUPDR_PUPDR4_Pos                 ((uint32_t)8)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR4_Mask                (((uint32_t)0x03) << 8)
#define GPIO_PUPDR_PUPDR4                     GPIO_PUPDR_PUPDR4_Mask
#define GPIO_PUPDR_PUPDR4_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR4_Pos))
#define GPIO_PUPDR_PUPDR4_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR4_Pos))
#define GPIO_PUPDR_PUPDR3_Pos                 ((uint32_t)6)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR3_Mask                (((uint32_t)0x03) << 6)
#define GPIO_PUPDR_PUPDR3                     GPIO_PUPDR_PUPDR3_Mask
#define GPIO_PUPDR_PUPDR3_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR3_Pos))
#define GPIO_PUPDR_PUPDR3_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR3_Pos))
#define GPIO_PUPDR_PUPDR2_Pos                 ((uint32_t)4)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR2_Mask                (((uint32_t)0x03) << 4)
#define GPIO_PUPDR_PUPDR2                     GPIO_PUPDR_PUPDR2_Mask
#define GPIO_PUPDR_PUPDR2_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR2_Pos))
#define GPIO_PUPDR_PUPDR2_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR2_Pos))
#define GPIO_PUPDR_PUPDR1_Pos                 ((uint32_t)2)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR1_Mask                (((uint32_t)0x03) << 2)
#define GPIO_PUPDR_PUPDR1                     GPIO_PUPDR_PUPDR1_Mask
#define GPIO_PUPDR_PUPDR1_0                   (((uint32_t)0x1 << GPIO_PUPDR_PUPDR1_Pos))
#define GPIO_PUPDR_PUPDR1_1                   (((uint32_t)0x2 << GPIO_PUPDR_PUPDR1_Pos))
#define GPIO_PUPDR_PUPDR0_Pos                 ((uint32_t)0)                     /* Port x configuration bits (y = 0..15) */
#define GPIO_PUPDR_PUPDR0_Mask                (((uint32_t)0x03) << 0)
#define GPIO_PUPDR_PUPDR0                     GPIO_PUPDR_PUPDR0_Mask
#define GPIO_PUPDR_PUPDR0_0                   (((uint32_t)0x1))
#define GPIO_PUPDR_PUPDR0_1                   (((uint32_t)0x2))

/************************************* GPIO->IDR  ***************************************/
#define GPIO_IDR_IDR15_Pos                    ((uint32_t)15)                    /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR15_Mask                   (((uint32_t)0x01) << 15)
#define GPIO_IDR_IDR15                        GPIO_IDR_IDR15_Mask
#define GPIO_IDR_IDR14_Pos                    ((uint32_t)14)                    /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR14_Mask                   (((uint32_t)0x01) << 14)
#define GPIO_IDR_IDR14                        GPIO_IDR_IDR14_Mask
#define GPIO_IDR_IDR13_Pos                    ((uint32_t)13)                    /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR13_Mask                   (((uint32_t)0x01) << 13)
#define GPIO_IDR_IDR13                        GPIO_IDR_IDR13_Mask
#define GPIO_IDR_IDR12_Pos                    ((uint32_t)12)                    /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR12_Mask                   (((uint32_t)0x01) << 12)
#define GPIO_IDR_IDR12                        GPIO_IDR_IDR12_Mask
#define GPIO_IDR_IDR11_Pos                    ((uint32_t)11)                    /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR11_Mask                   (((uint32_t)0x01) << 11)
#define GPIO_IDR_IDR11                        GPIO_IDR_IDR11_Mask
#define GPIO_IDR_IDR10_Pos                    ((uint32_t)10)                    /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR10_Mask                   (((uint32_t)0x01) << 10)
#define GPIO_IDR_IDR10                        GPIO_IDR_IDR10_Mask
#define GPIO_IDR_IDR9_Pos                     ((uint32_t)9)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR9_Mask                    (((uint32_t)0x01) << 9)
#define GPIO_IDR_IDR9                         GPIO_IDR_IDR9_Mask
#define GPIO_IDR_IDR8_Pos                     ((uint32_t)8)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR8_Mask                    (((uint32_t)0x01) << 8)
#define GPIO_IDR_IDR8                         GPIO_IDR_IDR8_Mask
#define GPIO_IDR_IDR7_Pos                     ((uint32_t)7)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR7_Mask                    (((uint32_t)0x01) << 7)
#define GPIO_IDR_IDR7                         GPIO_IDR_IDR7_Mask
#define GPIO_IDR_IDR6_Pos                     ((uint32_t)6)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR6_Mask                    (((uint32_t)0x01) << 6)
#define GPIO_IDR_IDR6                         GPIO_IDR_IDR6_Mask
#define GPIO_IDR_IDR5_Pos                     ((uint32_t)5)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR5_Mask                    (((uint32_t)0x01) << 5)
#define GPIO_IDR_IDR5                         GPIO_IDR_IDR5_Mask
#define GPIO_IDR_IDR4_Pos                     ((uint32_t)4)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR4_Mask                    (((uint32_t)0x01) << 4)
#define GPIO_IDR_IDR4                         GPIO_IDR_IDR4_Mask
#define GPIO_IDR_IDR3_Pos                     ((uint32_t)3)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR3_Mask                    (((uint32_t)0x01) << 3)
#define GPIO_IDR_IDR3                         GPIO_IDR_IDR3_Mask
#define GPIO_IDR_IDR2_Pos                     ((uint32_t)2)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR2_Mask                    (((uint32_t)0x01) << 2)
#define GPIO_IDR_IDR2                         GPIO_IDR_IDR2_Mask
#define GPIO_IDR_IDR1_Pos                     ((uint32_t)1)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR1_Mask                    (((uint32_t)0x01) << 1)
#define GPIO_IDR_IDR1                         GPIO_IDR_IDR1_Mask
#define GPIO_IDR_IDR0_Pos                     ((uint32_t)0)                     /* Port input data (y = 0..15) */
#define GPIO_IDR_IDR0_Mask                    (((uint32_t)0x01) << 0)
#define GPIO_IDR_IDR0                         GPIO_IDR_IDR0_Mask

/************************************* GPIO->ODR  ***************************************/
#define GPIO_ODR_ODR15_Pos                    ((uint32_t)15)                    /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR15_Mask                   (((uint32_t)0x01) << 15)
#define GPIO_ODR_ODR15                        GPIO_ODR_ODR15_Mask
#define GPIO_ODR_ODR14_Pos                    ((uint32_t)14)                    /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR14_Mask                   (((uint32_t)0x01) << 14)
#define GPIO_ODR_ODR14                        GPIO_ODR_ODR14_Mask
#define GPIO_ODR_ODR13_Pos                    ((uint32_t)13)                    /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR13_Mask                   (((uint32_t)0x01) << 13)
#define GPIO_ODR_ODR13                        GPIO_ODR_ODR13_Mask
#define GPIO_ODR_ODR12_Pos                    ((uint32_t)12)                    /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR12_Mask                   (((uint32_t)0x01) << 12)
#define GPIO_ODR_ODR12                        GPIO_ODR_ODR12_Mask
#define GPIO_ODR_ODR11_Pos                    ((uint32_t)11)                    /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR11_Mask                   (((uint32_t)0x01) << 11)
#define GPIO_ODR_ODR11                        GPIO_ODR_ODR11_Mask
#define GPIO_ODR_ODR10_Pos                    ((uint32_t)10)                    /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR10_Mask                   (((uint32_t)0x01) << 10)
#define GPIO_ODR_ODR10                        GPIO_ODR_ODR10_Mask
#define GPIO_ODR_ODR9_Pos                     ((uint32_t)9)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR9_Mask                    (((uint32_t)0x01) << 9)
#define GPIO_ODR_ODR9                         GPIO_ODR_ODR9_Mask
#define GPIO_ODR_ODR8_Pos                     ((uint32_t)8)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR8_Mask                    (((uint32_t)0x01) << 8)
#define GPIO_ODR_ODR8                         GPIO_ODR_ODR8_Mask
#define GPIO_ODR_ODR7_Pos                     ((uint32_t)7)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR7_Mask                    (((uint32_t)0x01) << 7)
#define GPIO_ODR_ODR7                         GPIO_ODR_ODR7_Mask
#define GPIO_ODR_ODR6_Pos                     ((uint32_t)6)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR6_Mask                    (((uint32_t)0x01) << 6)
#define GPIO_ODR_ODR6                         GPIO_ODR_ODR6_Mask
#define GPIO_ODR_ODR5_Pos                     ((uint32_t)5)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR5_Mask                    (((uint32_t)0x01) << 5)
#define GPIO_ODR_ODR5                         GPIO_ODR_ODR5_Mask
#define GPIO_ODR_ODR4_Pos                     ((uint32_t)4)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR4_Mask                    (((uint32_t)0x01) << 4)
#define GPIO_ODR_ODR4                         GPIO_ODR_ODR4_Mask
#define GPIO_ODR_ODR3_Pos                     ((uint32_t)3)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR3_Mask                    (((uint32_t)0x01) << 3)
#define GPIO_ODR_ODR3                         GPIO_ODR_ODR3_Mask
#define GPIO_ODR_ODR2_Pos                     ((uint32_t)2)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR2_Mask                    (((uint32_t)0x01) << 2)
#define GPIO_ODR_ODR2                         GPIO_ODR_ODR2_Mask
#define GPIO_ODR_ODR1_Pos                     ((uint32_t)1)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR1_Mask                    (((uint32_t)0x01) << 1)
#define GPIO_ODR_ODR1                         GPIO_ODR_ODR1_Mask
#define GPIO_ODR_ODR0_Pos                     ((uint32_t)0)                     /* Port output data (y = 0..15) */
#define GPIO_ODR_ODR0_Mask                    (((uint32_t)0x01) << 0)
#define GPIO_ODR_ODR0                         GPIO_ODR_ODR0_Mask

/************************************* GPIO->BSRR  **************************************/
#define GPIO_BSRR_BR15_Pos                    ((uint32_t)31)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR15_Mask                   (((uint32_t)0x01) << 31)
#define GPIO_BSRR_BR15                        GPIO_BSRR_BR15_Mask
#define GPIO_BSRR_BR14_Pos                    ((uint32_t)30)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR14_Mask                   (((uint32_t)0x01) << 30)
#define GPIO_BSRR_BR14                        GPIO_BSRR_BR14_Mask
#define GPIO_BSRR_BR13_Pos                    ((uint32_t)29)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR13_Mask                   (((uint32_t)0x01) << 29)
#define GPIO_BSRR_BR13                        GPIO_BSRR_BR13_Mask
#define GPIO_BSRR_BR12_Pos                    ((uint32_t)28)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR12_Mask                   (((uint32_t)0x01) << 28)
#define GPIO_BSRR_BR12                        GPIO_BSRR_BR12_Mask
#define GPIO_BSRR_BR11_Pos                    ((uint32_t)27)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR11_Mask                   (((uint32_t)0x01) << 27)
#define GPIO_BSRR_BR11                        GPIO_BSRR_BR11_Mask
#define GPIO_BSRR_BR10_Pos                    ((uint32_t)26)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR10_Mask                   (((uint32_t)0x01) << 26)
#define GPIO_BSRR_BR10                        GPIO_BSRR_BR10_Mask
#define GPIO_BSRR_BR9_Pos                     ((uint32_t)25)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR9_Mask                    (((uint32_t)0x01) << 25)
#define GPIO_BSRR_BR9                         GPIO_BSRR_BR9_Mask
#define GPIO_BSRR_BR8_Pos                     ((uint32_t)24)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR8_Mask                    (((uint32_t)0x01) << 24)
#define GPIO_BSRR_BR8                         GPIO_BSRR_BR8_Mask
#define GPIO_BSRR_BR7_Pos                     ((uint32_t)23)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR7_Mask                    (((uint32_t)0x01) << 23)
#define GPIO_BSRR_BR7                         GPIO_BSRR_BR7_Mask
#define GPIO_BSRR_BR6_Pos                     ((uint32_t)22)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR6_Mask                    (((uint32_t)0x01) << 22)
#define GPIO_BSRR_BR6                         GPIO_BSRR_BR6_Mask
#define GPIO_BSRR_BR5_Pos                     ((uint32_t)21)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR5_Mask                    (((uint32_t)0x01) << 21)
#define GPIO_BSRR_BR5                         GPIO_BSRR_BR5_Mask
#define GPIO_BSRR_BR4_Pos                     ((uint32_t)20)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR4_Mask                    (((uint32_t)0x01) << 20)
#define GPIO_BSRR_BR4                         GPIO_BSRR_BR4_Mask
#define GPIO_BSRR_BR3_Pos                     ((uint32_t)19)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR3_Mask                    (((uint32_t)0x01) << 19)
#define GPIO_BSRR_BR3                         GPIO_BSRR_BR3_Mask
#define GPIO_BSRR_BR2_Pos                     ((uint32_t)18)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR2_Mask                    (((uint32_t)0x01) << 18)
#define GPIO_BSRR_BR2                         GPIO_BSRR_BR2_Mask
#define GPIO_BSRR_BR1_Pos                     ((uint32_t)17)                    /* Port x reset bit y (y = 0..15) */
#define GPIO_BSRR_BR1_Mask                    (((uint32_t)0x01) << 17)
#define GPIO_BSRR_BR1                         GPIO_BSRR_BR1_Mask
#define GPIO_BSRR_BR0_Pos                     ((uint32_t)16)                    /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BR0_Mask                    (((uint32_t)0x01) << 16)
#define GPIO_BSRR_BR0                         GPIO_BSRR_BR0_Mask
#define GPIO_BSRR_BS15_Pos                    ((uint32_t)15)                    /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS15_Mask                   (((uint32_t)0x01) << 15)
#define GPIO_BSRR_BS15                        GPIO_BSRR_BS15_Mask
#define GPIO_BSRR_BS14_Pos                    ((uint32_t)14)                    /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS14_Mask                   (((uint32_t)0x01) << 14)
#define GPIO_BSRR_BS14                        GPIO_BSRR_BS14_Mask
#define GPIO_BSRR_BS13_Pos                    ((uint32_t)13)                    /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS13_Mask                   (((uint32_t)0x01) << 13)
#define GPIO_BSRR_BS13                        GPIO_BSRR_BS13_Mask
#define GPIO_BSRR_BS12_Pos                    ((uint32_t)12)                    /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS12_Mask                   (((uint32_t)0x01) << 12)
#define GPIO_BSRR_BS12                        GPIO_BSRR_BS12_Mask
#define GPIO_BSRR_BS11_Pos                    ((uint32_t)11)                    /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS11_Mask                   (((uint32_t)0x01) << 11)
#define GPIO_BSRR_BS11                        GPIO_BSRR_BS11_Mask
#define GPIO_BSRR_BS10_Pos                    ((uint32_t)10)                    /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS10_Mask                   (((uint32_t)0x01) << 10)
#define GPIO_BSRR_BS10                        GPIO_BSRR_BS10_Mask
#define GPIO_BSRR_BS9_Pos                     ((uint32_t)9)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS9_Mask                    (((uint32_t)0x01) << 9)
#define GPIO_BSRR_BS9                         GPIO_BSRR_BS9_Mask
#define GPIO_BSRR_BS8_Pos                     ((uint32_t)8)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS8_Mask                    (((uint32_t)0x01) << 8)
#define GPIO_BSRR_BS8                         GPIO_BSRR_BS8_Mask
#define GPIO_BSRR_BS7_Pos                     ((uint32_t)7)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS7_Mask                    (((uint32_t)0x01) << 7)
#define GPIO_BSRR_BS7                         GPIO_BSRR_BS7_Mask
#define GPIO_BSRR_BS6_Pos                     ((uint32_t)6)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS6_Mask                    (((uint32_t)0x01) << 6)
#define GPIO_BSRR_BS6                         GPIO_BSRR_BS6_Mask
#define GPIO_BSRR_BS5_Pos                     ((uint32_t)5)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS5_Mask                    (((uint32_t)0x01) << 5)
#define GPIO_BSRR_BS5                         GPIO_BSRR_BS5_Mask
#define GPIO_BSRR_BS4_Pos                     ((uint32_t)4)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS4_Mask                    (((uint32_t)0x01) << 4)
#define GPIO_BSRR_BS4                         GPIO_BSRR_BS4_Mask
#define GPIO_BSRR_BS3_Pos                     ((uint32_t)3)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS3_Mask                    (((uint32_t)0x01) << 3)
#define GPIO_BSRR_BS3                         GPIO_BSRR_BS3_Mask
#define GPIO_BSRR_BS2_Pos                     ((uint32_t)2)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS2_Mask                    (((uint32_t)0x01) << 2)
#define GPIO_BSRR_BS2                         GPIO_BSRR_BS2_Mask
#define GPIO_BSRR_BS1_Pos                     ((uint32_t)1)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS1_Mask                    (((uint32_t)0x01) << 1)
#define GPIO_BSRR_BS1                         GPIO_BSRR_BS1_Mask
#define GPIO_BSRR_BS0_Pos                     ((uint32_t)0)                     /* Port x set bit y (y= 0..15) */
#define GPIO_BSRR_BS0_Mask                    (((uint32_t)0x01) << 0)
#define GPIO_BSRR_BS0                         GPIO_BSRR_BS0_Mask

/************************************* GPIO->LCKR  **************************************/
#define GPIO_LCKR_LCKK_Pos                    ((uint32_t)16)                    /* Port x lock bit y */
#define GPIO_LCKR_LCKK_Mask                   (((uint32_t)0x01) << 16)
#define GPIO_LCKR_LCKK                        GPIO_LCKR_LCKK_Mask
#define GPIO_LCKR_LCK15_Pos                   ((uint32_t)15)                    /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK15_Mask                  (((uint32_t)0x01) << 15)
#define GPIO_LCKR_LCK15                       GPIO_LCKR_LCK15_Mask
#define GPIO_LCKR_LCK14_Pos                   ((uint32_t)14)                    /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK14_Mask                  (((uint32_t)0x01) << 14)
#define GPIO_LCKR_LCK14                       GPIO_LCKR_LCK14_Mask
#define GPIO_LCKR_LCK13_Pos                   ((uint32_t)13)                    /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK13_Mask                  (((uint32_t)0x01) << 13)
#define GPIO_LCKR_LCK13                       GPIO_LCKR_LCK13_Mask
#define GPIO_LCKR_LCK12_Pos                   ((uint32_t)12)                    /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK12_Mask                  (((uint32_t)0x01) << 12)
#define GPIO_LCKR_LCK12                       GPIO_LCKR_LCK12_Mask
#define GPIO_LCKR_LCK11_Pos                   ((uint32_t)11)                    /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK11_Mask                  (((uint32_t)0x01) << 11)
#define GPIO_LCKR_LCK11                       GPIO_LCKR_LCK11_Mask
#define GPIO_LCKR_LCK10_Pos                   ((uint32_t)10)                    /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK10_Mask                  (((uint32_t)0x01) << 10)
#define GPIO_LCKR_LCK10                       GPIO_LCKR_LCK10_Mask
#define GPIO_LCKR_LCK9_Pos                    ((uint32_t)9)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK9_Mask                   (((uint32_t)0x01) << 9)
#define GPIO_LCKR_LCK9                        GPIO_LCKR_LCK9_Mask
#define GPIO_LCKR_LCK8_Pos                    ((uint32_t)8)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK8_Mask                   (((uint32_t)0x01) << 8)
#define GPIO_LCKR_LCK8                        GPIO_LCKR_LCK8_Mask
#define GPIO_LCKR_LCK7_Pos                    ((uint32_t)7)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK7_Mask                   (((uint32_t)0x01) << 7)
#define GPIO_LCKR_LCK7                        GPIO_LCKR_LCK7_Mask
#define GPIO_LCKR_LCK6_Pos                    ((uint32_t)6)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK6_Mask                   (((uint32_t)0x01) << 6)
#define GPIO_LCKR_LCK6                        GPIO_LCKR_LCK6_Mask
#define GPIO_LCKR_LCK5_Pos                    ((uint32_t)5)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK5_Mask                   (((uint32_t)0x01) << 5)
#define GPIO_LCKR_LCK5                        GPIO_LCKR_LCK5_Mask
#define GPIO_LCKR_LCK4_Pos                    ((uint32_t)4)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK4_Mask                   (((uint32_t)0x01) << 4)
#define GPIO_LCKR_LCK4                        GPIO_LCKR_LCK4_Mask
#define GPIO_LCKR_LCK3_Pos                    ((uint32_t)3)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK3_Mask                   (((uint32_t)0x01) << 3)
#define GPIO_LCKR_LCK3                        GPIO_LCKR_LCK3_Mask
#define GPIO_LCKR_LCK2_Pos                    ((uint32_t)2)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK2_Mask                   (((uint32_t)0x01) << 2)
#define GPIO_LCKR_LCK2                        GPIO_LCKR_LCK2_Mask
#define GPIO_LCKR_LCK1_Pos                    ((uint32_t)1)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK1_Mask                   (((uint32_t)0x01) << 1)
#define GPIO_LCKR_LCK1                        GPIO_LCKR_LCK1_Mask
#define GPIO_LCKR_LCK0_Pos                    ((uint32_t)0)                     /* Port x lock bit y (y= 0..15) */
#define GPIO_LCKR_LCK0_Mask                   (((uint32_t)0x01) << 0)
#define GPIO_LCKR_LCK0                        GPIO_LCKR_LCK0_Mask

/************************************* GPIO->AFRL  **************************************/
#define GPIO_AFRL_AFSEL7_Pos                  ((uint32_t)28)                    /* Alternate function selection for port x bit y (y = 0..7) */
#define GPIO_AFRL_AFSEL7_Mask                 (((uint32_t)0x0F) << 28)
#define GPIO_AFRL_AFSEL7                      GPIO_AFRL_AFSEL7_Mask
#define GPIO_AFRL_AFSEL7_0                    (((uint32_t)0x1 << GPIO_AFRL_AFSEL7_Pos))
#define GPIO_AFRL_AFSEL7_1                    (((uint32_t)0x2 << GPIO_AFRL_AFSEL7_Pos))
#define GPIO_AFRL_AFSEL7_2                    (((uint32_t)0x4 << GPIO_AFRL_AFSEL7_Pos))
#define GPIO_AFRL_AFSEL7_3                    (((uint32_t)0x8 << GPIO_AFRL_AFSEL7_Pos))
#define GPIO_AFRL_AFSEL6_Pos                  ((uint32_t)24)                    /* Alternate function selection for port x bit y (y = 0..7) */
#define GPIO_AFRL_AFSEL6_Mask                 (((uint32_t)0x0F) << 24)
#define GPIO_AFRL_AFSEL6                      GPIO_AFRL_AFSEL6_Mask
#define GPIO_AFRL_AFSEL6_0                    (((uint32_t)0x1 << GPIO_AFRL_AFSEL6_Pos))
#define GPIO_AFRL_AFSEL6_1                    (((uint32_t)0x2 << GPIO_AFRL_AFSEL6_Pos))
#define GPIO_AFRL_AFSEL6_2                    (((uint32_t)0x4 << GPIO_AFRL_AFSEL6_Pos))
#define GPIO_AFRL_AFSEL6_3                    (((uint32_t)0x8 << GPIO_AFRL_AFSEL6_Pos))
#define GPIO_AFRL_AFSEL5_Pos                  ((uint32_t)20)                    /* Alternate function selection for port x bit y (y = 0..7) */
#define GPIO_AFRL_AFSEL5_Mask                 (((uint32_t)0x0F) << 20)
#define GPIO_AFRL_AFSEL5                      GPIO_AFRL_AFSEL5_Mask
#define GPIO_AFRL_AFSEL5_0                    (((uint32_t)0x1 << GPIO_AFRL_AFSEL5_Pos))
#define GPIO_AFRL_AFSEL5_1                    (((uint32_t)0x2 << GPIO_AFRL_AFSEL5_Pos))
#define GPIO_AFRL_AFSEL5_2                    (((uint32_t)0x4 << GPIO_AFRL_AFSEL5_Pos))
#define GPIO_AFRL_AFSEL5_3                    (((uint32_t)0x8 << GPIO_AFRL_AFSEL5_Pos))
#define GPIO_AFRL_AFSEL4_Pos                  ((uint32_t)16)                    /* Alternate function selection for port x bit y (y = 0..7) */
#define GPIO_AFRL_AFSEL4_Mask                 (((uint32_t)0x0F) << 16)
#define GPIO_AFRL_AFSEL4                      GPIO_AFRL_AFSEL4_Mask
#define GPIO_AFRL_AFSEL4_0                    (((uint32_t)0x1 << GPIO_AFRL_AFSEL4_Pos))
#define GPIO_AFRL_AFSEL4_1                    (((uint32_t)0x2 << GPIO_AFRL_AFSEL4_Pos))
#define GPIO_AFRL_AFSEL4_2                    (((uint32_t)0x4 << GPIO_AFRL_AFSEL4_Pos))
#define GPIO_AFRL_AFSEL4_3                    (((uint32_t)0x8 << GPIO_AFRL_AFSEL4_Pos))
#define GPIO_AFRL_AFSEL3_Pos                  ((uint32_t)12)                    /* Alternate function selection for port x bit y (y = 0..7) */
#define GPIO_AFRL_AFSEL3_Mask                 (((uint32_t)0x0F) << 12)
#define GPIO_AFRL_AFSEL3                      GPIO_AFRL_AFSEL3_Mask
#define GPIO_AFRL_AFSEL3_0                    (((uint32_t)0x1 << GPIO_AFRL_AFSEL3_Pos))
#define GPIO_AFRL_AFSEL3_1                    (((uint32_t)0x2 << GPIO_AFRL_AFSEL3_Pos))
#define GPIO_AFRL_AFSEL3_2                    (((uint32_t)0x4 << GPIO_AFRL_AFSEL3_Pos))
#define GPIO_AFRL_AFSEL3_3                    (((uint32_t)0x8 << GPIO_AFRL_AFSEL3_Pos))
#define GPIO_AFRL_AFSEL2_Pos                  ((uint32_t)8)                     /* Alternate function selection for port x bit y (y = 0..7) */
#define GPIO_AFRL_AFSEL2_Mask                 (((uint32_t)0x0F) << 8)
#define GPIO_AFRL_AFSEL2                      GPIO_AFRL_AFSEL2_Mask
#define GPIO_AFRL_AFSEL2_0                    (((uint32_t)0x1 << GPIO_AFRL_AFSEL2_Pos))
#define GPIO_AFRL_AFSEL2_1                    (((uint32_t)0x2 << GPIO_AFRL_AFSEL2_Pos))
#define GPIO_AFRL_AFSEL2_2                    (((uint32_t)0x4 << GPIO_AFRL_AFSEL2_Pos))
#define GPIO_AFRL_AFSEL2_3                    (((uint32_t)0x8 << GPIO_AFRL_AFSEL2_Pos))
#define GPIO_AFRL_AFSEL1_Pos                  ((uint32_t)4)                     /* Alternate function selection for port x bit y (y = 0..7) */
#define GPIO_AFRL_AFSEL1_Mask                 (((uint32_t)0x0F) << 4)
#define GPIO_AFRL_AFSEL1                      GPIO_AFRL_AFSEL1_Mask
#define GPIO_AFRL_AFSEL1_0                    (((uint32_t)0x1 << GPIO_AFRL_AFSEL1_Pos))
#define GPIO_AFRL_AFSEL1_1                    (((uint32_t)0x2 << GPIO_AFRL_AFSEL1_Pos))
#define GPIO_AFRL_AFSEL1_2                    (((uint32_t)0x4 << GPIO_AFRL_AFSEL1_Pos))
#define GPIO_AFRL_AFSEL1_3                    (((uint32_t)0x8 << GPIO_AFRL_AFSEL1_Pos))
#define GPIO_AFRL_AFSEL0_Pos                  ((uint32_t)0)                     /* Alternate function selection for port x bit y (y = 0..7) */
#define GPIO_AFRL_AFSEL0_Mask                 (((uint32_t)0x0F) << 0)
#define GPIO_AFRL_AFSEL0                      GPIO_AFRL_AFSEL0_Mask
#define GPIO_AFRL_AFSEL0_0                    (((uint32_t)0x1))
#define GPIO_AFRL_AFSEL0_1                    (((uint32_t)0x2))
#define GPIO_AFRL_AFSEL0_2                    (((uint32_t)0x4))
#define GPIO_AFRL_AFSEL0_3                    (((uint32_t)0x8))

/************************************* GPIO->AFRH  **************************************/
#define GPIO_AFRH_AFSEL15_Pos                 ((uint32_t)28)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFSEL15_Mask                (((uint32_t)0x0F) << 28)
#define GPIO_AFRH_AFSEL15                     GPIO_AFRH_AFSEL15_Mask
#define GPIO_AFRH_AFSEL15_0                   (((uint32_t)0x1 << GPIO_AFRH_AFSEL15_Pos))
#define GPIO_AFRH_AFSEL15_1                   (((uint32_t)0x2 << GPIO_AFRH_AFSEL15_Pos))
#define GPIO_AFRH_AFSEL15_2                   (((uint32_t)0x4 << GPIO_AFRH_AFSEL15_Pos))
#define GPIO_AFRH_AFSEL15_3                   (((uint32_t)0x8 << GPIO_AFRH_AFSEL15_Pos))
#define GPIO_AFRH_AFSEL14_Pos                 ((uint32_t)24)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFSEL14_Mask                (((uint32_t)0x0F) << 24)
#define GPIO_AFRH_AFSEL14                     GPIO_AFRH_AFSEL14_Mask
#define GPIO_AFRH_AFSEL14_0                   (((uint32_t)0x1 << GPIO_AFRH_AFSEL14_Pos))
#define GPIO_AFRH_AFSEL14_1                   (((uint32_t)0x2 << GPIO_AFRH_AFSEL14_Pos))
#define GPIO_AFRH_AFSEL14_2                   (((uint32_t)0x4 << GPIO_AFRH_AFSEL14_Pos))
#define GPIO_AFRH_AFSEL14_3                   (((uint32_t)0x8 << GPIO_AFRH_AFSEL14_Pos))
#define GPIO_AFRH_AFSEL13_Pos                 ((uint32_t)20)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFSEL13_Mask                (((uint32_t)0x0F) << 20)
#define GPIO_AFRH_AFSEL13                     GPIO_AFRH_AFSEL13_Mask
#define GPIO_AFRH_AFSEL13_0                   (((uint32_t)0x1 << GPIO_AFRH_AFSEL13_Pos))
#define GPIO_AFRH_AFSEL13_1                   (((uint32_t)0x2 << GPIO_AFRH_AFSEL13_Pos))
#define GPIO_AFRH_AFSEL13_2                   (((uint32_t)0x4 << GPIO_AFRH_AFSEL13_Pos))
#define GPIO_AFRH_AFSEL13_3                   (((uint32_t)0x8 << GPIO_AFRH_AFSEL13_Pos))
#define GPIO_AFRH_AFSEL12_Pos                 ((uint32_t)16)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFSEL12_Mask                (((uint32_t)0x0F) << 16)
#define GPIO_AFRH_AFSEL12                     GPIO_AFRH_AFSEL12_Mask
#define GPIO_AFRH_AFSEL12_0                   (((uint32_t)0x1 << GPIO_AFRH_AFSEL12_Pos))
#define GPIO_AFRH_AFSEL12_1                   (((uint32_t)0x2 << GPIO_AFRH_AFSEL12_Pos))
#define GPIO_AFRH_AFSEL12_2                   (((uint32_t)0x4 << GPIO_AFRH_AFSEL12_Pos))
#define GPIO_AFRH_AFSEL12_3                   (((uint32_t)0x8 << GPIO_AFRH_AFSEL12_Pos))
#define GPIO_AFRH_AFSEL11_Pos                 ((uint32_t)12)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFSEL11_Mask                (((uint32_t)0x0F) << 12)
#define GPIO_AFRH_AFSEL11                     GPIO_AFRH_AFSEL11_Mask
#define GPIO_AFRH_AFSEL11_0                   (((uint32_t)0x1 << GPIO_AFRH_AFSEL11_Pos))
#define GPIO_AFRH_AFSEL11_1                   (((uint32_t)0x2 << GPIO_AFRH_AFSEL11_Pos))
#define GPIO_AFRH_AFSEL11_2                   (((uint32_t)0x4 << GPIO_AFRH_AFSEL11_Pos))
#define GPIO_AFRH_AFSEL11_3                   (((uint32_t)0x8 << GPIO_AFRH_AFSEL11_Pos))
#define GPIO_AFRH_AFSEL10_Pos                 ((uint32_t)8)                     /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFSEL10_Mask                (((uint32_t)0x0F) << 8)
#define GPIO_AFRH_AFSEL10                     GPIO_AFRH_AFSEL10_Mask
#define GPIO_AFRH_AFSEL10_0                   (((uint32_t)0x1 << GPIO_AFRH_AFSEL10_Pos))
#define GPIO_AFRH_AFSEL10_1                   (((uint32_t)0x2 << GPIO_AFRH_AFSEL10_Pos))
#define GPIO_AFRH_AFSEL10_2                   (((uint32_t)0x4 << GPIO_AFRH_AFSEL10_Pos))
#define GPIO_AFRH_AFSEL10_3                   (((uint32_t)0x8 << GPIO_AFRH_AFSEL10_Pos))
#define GPIO_AFRH_AFSEL9_Pos                  ((uint32_t)4)                     /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFSEL9_Mask                 (((uint32_t)0x0F) << 4)
#define GPIO_AFRH_AFSEL9                      GPIO_AFRH_AFSEL9_Mask
#define GPIO_AFRH_AFSEL9_0                    (((uint32_t)0x1 << GPIO_AFRH_AFSEL9_Pos))
#define GPIO_AFRH_AFSEL9_1                    (((uint32_t)0x2 << GPIO_AFRH_AFSEL9_Pos))
#define GPIO_AFRH_AFSEL9_2                    (((uint32_t)0x4 << GPIO_AFRH_AFSEL9_Pos))
#define GPIO_AFRH_AFSEL9_3                    (((uint32_t)0x8 << GPIO_AFRH_AFSEL9_Pos))
#define GPIO_AFRH_AFSEL8_Pos                  ((uint32_t)0)                     /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFSEL8_Mask                 (((uint32_t)0x0F) << 0)
#define GPIO_AFRH_AFSEL8                      GPIO_AFRH_AFSEL8_Mask
#define GPIO_AFRH_AFSEL8_0                    (((uint32_t)0x1))
#define GPIO_AFRH_AFSEL8_1                    (((uint32_t)0x2))
#define GPIO_AFRH_AFSEL8_2                    (((uint32_t)0x4))
#define GPIO_AFRH_AFSEL8_3                    (((uint32_t)0x8))
#define GPIO_AFRH_AFRH14_Pos                  ((uint32_t)24)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFRH14_Mask                 (((uint32_t)0x0F) << 24)
#define GPIO_AFRH_AFRH14                      GPIO_AFRH_AFRH14_Mask
#define GPIO_AFRH_AFRH14_0                    (((uint32_t)0x1 << GPIO_AFRH_AFRH14_Pos))
#define GPIO_AFRH_AFRH14_1                    (((uint32_t)0x2 << GPIO_AFRH_AFRH14_Pos))
#define GPIO_AFRH_AFRH14_2                    (((uint32_t)0x4 << GPIO_AFRH_AFRH14_Pos))
#define GPIO_AFRH_AFRH14_3                    (((uint32_t)0x8 << GPIO_AFRH_AFRH14_Pos))
#define GPIO_AFRH_AFRH13_Pos                  ((uint32_t)20)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFRH13_Mask                 (((uint32_t)0x0F) << 20)
#define GPIO_AFRH_AFRH13                      GPIO_AFRH_AFRH13_Mask
#define GPIO_AFRH_AFRH13_0                    (((uint32_t)0x1 << GPIO_AFRH_AFRH13_Pos))
#define GPIO_AFRH_AFRH13_1                    (((uint32_t)0x2 << GPIO_AFRH_AFRH13_Pos))
#define GPIO_AFRH_AFRH13_2                    (((uint32_t)0x4 << GPIO_AFRH_AFRH13_Pos))
#define GPIO_AFRH_AFRH13_3                    (((uint32_t)0x8 << GPIO_AFRH_AFRH13_Pos))
#define GPIO_AFRH_AFRH12_Pos                  ((uint32_t)16)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFRH12_Mask                 (((uint32_t)0x0F) << 16)
#define GPIO_AFRH_AFRH12                      GPIO_AFRH_AFRH12_Mask
#define GPIO_AFRH_AFRH12_0                    (((uint32_t)0x1 << GPIO_AFRH_AFRH12_Pos))
#define GPIO_AFRH_AFRH12_1                    (((uint32_t)0x2 << GPIO_AFRH_AFRH12_Pos))
#define GPIO_AFRH_AFRH12_2                    (((uint32_t)0x4 << GPIO_AFRH_AFRH12_Pos))
#define GPIO_AFRH_AFRH12_3                    (((uint32_t)0x8 << GPIO_AFRH_AFRH12_Pos))
#define GPIO_AFRH_AFRH11_Pos                  ((uint32_t)12)                    /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFRH11_Mask                 (((uint32_t)0x0F) << 12)
#define GPIO_AFRH_AFRH11                      GPIO_AFRH_AFRH11_Mask
#define GPIO_AFRH_AFRH11_0                    (((uint32_t)0x1 << GPIO_AFRH_AFRH11_Pos))
#define GPIO_AFRH_AFRH11_1                    (((uint32_t)0x2 << GPIO_AFRH_AFRH11_Pos))
#define GPIO_AFRH_AFRH11_2                    (((uint32_t)0x4 << GPIO_AFRH_AFRH11_Pos))
#define GPIO_AFRH_AFRH11_3                    (((uint32_t)0x8 << GPIO_AFRH_AFRH11_Pos))
#define GPIO_AFRH_AFRH10_Pos                  ((uint32_t)8)                     /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFRH10_Mask                 (((uint32_t)0x0F) << 8)
#define GPIO_AFRH_AFRH10                      GPIO_AFRH_AFRH10_Mask
#define GPIO_AFRH_AFRH10_0                    (((uint32_t)0x1 << GPIO_AFRH_AFRH10_Pos))
#define GPIO_AFRH_AFRH10_1                    (((uint32_t)0x2 << GPIO_AFRH_AFRH10_Pos))
#define GPIO_AFRH_AFRH10_2                    (((uint32_t)0x4 << GPIO_AFRH_AFRH10_Pos))
#define GPIO_AFRH_AFRH10_3                    (((uint32_t)0x8 << GPIO_AFRH_AFRH10_Pos))
#define GPIO_AFRH_AFRH9_Pos                   ((uint32_t)4)                     /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFRH9_Mask                  (((uint32_t)0x0F) << 4)
#define GPIO_AFRH_AFRH9                       GPIO_AFRH_AFRH9_Mask
#define GPIO_AFRH_AFRH9_0                     (((uint32_t)0x1 << GPIO_AFRH_AFRH9_Pos))
#define GPIO_AFRH_AFRH9_1                     (((uint32_t)0x2 << GPIO_AFRH_AFRH9_Pos))
#define GPIO_AFRH_AFRH9_2                     (((uint32_t)0x4 << GPIO_AFRH_AFRH9_Pos))
#define GPIO_AFRH_AFRH9_3                     (((uint32_t)0x8 << GPIO_AFRH_AFRH9_Pos))
#define GPIO_AFRH_AFRH8_Pos                   ((uint32_t)0)                     /* Alternate function selection for port x bit y (y = 8..15) */
#define GPIO_AFRH_AFRH8_Mask                  (((uint32_t)0x0F) << 0)
#define GPIO_AFRH_AFRH8                       GPIO_AFRH_AFRH8_Mask
#define GPIO_AFRH_AFRH8_0                     (((uint32_t)0x1))
#define GPIO_AFRH_AFRH8_1                     (((uint32_t)0x2))
#define GPIO_AFRH_AFRH8_2                     (((uint32_t)0x4))
#define GPIO_AFRH_AFRH8_3                     (((uint32_t)0x8))

/************************************* GPIO->BRR  ***************************************/
#define GPIO_BRR_BR0_Pos                      ((uint32_t)0)                     /* Port x Reset bit y */
#define GPIO_BRR_BR0_Mask                     (((uint32_t)0x01) << 0)
#define GPIO_BRR_BR0                          GPIO_BRR_BR0_Mask
#define GPIO_BRR_BR1_Pos                      ((uint32_t)1)                     /* Port x Reset bit y */
#define GPIO_BRR_BR1_Mask                     (((uint32_t)0x01) << 1)
#define GPIO_BRR_BR1                          GPIO_BRR_BR1_Mask
#define GPIO_BRR_BR2_Pos                      ((uint32_t)2)                     /* Port x Reset bit y */
#define GPIO_BRR_BR2_Mask                     (((uint32_t)0x01) << 2)
#define GPIO_BRR_BR2                          GPIO_BRR_BR2_Mask
#define GPIO_BRR_BR3_Pos                      ((uint32_t)3)                     /* Port x Reset bit y */
#define GPIO_BRR_BR3_Mask                     (((uint32_t)0x01) << 3)
#define GPIO_BRR_BR3                          GPIO_BRR_BR3_Mask
#define GPIO_BRR_BR4_Pos                      ((uint32_t)4)                     /* Port x Reset bit y */
#define GPIO_BRR_BR4_Mask                     (((uint32_t)0x01) << 4)
#define GPIO_BRR_BR4                          GPIO_BRR_BR4_Mask
#define GPIO_BRR_BR5_Pos                      ((uint32_t)5)                     /* Port x Reset bit y */
#define GPIO_BRR_BR5_Mask                     (((uint32_t)0x01) << 5)
#define GPIO_BRR_BR5                          GPIO_BRR_BR5_Mask
#define GPIO_BRR_BR6_Pos                      ((uint32_t)6)                     /* Port x Reset bit y */
#define GPIO_BRR_BR6_Mask                     (((uint32_t)0x01) << 6)
#define GPIO_BRR_BR6                          GPIO_BRR_BR6_Mask
#define GPIO_BRR_BR7_Pos                      ((uint32_t)7)                     /* Port x Reset bit y */
#define GPIO_BRR_BR7_Mask                     (((uint32_t)0x01) << 7)
#define GPIO_BRR_BR7                          GPIO_BRR_BR7_Mask
#define GPIO_BRR_BR8_Pos                      ((uint32_t)8)                     /* Port x Reset bit y */
#define GPIO_BRR_BR8_Mask                     (((uint32_t)0x01) << 8)
#define GPIO_BRR_BR8                          GPIO_BRR_BR8_Mask
#define GPIO_BRR_BR9_Pos                      ((uint32_t)9)                     /* Port x Reset bit y */
#define GPIO_BRR_BR9_Mask                     (((uint32_t)0x01) << 9)
#define GPIO_BRR_BR9                          GPIO_BRR_BR9_Mask
#define GPIO_BRR_BR10_Pos                     ((uint32_t)10)                    /* Port x Reset bit y */
#define GPIO_BRR_BR10_Mask                    (((uint32_t)0x01) << 10)
#define GPIO_BRR_BR10                         GPIO_BRR_BR10_Mask
#define GPIO_BRR_BR11_Pos                     ((uint32_t)11)                    /* Port x Reset bit y */
#define GPIO_BRR_BR11_Mask                    (((uint32_t)0x01) << 11)
#define GPIO_BRR_BR11                         GPIO_BRR_BR11_Mask
#define GPIO_BRR_BR12_Pos                     ((uint32_t)12)                    /* Port x Reset bit y */
#define GPIO_BRR_BR12_Mask                    (((uint32_t)0x01) << 12)
#define GPIO_BRR_BR12                         GPIO_BRR_BR12_Mask
#define GPIO_BRR_BR13_Pos                     ((uint32_t)13)                    /* Port x Reset bit y */
#define GPIO_BRR_BR13_Mask                    (((uint32_t)0x01) << 13)
#define GPIO_BRR_BR13                         GPIO_BRR_BR13_Mask
#define GPIO_BRR_BR14_Pos                     ((uint32_t)14)                    /* Port x Reset bit y */
#define GPIO_BRR_BR14_Mask                    (((uint32_t)0x01) << 14)
#define GPIO_BRR_BR14                         GPIO_BRR_BR14_Mask
#define GPIO_BRR_BR15_Pos                     ((uint32_t)15)                    /* Port x Reset bit y */
#define GPIO_BRR_BR15_Mask                    (((uint32_t)0x01) << 15)
#define GPIO_BRR_BR15                         GPIO_BRR_BR15_Mask

/************************************* GPIO->IOSR  **************************************/
#define GPIO_IOSR_SEN0_Pos                    ((uint32_t)0)                     /* SEN0 */
#define GPIO_IOSR_SEN0_Mask                   (((uint32_t)0x01) << 0)
#define GPIO_IOSR_SEN0                        GPIO_IOSR_SEN0_Mask
#define GPIO_IOSR_SEN1_Pos                    ((uint32_t)1)                     /* SEN1 */
#define GPIO_IOSR_SEN1_Mask                   (((uint32_t)0x01) << 1)
#define GPIO_IOSR_SEN1                        GPIO_IOSR_SEN1_Mask
#define GPIO_IOSR_SEN2_Pos                    ((uint32_t)2)                     /* SEN2 */
#define GPIO_IOSR_SEN2_Mask                   (((uint32_t)0x01) << 2)
#define GPIO_IOSR_SEN2                        GPIO_IOSR_SEN2_Mask
#define GPIO_IOSR_SEN3_Pos                    ((uint32_t)3)                     /* SEN3 */
#define GPIO_IOSR_SEN3_Mask                   (((uint32_t)0x01) << 3)
#define GPIO_IOSR_SEN3                        GPIO_IOSR_SEN3_Mask
#define GPIO_IOSR_SEN4_Pos                    ((uint32_t)4)                     /* SEN4 */
#define GPIO_IOSR_SEN4_Mask                   (((uint32_t)0x01) << 4)
#define GPIO_IOSR_SEN4                        GPIO_IOSR_SEN4_Mask
#define GPIO_IOSR_SEN5_Pos                    ((uint32_t)5)                     /* SEN5 */
#define GPIO_IOSR_SEN5_Mask                   (((uint32_t)0x01) << 5)
#define GPIO_IOSR_SEN5                        GPIO_IOSR_SEN5_Mask
#define GPIO_IOSR_SEN6_Pos                    ((uint32_t)6)                     /* SEN6 */
#define GPIO_IOSR_SEN6_Mask                   (((uint32_t)0x01) << 6)
#define GPIO_IOSR_SEN6                        GPIO_IOSR_SEN6_Mask
#define GPIO_IOSR_SEN7_Pos                    ((uint32_t)7)                     /* SEN7 */
#define GPIO_IOSR_SEN7_Mask                   (((uint32_t)0x01) << 7)
#define GPIO_IOSR_SEN7                        GPIO_IOSR_SEN7_Mask
#define GPIO_IOSR_SEN8_Pos                    ((uint32_t)8)                     /* SEN8 */
#define GPIO_IOSR_SEN8_Mask                   (((uint32_t)0x01) << 8)
#define GPIO_IOSR_SEN8                        GPIO_IOSR_SEN8_Mask
#define GPIO_IOSR_SEN9_Pos                    ((uint32_t)9)                     /* SEN9 */
#define GPIO_IOSR_SEN9_Mask                   (((uint32_t)0x01) << 9)
#define GPIO_IOSR_SEN9                        GPIO_IOSR_SEN9_Mask
#define GPIO_IOSR_SEN10_Pos                   ((uint32_t)10)                    /* SEN10 */
#define GPIO_IOSR_SEN10_Mask                  (((uint32_t)0x01) << 10)
#define GPIO_IOSR_SEN10                       GPIO_IOSR_SEN10_Mask
#define GPIO_IOSR_SEN11_Pos                   ((uint32_t)11)                    /* SEN11 */
#define GPIO_IOSR_SEN11_Mask                  (((uint32_t)0x01) << 11)
#define GPIO_IOSR_SEN11                       GPIO_IOSR_SEN11_Mask
#define GPIO_IOSR_SEN12_Pos                   ((uint32_t)12)                    /* SEN12 */
#define GPIO_IOSR_SEN12_Mask                  (((uint32_t)0x01) << 12)
#define GPIO_IOSR_SEN12                       GPIO_IOSR_SEN12_Mask
#define GPIO_IOSR_SEN13_Pos                   ((uint32_t)13)                    /* SEN13 */
#define GPIO_IOSR_SEN13_Mask                  (((uint32_t)0x01) << 13)
#define GPIO_IOSR_SEN13                       GPIO_IOSR_SEN13_Mask
#define GPIO_IOSR_SEN14_Pos                   ((uint32_t)14)                    /* SEN14 */
#define GPIO_IOSR_SEN14_Mask                  (((uint32_t)0x01) << 14)
#define GPIO_IOSR_SEN14                       GPIO_IOSR_SEN14_Mask
#define GPIO_IOSR_SEN15_Pos                   ((uint32_t)15)                    /* SEN15 */
#define GPIO_IOSR_SEN15_Mask                  (((uint32_t)0x01) << 15)
#define GPIO_IOSR_SEN15                       GPIO_IOSR_SEN15_Mask

/************************************* GPIO->UHD  ***************************************/
#define GPIO_UHD_UHD0_Pos                     ((uint32_t)0)                     /* UHD0 */
#define GPIO_UHD_UHD0_Mask                    (((uint32_t)0x01) << 0)
#define GPIO_UHD_UHD0                         GPIO_UHD_UHD0_Mask
#define GPIO_UHD_UHD1_Pos                     ((uint32_t)1)                     /* UHD1 */
#define GPIO_UHD_UHD1_Mask                    (((uint32_t)0x01) << 1)
#define GPIO_UHD_UHD1                         GPIO_UHD_UHD1_Mask
#define GPIO_UHD_UHD2_Pos                     ((uint32_t)2)                     /* UHD2 */
#define GPIO_UHD_UHD2_Mask                    (((uint32_t)0x01) << 2)
#define GPIO_UHD_UHD2                         GPIO_UHD_UHD2_Mask
#define GPIO_UHD_UHD3_Pos                     ((uint32_t)3)                     /* UHD3 */
#define GPIO_UHD_UHD3_Mask                    (((uint32_t)0x01) << 3)
#define GPIO_UHD_UHD3                         GPIO_UHD_UHD3_Mask
#define GPIO_UHD_UHD4_Pos                     ((uint32_t)4)                     /* UHD4 */
#define GPIO_UHD_UHD4_Mask                    (((uint32_t)0x01) << 4)
#define GPIO_UHD_UHD4                         GPIO_UHD_UHD4_Mask
#define GPIO_UHD_UHD5_Pos                     ((uint32_t)5)                     /* UHD5 */
#define GPIO_UHD_UHD5_Mask                    (((uint32_t)0x01) << 5)
#define GPIO_UHD_UHD5                         GPIO_UHD_UHD5_Mask
#define GPIO_UHD_UHD6_Pos                     ((uint32_t)6)                     /* UHD6 */
#define GPIO_UHD_UHD6_Mask                    (((uint32_t)0x01) << 6)
#define GPIO_UHD_UHD6                         GPIO_UHD_UHD6_Mask
#define GPIO_UHD_UHD7_Pos                     ((uint32_t)7)                     /* UHD7 */
#define GPIO_UHD_UHD7_Mask                    (((uint32_t)0x01) << 7)
#define GPIO_UHD_UHD7                         GPIO_UHD_UHD7_Mask
#define GPIO_UHD_UHD8_Pos                     ((uint32_t)8)                     /* UHD8 */
#define GPIO_UHD_UHD8_Mask                    (((uint32_t)0x01) << 8)
#define GPIO_UHD_UHD8                         GPIO_UHD_UHD8_Mask
#define GPIO_UHD_UHD9_Pos                     ((uint32_t)9)                     /* UHD9 */
#define GPIO_UHD_UHD9_Mask                    (((uint32_t)0x01) << 9)
#define GPIO_UHD_UHD9                         GPIO_UHD_UHD9_Mask
#define GPIO_UHD_UHD10_Pos                    ((uint32_t)10)                    /* UHD10 */
#define GPIO_UHD_UHD10_Mask                   (((uint32_t)0x01) << 10)
#define GPIO_UHD_UHD10                        GPIO_UHD_UHD10_Mask
#define GPIO_UHD_UHD11_Pos                    ((uint32_t)11)                    /* UHD11 */
#define GPIO_UHD_UHD11_Mask                   (((uint32_t)0x01) << 11)
#define GPIO_UHD_UHD11                        GPIO_UHD_UHD11_Mask
#define GPIO_UHD_UHD12_Pos                    ((uint32_t)12)                    /* UHD12 */
#define GPIO_UHD_UHD12_Mask                   (((uint32_t)0x01) << 12)
#define GPIO_UHD_UHD12                        GPIO_UHD_UHD12_Mask
#define GPIO_UHD_UHD13_Pos                    ((uint32_t)13)                    /* UHD13 */
#define GPIO_UHD_UHD13_Mask                   (((uint32_t)0x01) << 13)
#define GPIO_UHD_UHD13                        GPIO_UHD_UHD13_Mask
#define GPIO_UHD_UHD14_Pos                    ((uint32_t)14)                    /* UHD14 */
#define GPIO_UHD_UHD14_Mask                   (((uint32_t)0x01) << 14)
#define GPIO_UHD_UHD14                        GPIO_UHD_UHD14_Mask
#define GPIO_UHD_UHD15_Pos                    ((uint32_t)15)                    /* UHD15 */
#define GPIO_UHD_UHD15_Mask                   (((uint32_t)0x01) << 15)
#define GPIO_UHD_UHD15                        GPIO_UHD_UHD15_Mask

/*****************************************************************************************
*                                     Peripheral SPI                                     *
*****************************************************************************************/
typedef struct{
  __IO uint16_t CR1;                    /* control register 1 */
       uint16_t RESERVED1;
  __IO uint16_t CR2;                    /* control register 2 */
       uint16_t RESERVED2;
  __IO uint16_t SR;                     /* status register */
       uint16_t RESERVED3;
  __IO uint16_t DR;                     /* data register */
       uint16_t RESERVED4;
  __IO uint16_t CRCPR;                  /* CRC polynomial register */
       uint16_t RESERVED5;
  __I  uint16_t RXCRCR;                 /* RX CRC register */
       uint16_t RESERVED6;
  __I  uint16_t TXCRCR;                 /* TX CRC register */
       uint16_t RESERVED7;
  __IO uint16_t I2SCFGR;                /* I2S configuration register */
       uint16_t RESERVED8;
  __IO uint16_t I2SPR;                  /* I2S prescaler register */
}SPI_TypeDef;

/************************************** SPI->CR1  ***************************************/
#define SPI_CR1_BIDIMODE_Pos                  ((uint32_t)15)                    /* Bidirectional data mode enable */
#define SPI_CR1_BIDIMODE_Mask                 (((uint32_t)0x01) << 15)
#define SPI_CR1_BIDIMODE                      SPI_CR1_BIDIMODE_Mask
#define SPI_CR1_BIDIOE_Pos                    ((uint32_t)14)                    /* Output enable in bidirectional mode */
#define SPI_CR1_BIDIOE_Mask                   (((uint32_t)0x01) << 14)
#define SPI_CR1_BIDIOE                        SPI_CR1_BIDIOE_Mask
#define SPI_CR1_CRCEN_Pos                     ((uint32_t)13)                    /* Hardware CRC calculation enable */
#define SPI_CR1_CRCEN_Mask                    (((uint32_t)0x01) << 13)
#define SPI_CR1_CRCEN                         SPI_CR1_CRCEN_Mask
#define SPI_CR1_CRCNEXT_Pos                   ((uint32_t)12)                    /* CRC transfer next */
#define SPI_CR1_CRCNEXT_Mask                  (((uint32_t)0x01) << 12)
#define SPI_CR1_CRCNEXT                       SPI_CR1_CRCNEXT_Mask
#define SPI_CR1_CRCL_Pos                      ((uint32_t)11)                    /* CRC length */
#define SPI_CR1_CRCL_Mask                     (((uint32_t)0x01) << 11)
#define SPI_CR1_CRCL                          SPI_CR1_CRCL_Mask
#define SPI_CR1_RXONLY_Pos                    ((uint32_t)10)                    /* Receive only */
#define SPI_CR1_RXONLY_Mask                   (((uint32_t)0x01) << 10)
#define SPI_CR1_RXONLY                        SPI_CR1_RXONLY_Mask
#define SPI_CR1_SSM_Pos                       ((uint32_t)9)                     /* Software slave management */
#define SPI_CR1_SSM_Mask                      (((uint32_t)0x01) << 9)
#define SPI_CR1_SSM                           SPI_CR1_SSM_Mask
#define SPI_CR1_SSI_Pos                       ((uint32_t)8)                     /* Internal slave select */
#define SPI_CR1_SSI_Mask                      (((uint32_t)0x01) << 8)
#define SPI_CR1_SSI                           SPI_CR1_SSI_Mask
#define SPI_CR1_LSBFIRST_Pos                  ((uint32_t)7)                     /* Frame format */
#define SPI_CR1_LSBFIRST_Mask                 (((uint32_t)0x01) << 7)
#define SPI_CR1_LSBFIRST                      SPI_CR1_LSBFIRST_Mask
#define SPI_CR1_SPE_Pos                       ((uint32_t)6)                     /* SPI enable */
#define SPI_CR1_SPE_Mask                      (((uint32_t)0x01) << 6)
#define SPI_CR1_SPE                           SPI_CR1_SPE_Mask
#define SPI_CR1_BR_Pos                        ((uint32_t)3)                     /* Baud rate control */
#define SPI_CR1_BR_Mask                       (((uint32_t)0x07) << 3)
#define SPI_CR1_BR                            SPI_CR1_BR_Mask
#define SPI_CR1_BR_0                          (((uint32_t)0x1 << SPI_CR1_BR_Pos))
#define SPI_CR1_BR_1                          (((uint32_t)0x2 << SPI_CR1_BR_Pos))
#define SPI_CR1_BR_2                          (((uint32_t)0x4 << SPI_CR1_BR_Pos))
#define SPI_CR1_MSTR_Pos                      ((uint32_t)2)                     /* Master selection */
#define SPI_CR1_MSTR_Mask                     (((uint32_t)0x01) << 2)
#define SPI_CR1_MSTR                          SPI_CR1_MSTR_Mask
#define SPI_CR1_CPOL_Pos                      ((uint32_t)1)                     /* Clock polarity */
#define SPI_CR1_CPOL_Mask                     (((uint32_t)0x01) << 1)
#define SPI_CR1_CPOL                          SPI_CR1_CPOL_Mask
#define SPI_CR1_CPHA_Pos                      ((uint32_t)0)                     /* Clock phase */
#define SPI_CR1_CPHA_Mask                     (((uint32_t)0x01) << 0)
#define SPI_CR1_CPHA                          SPI_CR1_CPHA_Mask

/************************************** SPI->CR2  ***************************************/
#define SPI_CR2_RXDMAEN_Pos                   ((uint32_t)0)                     /* Rx buffer DMA enable */
#define SPI_CR2_RXDMAEN_Mask                  (((uint32_t)0x01) << 0)
#define SPI_CR2_RXDMAEN                       SPI_CR2_RXDMAEN_Mask
#define SPI_CR2_TXDMAEN_Pos                   ((uint32_t)1)                     /* Tx buffer DMA enable */
#define SPI_CR2_TXDMAEN_Mask                  (((uint32_t)0x01) << 1)
#define SPI_CR2_TXDMAEN                       SPI_CR2_TXDMAEN_Mask
#define SPI_CR2_SSOE_Pos                      ((uint32_t)2)                     /* SS output enable */
#define SPI_CR2_SSOE_Mask                     (((uint32_t)0x01) << 2)
#define SPI_CR2_SSOE                          SPI_CR2_SSOE_Mask
#define SPI_CR2_NSSP_Pos                      ((uint32_t)3)                     /* NSS pulse management */
#define SPI_CR2_NSSP_Mask                     (((uint32_t)0x01) << 3)
#define SPI_CR2_NSSP                          SPI_CR2_NSSP_Mask
#define SPI_CR2_FRF_Pos                       ((uint32_t)4)                     /* Frame format */
#define SPI_CR2_FRF_Mask                      (((uint32_t)0x01) << 4)
#define SPI_CR2_FRF                           SPI_CR2_FRF_Mask
#define SPI_CR2_ERRIE_Pos                     ((uint32_t)5)                     /* Error interrupt enable */
#define SPI_CR2_ERRIE_Mask                    (((uint32_t)0x01) << 5)
#define SPI_CR2_ERRIE                         SPI_CR2_ERRIE_Mask
#define SPI_CR2_RXNEIE_Pos                    ((uint32_t)6)                     /* RX buffer not empty interrupt enable */
#define SPI_CR2_RXNEIE_Mask                   (((uint32_t)0x01) << 6)
#define SPI_CR2_RXNEIE                        SPI_CR2_RXNEIE_Mask
#define SPI_CR2_TXEIE_Pos                     ((uint32_t)7)                     /* Tx buffer empty interrupt enable */
#define SPI_CR2_TXEIE_Mask                    (((uint32_t)0x01) << 7)
#define SPI_CR2_TXEIE                         SPI_CR2_TXEIE_Mask
#define SPI_CR2_DS_Pos                        ((uint32_t)8)                     /* Data size */
#define SPI_CR2_DS_Mask                       (((uint32_t)0x0F) << 8)
#define SPI_CR2_DS                            SPI_CR2_DS_Mask
#define SPI_CR2_DS_0                          (((uint32_t)0x1 << SPI_CR2_DS_Pos))
#define SPI_CR2_DS_1                          (((uint32_t)0x2 << SPI_CR2_DS_Pos))
#define SPI_CR2_DS_2                          (((uint32_t)0x4 << SPI_CR2_DS_Pos))
#define SPI_CR2_DS_3                          (((uint32_t)0x8 << SPI_CR2_DS_Pos))
#define SPI_CR2_FRXTH_Pos                     ((uint32_t)12)                    /* FIFO reception threshold */
#define SPI_CR2_FRXTH_Mask                    (((uint32_t)0x01) << 12)
#define SPI_CR2_FRXTH                         SPI_CR2_FRXTH_Mask
#define SPI_CR2_LDMA_RX_Pos                   ((uint32_t)13)                    /* Last DMA transfer for reception */
#define SPI_CR2_LDMA_RX_Mask                  (((uint32_t)0x01) << 13)
#define SPI_CR2_LDMA_RX                       SPI_CR2_LDMA_RX_Mask
#define SPI_CR2_LDMA_TX_Pos                   ((uint32_t)14)                    /* Last DMA transfer for transmission */
#define SPI_CR2_LDMA_TX_Mask                  (((uint32_t)0x01) << 14)
#define SPI_CR2_LDMA_TX                       SPI_CR2_LDMA_TX_Mask

/************************************** SPI->SR  ****************************************/
#define SPI_SR_RXNE_Pos                       ((uint32_t)0)                     /* Receive buffer not empty */
#define SPI_SR_RXNE_Mask                      (((uint32_t)0x01) << 0)
#define SPI_SR_RXNE                           SPI_SR_RXNE_Mask
#define SPI_SR_TXE_Pos                        ((uint32_t)1)                     /* Transmit buffer empty */
#define SPI_SR_TXE_Mask                       (((uint32_t)0x01) << 1)
#define SPI_SR_TXE                            SPI_SR_TXE_Mask
#define SPI_SR_CHSIDE_Pos                     ((uint32_t)2)                     /* Channel side */
#define SPI_SR_CHSIDE_Mask                    (((uint32_t)0x01) << 2)
#define SPI_SR_CHSIDE                         SPI_SR_CHSIDE_Mask
#define SPI_SR_UDR_Pos                        ((uint32_t)3)                     /* Underrun flag */
#define SPI_SR_UDR_Mask                       (((uint32_t)0x01) << 3)
#define SPI_SR_UDR                            SPI_SR_UDR_Mask
#define SPI_SR_CRCERR_Pos                     ((uint32_t)4)                     /* CRC error flag */
#define SPI_SR_CRCERR_Mask                    (((uint32_t)0x01) << 4)
#define SPI_SR_CRCERR                         SPI_SR_CRCERR_Mask
#define SPI_SR_MODF_Pos                       ((uint32_t)5)                     /* Mode fault */
#define SPI_SR_MODF_Mask                      (((uint32_t)0x01) << 5)
#define SPI_SR_MODF                           SPI_SR_MODF_Mask
#define SPI_SR_OVR_Pos                        ((uint32_t)6)                     /* Overrun flag */
#define SPI_SR_OVR_Mask                       (((uint32_t)0x01) << 6)
#define SPI_SR_OVR                            SPI_SR_OVR_Mask
#define SPI_SR_BSY_Pos                        ((uint32_t)7)                     /* Busy flag */
#define SPI_SR_BSY_Mask                       (((uint32_t)0x01) << 7)
#define SPI_SR_BSY                            SPI_SR_BSY_Mask
#define SPI_SR_FRE_Pos                        ((uint32_t)8)                     /* frame format error */
#define SPI_SR_FRE_Mask                       (((uint32_t)0x01) << 8)
#define SPI_SR_FRE                            SPI_SR_FRE_Mask
#define SPI_SR_FRLVL_Pos                      ((uint32_t)9)                     /* FIFO reception level */
#define SPI_SR_FRLVL_Mask                     (((uint32_t)0x03) << 9)
#define SPI_SR_FRLVL                          SPI_SR_FRLVL_Mask
#define SPI_SR_FRLVL_0                        (((uint32_t)0x1 << SPI_SR_FRLVL_Pos))
#define SPI_SR_FRLVL_1                        (((uint32_t)0x2 << SPI_SR_FRLVL_Pos))
#define SPI_SR_FTLVL_Pos                      ((uint32_t)11)                    /* FIFO transmission level */
#define SPI_SR_FTLVL_Mask                     (((uint32_t)0x03) << 11)
#define SPI_SR_FTLVL                          SPI_SR_FTLVL_Mask
#define SPI_SR_FTLVL_0                        (((uint32_t)0x1 << SPI_SR_FTLVL_Pos))
#define SPI_SR_FTLVL_1                        (((uint32_t)0x2 << SPI_SR_FTLVL_Pos))

/************************************** SPI->DR  ****************************************/
#define SPI_DR_DR_Pos                         ((uint32_t)0)                     /* Data register */
#define SPI_DR_DR_Mask                        (((uint32_t)0xFFFF) << 0)
#define SPI_DR_DR                             SPI_DR_DR_Mask

/************************************* SPI->CRCPR  **************************************/
#define SPI_CRCPR_CRCPOLY_Pos                 ((uint32_t)0)                     /* CRC polynomial register */
#define SPI_CRCPR_CRCPOLY_Mask                (((uint32_t)0xFFFF) << 0)
#define SPI_CRCPR_CRCPOLY                     SPI_CRCPR_CRCPOLY_Mask

/************************************ SPI->RXCRCR  **************************************/
#define SPI_RXCRCR_RxCRC_Pos                  ((uint32_t)0)                     /* Rx CRC register */
#define SPI_RXCRCR_RxCRC_Mask                 (((uint32_t)0xFFFF) << 0)
#define SPI_RXCRCR_RxCRC                      SPI_RXCRCR_RxCRC_Mask

/************************************ SPI->TXCRCR  **************************************/
#define SPI_TXCRCR_TxCRC_Pos                  ((uint32_t)0)                     /* Tx CRC register */
#define SPI_TXCRCR_TxCRC_Mask                 (((uint32_t)0xFFFF) << 0)
#define SPI_TXCRCR_TxCRC                      SPI_TXCRCR_TxCRC_Mask

/************************************ SPI->I2SCFGR  *************************************/
#define SPI_I2SCFGR_I2SMOD_Pos                ((uint32_t)11)                    /* I2S mode selection */
#define SPI_I2SCFGR_I2SMOD_Mask               (((uint32_t)0x01) << 11)
#define SPI_I2SCFGR_I2SMOD                    SPI_I2SCFGR_I2SMOD_Mask
#define SPI_I2SCFGR_I2SE_Pos                  ((uint32_t)10)                    /* I2S Enable */
#define SPI_I2SCFGR_I2SE_Mask                 (((uint32_t)0x01) << 10)
#define SPI_I2SCFGR_I2SE                      SPI_I2SCFGR_I2SE_Mask
#define SPI_I2SCFGR_I2SCFG_Pos                ((uint32_t)8)                     /* I2S configuration mode */
#define SPI_I2SCFGR_I2SCFG_Mask               (((uint32_t)0x03) << 8)
#define SPI_I2SCFGR_I2SCFG                    SPI_I2SCFGR_I2SCFG_Mask
#define SPI_I2SCFGR_I2SCFG_0                  (((uint32_t)0x1 << SPI_I2SCFGR_I2SCFG_Pos))
#define SPI_I2SCFGR_I2SCFG_1                  (((uint32_t)0x2 << SPI_I2SCFGR_I2SCFG_Pos))
#define SPI_I2SCFGR_PCMSYNC_Pos               ((uint32_t)7)                     /* PCM frame synchronization */
#define SPI_I2SCFGR_PCMSYNC_Mask              (((uint32_t)0x01) << 7)
#define SPI_I2SCFGR_PCMSYNC                   SPI_I2SCFGR_PCMSYNC_Mask
#define SPI_I2SCFGR_I2SSTD_Pos                ((uint32_t)4)                     /* I2S standard selection */
#define SPI_I2SCFGR_I2SSTD_Mask               (((uint32_t)0x03) << 4)
#define SPI_I2SCFGR_I2SSTD                    SPI_I2SCFGR_I2SSTD_Mask
#define SPI_I2SCFGR_I2SSTD_0                  (((uint32_t)0x1 << SPI_I2SCFGR_I2SSTD_Pos))
#define SPI_I2SCFGR_I2SSTD_1                  (((uint32_t)0x2 << SPI_I2SCFGR_I2SSTD_Pos))
#define SPI_I2SCFGR_CKPOL_Pos                 ((uint32_t)3)                     /* Steady state clock polarity */
#define SPI_I2SCFGR_CKPOL_Mask                (((uint32_t)0x01) << 3)
#define SPI_I2SCFGR_CKPOL                     SPI_I2SCFGR_CKPOL_Mask
#define SPI_I2SCFGR_DATLEN_Pos                ((uint32_t)1)                     /* Data length to be transferred */
#define SPI_I2SCFGR_DATLEN_Mask               (((uint32_t)0x03) << 1)
#define SPI_I2SCFGR_DATLEN                    SPI_I2SCFGR_DATLEN_Mask
#define SPI_I2SCFGR_DATLEN_0                  (((uint32_t)0x1 << SPI_I2SCFGR_DATLEN_Pos))
#define SPI_I2SCFGR_DATLEN_1                  (((uint32_t)0x2 << SPI_I2SCFGR_DATLEN_Pos))
#define SPI_I2SCFGR_CHLEN_Pos                 ((uint32_t)0)                     /* Channel length (number of bits per audio channel) */
#define SPI_I2SCFGR_CHLEN_Mask                (((uint32_t)0x01) << 0)
#define SPI_I2SCFGR_CHLEN                     SPI_I2SCFGR_CHLEN_Mask

/************************************* SPI->I2SPR  **************************************/
#define SPI_I2SPR_MCKOE_Pos                   ((uint32_t)9)                     /* Master clock output enable */
#define SPI_I2SPR_MCKOE_Mask                  (((uint32_t)0x01) << 9)
#define SPI_I2SPR_MCKOE                       SPI_I2SPR_MCKOE_Mask
#define SPI_I2SPR_ODD_Pos                     ((uint32_t)8)                     /* Odd factor for the prescaler */
#define SPI_I2SPR_ODD_Mask                    (((uint32_t)0x01) << 8)
#define SPI_I2SPR_ODD                         SPI_I2SPR_ODD_Mask
#define SPI_I2SPR_I2SDIV_Pos                  ((uint32_t)0)                     /* I2S Linear prescaler */
#define SPI_I2SPR_I2SDIV_Mask                 (((uint32_t)0xFF) << 0)
#define SPI_I2SPR_I2SDIV                      SPI_I2SPR_I2SDIV_Mask
#define SPI_I2SPR_I2SDIV_0                    (((uint32_t)0x1))
#define SPI_I2SPR_I2SDIV_1                    (((uint32_t)0x2))
#define SPI_I2SPR_I2SDIV_2                    (((uint32_t)0x4))
#define SPI_I2SPR_I2SDIV_3                    (((uint32_t)0x8))
#define SPI_I2SPR_I2SDIV_4                    (((uint32_t)0x10))
#define SPI_I2SPR_I2SDIV_5                    (((uint32_t)0x20))
#define SPI_I2SPR_I2SDIV_6                    (((uint32_t)0x40))
#define SPI_I2SPR_I2SDIV_7                    (((uint32_t)0x80))

/*****************************************************************************************
*                                     Peripheral PWR                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR;                     /* Power control register (PWR_CR) */
  __IO uint32_t CSR;                    /* Power control /status register */
       uint16_t RESERVED1[16];
  __I uint32_t STBFLAG;                 /* STBFLAG */
  __I uint32_t SHUTFLAG;                /* SHUTFLAG */
  __IO uint32_t CSR2;                   /* Power control /status register 2 */
  __IO uint32_t WUP_POL;                /* Power weak up pin polarity register */
       uint16_t RESERVED2[2];
  __IO uint32_t PORPDR_CFG;             /* Power polarity PDR configure register */
}PWR_TypeDef;

/************************************** PWR->CR  ****************************************/
#define PWR_CR_LPDS_Pos                       ((uint32_t)0)                     /* Low Power Deep Sleep */
#define PWR_CR_LPDS_Mask                      (((uint32_t)0x01) << 0)
#define PWR_CR_LPDS                           PWR_CR_LPDS_Mask
#define PWR_CR_PDDS_Pos                       ((uint32_t)1)                     /* Power Down Deep Sleep */
#define PWR_CR_PDDS_Mask                      (((uint32_t)0x01) << 1)
#define PWR_CR_PDDS                           PWR_CR_PDDS_Mask
#define PWR_CR_CWUF_Pos                       ((uint32_t)2)                     /* Clear Wake-up Flag */
#define PWR_CR_CWUF_Mask                      (((uint32_t)0x01) << 2)
#define PWR_CR_CWUF                           PWR_CR_CWUF_Mask
#define PWR_CR_CSBF_Pos                       ((uint32_t)3)                     /* Clear STANDBY Flag */
#define PWR_CR_CSBF_Mask                      (((uint32_t)0x01) << 3)
#define PWR_CR_CSBF                           PWR_CR_CSBF_Mask
#define PWR_CR_PVDE_Pos                       ((uint32_t)4)                     /* Power Voltage Detector Enable */
#define PWR_CR_PVDE_Mask                      (((uint32_t)0x01) << 4)
#define PWR_CR_PVDE                           PWR_CR_PVDE_Mask
#define PWR_CR_PLS_Pos                        ((uint32_t)5)                     /* PVD Level Selection */
#define PWR_CR_PLS_Mask                       (((uint32_t)0x07) << 5)
#define PWR_CR_PLS                            PWR_CR_PLS_Mask
#define PWR_CR_PLS_0                          (((uint32_t)0x1 << PWR_CR_PLS_Pos))
#define PWR_CR_PLS_1                          (((uint32_t)0x2 << PWR_CR_PLS_Pos))
#define PWR_CR_PLS_2                          (((uint32_t)0x4 << PWR_CR_PLS_Pos))
#define PWR_CR_DBP_Pos                        ((uint32_t)8)                     /* Disable Backup Domain write protection */
#define PWR_CR_DBP_Mask                       (((uint32_t)0x01) << 8)
#define PWR_CR_DBP                            PWR_CR_DBP_Mask

/************************************** PWR->CSR  ***************************************/
#define PWR_CSR_WUF_Pos                       ((uint32_t)0)                     /* Wake-Up Flag */
#define PWR_CSR_WUF_Mask                      (((uint32_t)0x01) << 0)
#define PWR_CSR_WUF                           PWR_CSR_WUF_Mask
#define PWR_CSR_SBF_Pos                       ((uint32_t)1)                     /* STANDBY Flag */
#define PWR_CSR_SBF_Mask                      (((uint32_t)0x01) << 1)
#define PWR_CSR_SBF                           PWR_CSR_SBF_Mask
#define PWR_CSR_PVDO_Pos                      ((uint32_t)2)                     /* PVD Output */
#define PWR_CSR_PVDO_Mask                     (((uint32_t)0x01) << 2)
#define PWR_CSR_PVDO                          PWR_CSR_PVDO_Mask
#define PWR_CSR_LDORDY_Pos                    ((uint32_t)3)                     /* LDO Ready */
#define PWR_CSR_LDORDY_Mask                   (((uint32_t)0x01) << 3)
#define PWR_CSR_LDORDY                        PWR_CSR_LDORDY_Mask
#define PWR_CSR_EWUP1_Pos                     ((uint32_t)8)                     /* Enable WKUP pin 1 */
#define PWR_CSR_EWUP1_Mask                    (((uint32_t)0x01) << 8)
#define PWR_CSR_EWUP1                         PWR_CSR_EWUP1_Mask
#define PWR_CSR_EWUP2_Pos                     ((uint32_t)9)                     /* Enable WKUP pin 2 */
#define PWR_CSR_EWUP2_Mask                    (((uint32_t)0x01) << 9)
#define PWR_CSR_EWUP2                         PWR_CSR_EWUP2_Mask
#define PWR_CSR_EWUP3_Pos                     ((uint32_t)10)                    /* Enable WKUP pin 3  */
#define PWR_CSR_EWUP3_Mask                    (((uint32_t)0x01) << 10)
#define PWR_CSR_EWUP3                         PWR_CSR_EWUP3_Mask

/************************************ PWR->STBFLAG  *************************************/
#define PWR_STBFLAG_WUF1_Pos                  ((uint32_t)0)                     /* Shutdown Wake-Up Flag */
#define PWR_STBFLAG_WUF1_Mask                 (((uint32_t)0x01) << 0)
#define PWR_STBFLAG_WUF1                      PWR_STBFLAG_WUF1_Mask
#define PWR_STBFLAG_WUF2_Pos                  ((uint32_t)1)                     /* Shutdown Wake-Up Flag */
#define PWR_STBFLAG_WUF2_Mask                 (((uint32_t)0x01) << 1)
#define PWR_STBFLAG_WUF2                      PWR_STBFLAG_WUF2_Mask
#define PWR_STBFLAG_WUF3_Pos                  ((uint32_t)2)                     /* Shutdown Wake-Up Flag */
#define PWR_STBFLAG_WUF3_Mask                 (((uint32_t)0x01) << 2)
#define PWR_STBFLAG_WUF3                      PWR_STBFLAG_WUF3_Mask
#define PWR_STBFLAG_WUF_RTC_Pos               ((uint32_t)7)                     /* WUF_RTC */
#define PWR_STBFLAG_WUF_RTC_Mask              (((uint32_t)0x01) << 7)
#define PWR_STBFLAG_WUF_RTC                   PWR_STBFLAG_WUF_RTC_Mask

/*********************************** PWR->SHUTFLAG  *************************************/
#define PWR_SHUTFLAG_SWUP3_Pos                ((uint32_t)2)                     /* Wakeup Pin 3 */
#define PWR_SHUTFLAG_SWUP3_Mask               (((uint32_t)0x01) << 2)
#define PWR_SHUTFLAG_SWUP3                    PWR_SHUTFLAG_SWUP3_Mask
#define PWR_SHUTFLAG_SWUP2_Pos                ((uint32_t)1)                     /* Wakeup Pin 2 */
#define PWR_SHUTFLAG_SWUP2_Mask               (((uint32_t)0x01) << 1)
#define PWR_SHUTFLAG_SWUP2                    PWR_SHUTFLAG_SWUP2_Mask
#define PWR_SHUTFLAG_SWUP1_Pos                ((uint32_t)0)                     /* Wakeup Pin 1 */
#define PWR_SHUTFLAG_SWUP1_Mask               (((uint32_t)0x01) << 0)
#define PWR_SHUTFLAG_SWUP1                    PWR_SHUTFLAG_SWUP1_Mask

/************************************* PWR->CSR2  ***************************************/
#define PWR_CSR2_SWUF_Pos                     ((uint32_t)0)                     /* Shutdown Wake-Up Flag */
#define PWR_CSR2_SWUF_Mask                    (((uint32_t)0x01) << 0)
#define PWR_CSR2_SWUF                         PWR_CSR2_SWUF_Mask
#define PWR_CSR2_SHUTF_Pos                    ((uint32_t)1)                     /* Shutdown  Flag */
#define PWR_CSR2_SHUTF_Mask                   (((uint32_t)0x01) << 1)
#define PWR_CSR2_SHUTF                        PWR_CSR2_SHUTF_Mask
#define PWR_CSR2_CSWUF_Pos                    ((uint32_t)2)                     /* Clear shutdown wakeup flag */
#define PWR_CSR2_CSWUF_Mask                   (((uint32_t)0x01) << 2)
#define PWR_CSR2_CSWUF                        PWR_CSR2_CSWUF_Mask
#define PWR_CSR2_CSHUTF_Pos                   ((uint32_t)3)                     /* Clear Shutdown Flag */
#define PWR_CSR2_CSHUTF_Mask                  (((uint32_t)0x01) << 3)
#define PWR_CSR2_CSHUTF                       PWR_CSR2_CSHUTF_Mask
#define PWR_CSR2_BKPPDS_Pos                   ((uint32_t)6)                     /* BKP  power down  */
#define PWR_CSR2_BKPPDS_Mask                  (((uint32_t)0x01) << 6)
#define PWR_CSR2_BKPPDS                       PWR_CSR2_BKPPDS_Mask
#define PWR_CSR2_SHDS_Pos                     ((uint32_t)7)                     /* Shutdown mode */
#define PWR_CSR2_SHDS_Mask                    (((uint32_t)0x01) << 7)
#define PWR_CSR2_SHDS                         PWR_CSR2_SHDS_Mask

/************************************ PWR->WUP_POL  *************************************/
#define PWR_WUP_POL_WUPOL3_Pos                ((uint32_t)2)                     /* Wakeup Pin 3 */
#define PWR_WUP_POL_WUPOL3_Mask               (((uint32_t)0x01) << 2)
#define PWR_WUP_POL_WUPOL3                    PWR_WUP_POL_WUPOL3_Mask
#define PWR_WUP_POL_WUPOL2_Pos                ((uint32_t)1)                     /* Wakeup Pin 2 */
#define PWR_WUP_POL_WUPOL2_Mask               (((uint32_t)0x01) << 1)
#define PWR_WUP_POL_WUPOL2                    PWR_WUP_POL_WUPOL2_Mask
#define PWR_WUP_POL_WUPOL1_Pos                ((uint32_t)0)                     /* Wakeup Pin 1 */
#define PWR_WUP_POL_WUPOL1_Mask               (((uint32_t)0x01) << 0)
#define PWR_WUP_POL_WUPOL1                    PWR_WUP_POL_WUPOL1_Mask

/********************************** PWR->PORPDR_CFG  ************************************/
#define PWR_PORPDR_CFG_KEY_Pos                ((uint32_t)8)                     /* KEY to unlock */
#define PWR_PORPDR_CFG_KEY_Mask               (((uint32_t)0xFF) << 8)
#define PWR_PORPDR_CFG_KEY                    PWR_PORPDR_CFG_KEY_Mask
#define PWR_PORPDR_CFG_KEY_0                  (((uint32_t)0x1 << PWR_PORPDR_CFG_KEY_Pos))
#define PWR_PORPDR_CFG_KEY_1                  (((uint32_t)0x2 << PWR_PORPDR_CFG_KEY_Pos))
#define PWR_PORPDR_CFG_KEY_2                  (((uint32_t)0x4 << PWR_PORPDR_CFG_KEY_Pos))
#define PWR_PORPDR_CFG_KEY_3                  (((uint32_t)0x8 << PWR_PORPDR_CFG_KEY_Pos))
#define PWR_PORPDR_CFG_KEY_4                  (((uint32_t)0x10 << PWR_PORPDR_CFG_KEY_Pos))
#define PWR_PORPDR_CFG_KEY_5                  (((uint32_t)0x20 << PWR_PORPDR_CFG_KEY_Pos))
#define PWR_PORPDR_CFG_KEY_6                  (((uint32_t)0x40 << PWR_PORPDR_CFG_KEY_Pos))
#define PWR_PORPDR_CFG_KEY_7                  (((uint32_t)0x80 << PWR_PORPDR_CFG_KEY_Pos))
#define PWR_PORPDR_CFG_PDR_PD_Pos             ((uint32_t)0)                     /* pwoer down PDR */
#define PWR_PORPDR_CFG_PDR_PD_Mask            (((uint32_t)0x01) << 0)
#define PWR_PORPDR_CFG_PDR_PD                 PWR_PORPDR_CFG_PDR_PD_Mask

/*****************************************************************************************
*                                     Peripheral RTC                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t TR;                     /* RTC time register */
  __IO uint32_t DR;                     /* RTC date register */
  __IO uint32_t CR;                     /* RTC control register */
  __IO uint32_t ISR;                    /* RTC initialization and status register */
  __IO uint32_t PRER;                   /* RTC prescaler register */
  __IO uint32_t WUTR;                   /* RTC wakeup timer register */
       uint16_t RESERVED1[2];
  __IO uint32_t ALRMAR;                 /* RTC alarm A register */
  __IO uint32_t ALRMBR;                 /* RTC alarm B register */
  __O  uint32_t WPR;                    /* write protection register */
  __I  uint32_t SSR;                    /* RTC sub second register */
  __O  uint32_t SHIFTR;                 /* RTC shift control register */
  __I  uint32_t TSTR;                   /* RTC timestamp time register */
  __I  uint32_t TSDR;                   /* RTC timestamp date register */
  __I  uint32_t TSSSR;                  /* RTC time-stamp sub second register */
  __IO uint32_t CALR;                   /* RTC calibration register */
  __IO uint32_t TAFCR;                  /* tamper and alternate function configuration
register */
  __IO uint32_t ALRMASSR;               /* RTC alarm A sub second register */
  __IO uint32_t ALRMBSSR;               /* RTC alarm B sub second register */
  __IO uint32_t OR;                     /* OR */
  __IO uint32_t BKP0R;                  /* RTC backup registers */
  __IO uint32_t BKP1R;                  /* RTC backup registers */
  __IO uint32_t BKP2R;                  /* RTC backup registers */
  __IO uint32_t BKP3R;                  /* RTC backup registers */
  __IO uint32_t BKP4R;                  /* RTC backup registers */
}RTC_TypeDef;

/************************************** RTC->TR  ****************************************/
#define RTC_TR_SU_Pos                         ((uint32_t)0)                     /* Second units in BCD format */
#define RTC_TR_SU_Mask                        (((uint32_t)0x0F) << 0)
#define RTC_TR_SU                             RTC_TR_SU_Mask
#define RTC_TR_SU_0                           (((uint32_t)0x1))
#define RTC_TR_SU_1                           (((uint32_t)0x2))
#define RTC_TR_SU_2                           (((uint32_t)0x4))
#define RTC_TR_SU_3                           (((uint32_t)0x8))
#define RTC_TR_ST_Pos                         ((uint32_t)4)                     /* Second tens in BCD format */
#define RTC_TR_ST_Mask                        (((uint32_t)0x07) << 4)
#define RTC_TR_ST                             RTC_TR_ST_Mask
#define RTC_TR_ST_0                           (((uint32_t)0x1 << RTC_TR_ST_Pos))
#define RTC_TR_ST_1                           (((uint32_t)0x2 << RTC_TR_ST_Pos))
#define RTC_TR_ST_2                           (((uint32_t)0x4 << RTC_TR_ST_Pos))
#define RTC_TR_MNU_Pos                        ((uint32_t)8)                     /* Minute units in BCD format */
#define RTC_TR_MNU_Mask                       (((uint32_t)0x0F) << 8)
#define RTC_TR_MNU                            RTC_TR_MNU_Mask
#define RTC_TR_MNU_0                          (((uint32_t)0x1 << RTC_TR_MNU_Pos))
#define RTC_TR_MNU_1                          (((uint32_t)0x2 << RTC_TR_MNU_Pos))
#define RTC_TR_MNU_2                          (((uint32_t)0x4 << RTC_TR_MNU_Pos))
#define RTC_TR_MNU_3                          (((uint32_t)0x8 << RTC_TR_MNU_Pos))
#define RTC_TR_MNT_Pos                        ((uint32_t)12)                    /* Minute tens in BCD format */
#define RTC_TR_MNT_Mask                       (((uint32_t)0x07) << 12)
#define RTC_TR_MNT                            RTC_TR_MNT_Mask
#define RTC_TR_MNT_0                          (((uint32_t)0x1 << RTC_TR_MNT_Pos))
#define RTC_TR_MNT_1                          (((uint32_t)0x2 << RTC_TR_MNT_Pos))
#define RTC_TR_MNT_2                          (((uint32_t)0x4 << RTC_TR_MNT_Pos))
#define RTC_TR_HU_Pos                         ((uint32_t)16)                    /* Hour units in BCD format */
#define RTC_TR_HU_Mask                        (((uint32_t)0x0F) << 16)
#define RTC_TR_HU                             RTC_TR_HU_Mask
#define RTC_TR_HU_0                           (((uint32_t)0x1 << RTC_TR_HU_Pos))
#define RTC_TR_HU_1                           (((uint32_t)0x2 << RTC_TR_HU_Pos))
#define RTC_TR_HU_2                           (((uint32_t)0x4 << RTC_TR_HU_Pos))
#define RTC_TR_HU_3                           (((uint32_t)0x8 << RTC_TR_HU_Pos))
#define RTC_TR_HT_Pos                         ((uint32_t)20)                    /* Hour tens in BCD format */
#define RTC_TR_HT_Mask                        (((uint32_t)0x03) << 20)
#define RTC_TR_HT                             RTC_TR_HT_Mask
#define RTC_TR_HT_0                           (((uint32_t)0x1 << RTC_TR_HT_Pos))
#define RTC_TR_HT_1                           (((uint32_t)0x2 << RTC_TR_HT_Pos))
#define RTC_TR_PM_Pos                         ((uint32_t)22)                    /* AM/PM notation */
#define RTC_TR_PM_Mask                        (((uint32_t)0x01) << 22)
#define RTC_TR_PM                             RTC_TR_PM_Mask

/************************************** RTC->DR  ****************************************/
#define RTC_DR_DU_Pos                         ((uint32_t)0)                     /* Date units in BCD format */
#define RTC_DR_DU_Mask                        (((uint32_t)0x0F) << 0)
#define RTC_DR_DU                             RTC_DR_DU_Mask
#define RTC_DR_DU_0                           (((uint32_t)0x1))
#define RTC_DR_DU_1                           (((uint32_t)0x2))
#define RTC_DR_DU_2                           (((uint32_t)0x4))
#define RTC_DR_DU_3                           (((uint32_t)0x8))
#define RTC_DR_DT_Pos                         ((uint32_t)4)                     /* Date tens in BCD format */
#define RTC_DR_DT_Mask                        (((uint32_t)0x03) << 4)
#define RTC_DR_DT                             RTC_DR_DT_Mask
#define RTC_DR_DT_0                           (((uint32_t)0x1 << RTC_DR_DT_Pos))
#define RTC_DR_DT_1                           (((uint32_t)0x2 << RTC_DR_DT_Pos))
#define RTC_DR_MU_Pos                         ((uint32_t)8)                     /* Month units in BCD format */
#define RTC_DR_MU_Mask                        (((uint32_t)0x0F) << 8)
#define RTC_DR_MU                             RTC_DR_MU_Mask
#define RTC_DR_MU_0                           (((uint32_t)0x1 << RTC_DR_MU_Pos))
#define RTC_DR_MU_1                           (((uint32_t)0x2 << RTC_DR_MU_Pos))
#define RTC_DR_MU_2                           (((uint32_t)0x4 << RTC_DR_MU_Pos))
#define RTC_DR_MU_3                           (((uint32_t)0x8 << RTC_DR_MU_Pos))
#define RTC_DR_MT_Pos                         ((uint32_t)12)                    /* Month tens in BCD format */
#define RTC_DR_MT_Mask                        (((uint32_t)0x01) << 12)
#define RTC_DR_MT                             RTC_DR_MT_Mask
#define RTC_DR_WDU_Pos                        ((uint32_t)13)                    /* Week day units */
#define RTC_DR_WDU_Mask                       (((uint32_t)0x07) << 13)
#define RTC_DR_WDU                            RTC_DR_WDU_Mask
#define RTC_DR_WDU_0                          (((uint32_t)0x1 << RTC_DR_WDU_Pos))
#define RTC_DR_WDU_1                          (((uint32_t)0x2 << RTC_DR_WDU_Pos))
#define RTC_DR_WDU_2                          (((uint32_t)0x4 << RTC_DR_WDU_Pos))
#define RTC_DR_YU_Pos                         ((uint32_t)16)                    /* Year units in BCD format */
#define RTC_DR_YU_Mask                        (((uint32_t)0x0F) << 16)
#define RTC_DR_YU                             RTC_DR_YU_Mask
#define RTC_DR_YU_0                           (((uint32_t)0x1 << RTC_DR_YU_Pos))
#define RTC_DR_YU_1                           (((uint32_t)0x2 << RTC_DR_YU_Pos))
#define RTC_DR_YU_2                           (((uint32_t)0x4 << RTC_DR_YU_Pos))
#define RTC_DR_YU_3                           (((uint32_t)0x8 << RTC_DR_YU_Pos))
#define RTC_DR_YT_Pos                         ((uint32_t)20)                    /* Year tens in BCD format */
#define RTC_DR_YT_Mask                        (((uint32_t)0x0F) << 20)
#define RTC_DR_YT                             RTC_DR_YT_Mask
#define RTC_DR_YT_0                           (((uint32_t)0x1 << RTC_DR_YT_Pos))
#define RTC_DR_YT_1                           (((uint32_t)0x2 << RTC_DR_YT_Pos))
#define RTC_DR_YT_2                           (((uint32_t)0x4 << RTC_DR_YT_Pos))
#define RTC_DR_YT_3                           (((uint32_t)0x8 << RTC_DR_YT_Pos))

/************************************** RTC->CR  ****************************************/
#define RTC_CR_WUCKSEL_Pos                    ((uint32_t)0)                     /* Wakeup clock selection */
#define RTC_CR_WUCKSEL_Mask                   (((uint32_t)0x07) << 0)
#define RTC_CR_WUCKSEL                        RTC_CR_WUCKSEL_Mask
#define RTC_CR_WUCKSEL_0                      (((uint32_t)0x1))
#define RTC_CR_WUCKSEL_1                      (((uint32_t)0x2))
#define RTC_CR_WUCKSEL_2                      (((uint32_t)0x4))
#define RTC_CR_TSEDGE_Pos                     ((uint32_t)3)                     /* Time-stamp event active edge */
#define RTC_CR_TSEDGE_Mask                    (((uint32_t)0x01) << 3)
#define RTC_CR_TSEDGE                         RTC_CR_TSEDGE_Mask
#define RTC_CR_REFCKON_Pos                    ((uint32_t)4)                     /* RTC_REFIN reference clock detection enable (50 or 60 Hz) */
#define RTC_CR_REFCKON_Mask                   (((uint32_t)0x01) << 4)
#define RTC_CR_REFCKON                        RTC_CR_REFCKON_Mask
#define RTC_CR_BYPSHAD_Pos                    ((uint32_t)5)                     /* Bypass the shadow registers */
#define RTC_CR_BYPSHAD_Mask                   (((uint32_t)0x01) << 5)
#define RTC_CR_BYPSHAD                        RTC_CR_BYPSHAD_Mask
#define RTC_CR_FMT_Pos                        ((uint32_t)6)                     /* Hour format */
#define RTC_CR_FMT_Mask                       (((uint32_t)0x01) << 6)
#define RTC_CR_FMT                            RTC_CR_FMT_Mask
#define RTC_CR_ALRAE_Pos                      ((uint32_t)8)                     /* Alarm A enable */
#define RTC_CR_ALRAE_Mask                     (((uint32_t)0x01) << 8)
#define RTC_CR_ALRAE                          RTC_CR_ALRAE_Mask
#define RTC_CR_ALRBE_Pos                      ((uint32_t)9)                     /* Alarm B enable */
#define RTC_CR_ALRBE_Mask                     (((uint32_t)0x01) << 9)
#define RTC_CR_ALRBE                          RTC_CR_ALRBE_Mask
#define RTC_CR_WUTE_Pos                       ((uint32_t)10)                    /* Wakeup timer enable */
#define RTC_CR_WUTE_Mask                      (((uint32_t)0x01) << 10)
#define RTC_CR_WUTE                           RTC_CR_WUTE_Mask
#define RTC_CR_TSE_Pos                        ((uint32_t)11)                    /* timestamp enable */
#define RTC_CR_TSE_Mask                       (((uint32_t)0x01) << 11)
#define RTC_CR_TSE                            RTC_CR_TSE_Mask
#define RTC_CR_ALRAIE_Pos                     ((uint32_t)12)                    /* Alarm A interrupt enable */
#define RTC_CR_ALRAIE_Mask                    (((uint32_t)0x01) << 12)
#define RTC_CR_ALRAIE                         RTC_CR_ALRAIE_Mask
#define RTC_CR_ALRBIE_Pos                     ((uint32_t)13)                    /* Alarm B interrupt enable */
#define RTC_CR_ALRBIE_Mask                    (((uint32_t)0x01) << 13)
#define RTC_CR_ALRBIE                         RTC_CR_ALRBIE_Mask
#define RTC_CR_WUTIE_Pos                      ((uint32_t)14)                    /* Wakeup timer interrupt enable */
#define RTC_CR_WUTIE_Mask                     (((uint32_t)0x01) << 14)
#define RTC_CR_WUTIE                          RTC_CR_WUTIE_Mask
#define RTC_CR_TSIE_Pos                       ((uint32_t)15)                    /* Time-stamp interrupt enable */
#define RTC_CR_TSIE_Mask                      (((uint32_t)0x01) << 15)
#define RTC_CR_TSIE                           RTC_CR_TSIE_Mask
#define RTC_CR_ADD1H_Pos                      ((uint32_t)16)                    /* Add 1 hour (summer time change) */
#define RTC_CR_ADD1H_Mask                     (((uint32_t)0x01) << 16)
#define RTC_CR_ADD1H                          RTC_CR_ADD1H_Mask
#define RTC_CR_SUB1H_Pos                      ((uint32_t)17)                    /* Subtract 1 hour (winter time change) */
#define RTC_CR_SUB1H_Mask                     (((uint32_t)0x01) << 17)
#define RTC_CR_SUB1H                          RTC_CR_SUB1H_Mask
#define RTC_CR_BKP_Pos                        ((uint32_t)18)                    /* Backup */
#define RTC_CR_BKP_Mask                       (((uint32_t)0x01) << 18)
#define RTC_CR_BKP                            RTC_CR_BKP_Mask
#define RTC_CR_COSEL_Pos                      ((uint32_t)19)                    /* Calibration output selection */
#define RTC_CR_COSEL_Mask                     (((uint32_t)0x01) << 19)
#define RTC_CR_COSEL                          RTC_CR_COSEL_Mask
#define RTC_CR_POL_Pos                        ((uint32_t)20)                    /* Output polarity */
#define RTC_CR_POL_Mask                       (((uint32_t)0x01) << 20)
#define RTC_CR_POL                            RTC_CR_POL_Mask
#define RTC_CR_OSEL_Pos                       ((uint32_t)21)                    /* Output selection */
#define RTC_CR_OSEL_Mask                      (((uint32_t)0x03) << 21)
#define RTC_CR_OSEL                           RTC_CR_OSEL_Mask
#define RTC_CR_OSEL_0                         (((uint32_t)0x1 << RTC_CR_OSEL_Pos))
#define RTC_CR_OSEL_1                         (((uint32_t)0x2 << RTC_CR_OSEL_Pos))
#define RTC_CR_COE_Pos                        ((uint32_t)23)                    /* Calibration output enable */
#define RTC_CR_COE_Mask                       (((uint32_t)0x01) << 23)
#define RTC_CR_COE                            RTC_CR_COE_Mask

/************************************** RTC->ISR  ***************************************/
#define RTC_ISR_ALRAWF_Pos                    ((uint32_t)0)                     /* Alarm A write flag */
#define RTC_ISR_ALRAWF_Mask                   (((uint32_t)0x01) << 0)
#define RTC_ISR_ALRAWF                        RTC_ISR_ALRAWF_Mask
#define RTC_ISR_ALRBWF_Pos                    ((uint32_t)1)                     /* Alarm B write flag */
#define RTC_ISR_ALRBWF_Mask                   (((uint32_t)0x01) << 1)
#define RTC_ISR_ALRBWF                        RTC_ISR_ALRBWF_Mask
#define RTC_ISR_WUTWF_Pos                     ((uint32_t)2)                     /* Wakeup timer write flag */
#define RTC_ISR_WUTWF_Mask                    (((uint32_t)0x01) << 2)
#define RTC_ISR_WUTWF                         RTC_ISR_WUTWF_Mask
#define RTC_ISR_SHPF_Pos                      ((uint32_t)3)                     /* Shift operation pending */
#define RTC_ISR_SHPF_Mask                     (((uint32_t)0x01) << 3)
#define RTC_ISR_SHPF                          RTC_ISR_SHPF_Mask
#define RTC_ISR_INITS_Pos                     ((uint32_t)4)                     /* Initialization status flag */
#define RTC_ISR_INITS_Mask                    (((uint32_t)0x01) << 4)
#define RTC_ISR_INITS                         RTC_ISR_INITS_Mask
#define RTC_ISR_RSF_Pos                       ((uint32_t)5)                     /* Registers synchronization flag */
#define RTC_ISR_RSF_Mask                      (((uint32_t)0x01) << 5)
#define RTC_ISR_RSF                           RTC_ISR_RSF_Mask
#define RTC_ISR_INITF_Pos                     ((uint32_t)6)                     /* Initialization flag */
#define RTC_ISR_INITF_Mask                    (((uint32_t)0x01) << 6)
#define RTC_ISR_INITF                         RTC_ISR_INITF_Mask
#define RTC_ISR_INIT_Pos                      ((uint32_t)7)                     /* Initialization mode */
#define RTC_ISR_INIT_Mask                     (((uint32_t)0x01) << 7)
#define RTC_ISR_INIT                          RTC_ISR_INIT_Mask
#define RTC_ISR_ALRAF_Pos                     ((uint32_t)8)                     /* Alarm A flag */
#define RTC_ISR_ALRAF_Mask                    (((uint32_t)0x01) << 8)
#define RTC_ISR_ALRAF                         RTC_ISR_ALRAF_Mask
#define RTC_ISR_ALRBF_Pos                     ((uint32_t)9)                     /* Alarm B flag */
#define RTC_ISR_ALRBF_Mask                    (((uint32_t)0x01) << 9)
#define RTC_ISR_ALRBF                         RTC_ISR_ALRBF_Mask
#define RTC_ISR_WUTF_Pos                      ((uint32_t)10)                    /* Wakeup timer flag */
#define RTC_ISR_WUTF_Mask                     (((uint32_t)0x01) << 10)
#define RTC_ISR_WUTF                          RTC_ISR_WUTF_Mask
#define RTC_ISR_TSF_Pos                       ((uint32_t)11)                    /* Time-stamp flag */
#define RTC_ISR_TSF_Mask                      (((uint32_t)0x01) << 11)
#define RTC_ISR_TSF                           RTC_ISR_TSF_Mask
#define RTC_ISR_TSOVF_Pos                     ((uint32_t)12)                    /* Time-stamp overflow flag */
#define RTC_ISR_TSOVF_Mask                    (((uint32_t)0x01) << 12)
#define RTC_ISR_TSOVF                         RTC_ISR_TSOVF_Mask
#define RTC_ISR_TAMP1F_Pos                    ((uint32_t)13)                    /* RTC_TAMP1 detection flag */
#define RTC_ISR_TAMP1F_Mask                   (((uint32_t)0x01) << 13)
#define RTC_ISR_TAMP1F                        RTC_ISR_TAMP1F_Mask
#define RTC_ISR_TAMP2F_Pos                    ((uint32_t)14)                    /* RTC_TAMP2 detection flag */
#define RTC_ISR_TAMP2F_Mask                   (((uint32_t)0x01) << 14)
#define RTC_ISR_TAMP2F                        RTC_ISR_TAMP2F_Mask
#define RTC_ISR_RECALPF_Pos                   ((uint32_t)16)                    /* Recalibration pending Flag */
#define RTC_ISR_RECALPF_Mask                  (((uint32_t)0x01) << 16)
#define RTC_ISR_RECALPF                       RTC_ISR_RECALPF_Mask

/************************************* RTC->PRER  ***************************************/
#define RTC_PRER_PREDIV_S_Pos                 ((uint32_t)0)                     /* Synchronous prescaler factor */
#define RTC_PRER_PREDIV_S_Mask                (((uint32_t)0x7FFF) << 0)
#define RTC_PRER_PREDIV_S                     RTC_PRER_PREDIV_S_Mask
#define RTC_PRER_PREDIV_S_0                   (((uint32_t)0x1))
#define RTC_PRER_PREDIV_S_1                   (((uint32_t)0x2))
#define RTC_PRER_PREDIV_S_2                   (((uint32_t)0x4))
#define RTC_PRER_PREDIV_S_3                   (((uint32_t)0x8))
#define RTC_PRER_PREDIV_S_4                   (((uint32_t)0x10))
#define RTC_PRER_PREDIV_S_5                   (((uint32_t)0x20))
#define RTC_PRER_PREDIV_S_6                   (((uint32_t)0x40))
#define RTC_PRER_PREDIV_S_7                   (((uint32_t)0x80))
#define RTC_PRER_PREDIV_S_8                   (((uint32_t)0x100))
#define RTC_PRER_PREDIV_S_9                   (((uint32_t)0x200))
#define RTC_PRER_PREDIV_S_10                  (((uint32_t)0x400))
#define RTC_PRER_PREDIV_S_11                  (((uint32_t)0x800))
#define RTC_PRER_PREDIV_S_12                  (((uint32_t)0x1000))
#define RTC_PRER_PREDIV_S_13                  (((uint32_t)0x2000))
#define RTC_PRER_PREDIV_S_14                  (((uint32_t)0x4000))
#define RTC_PRER_PREDIV_A_Pos                 ((uint32_t)16)                    /* Asynchronous prescaler factor */
#define RTC_PRER_PREDIV_A_Mask                (((uint32_t)0x7F) << 16)
#define RTC_PRER_PREDIV_A                     RTC_PRER_PREDIV_A_Mask
#define RTC_PRER_PREDIV_A_0                   (((uint32_t)0x1 << RTC_PRER_PREDIV_A_Pos))
#define RTC_PRER_PREDIV_A_1                   (((uint32_t)0x2 << RTC_PRER_PREDIV_A_Pos))
#define RTC_PRER_PREDIV_A_2                   (((uint32_t)0x4 << RTC_PRER_PREDIV_A_Pos))
#define RTC_PRER_PREDIV_A_3                   (((uint32_t)0x8 << RTC_PRER_PREDIV_A_Pos))
#define RTC_PRER_PREDIV_A_4                   (((uint32_t)0x10 << RTC_PRER_PREDIV_A_Pos))
#define RTC_PRER_PREDIV_A_5                   (((uint32_t)0x20 << RTC_PRER_PREDIV_A_Pos))
#define RTC_PRER_PREDIV_A_6                   (((uint32_t)0x40 << RTC_PRER_PREDIV_A_Pos))

/************************************* RTC->WUTR  ***************************************/
#define RTC_WUTR_WUT_Pos                      ((uint32_t)0)                     /* Wakeup auto-reload value bits */
#define RTC_WUTR_WUT_Mask                     (((uint32_t)0xFFFF) << 0)
#define RTC_WUTR_WUT                          RTC_WUTR_WUT_Mask

/************************************ RTC->ALRMAR  **************************************/
#define RTC_ALRMAR_SU_Pos                     ((uint32_t)0)                     /* Second units in BCD format. */
#define RTC_ALRMAR_SU_Mask                    (((uint32_t)0x0F) << 0)
#define RTC_ALRMAR_SU                         RTC_ALRMAR_SU_Mask
#define RTC_ALRMAR_SU_0                       (((uint32_t)0x1))
#define RTC_ALRMAR_SU_1                       (((uint32_t)0x2))
#define RTC_ALRMAR_SU_2                       (((uint32_t)0x4))
#define RTC_ALRMAR_SU_3                       (((uint32_t)0x8))
#define RTC_ALRMAR_ST_Pos                     ((uint32_t)4)                     /* Second tens in BCD format. */
#define RTC_ALRMAR_ST_Mask                    (((uint32_t)0x07) << 4)
#define RTC_ALRMAR_ST                         RTC_ALRMAR_ST_Mask
#define RTC_ALRMAR_ST_0                       (((uint32_t)0x1 << RTC_ALRMAR_ST_Pos))
#define RTC_ALRMAR_ST_1                       (((uint32_t)0x2 << RTC_ALRMAR_ST_Pos))
#define RTC_ALRMAR_ST_2                       (((uint32_t)0x4 << RTC_ALRMAR_ST_Pos))
#define RTC_ALRMAR_MSK1_Pos                   ((uint32_t)7)                     /* Alarm A seconds mask */
#define RTC_ALRMAR_MSK1_Mask                  (((uint32_t)0x01) << 7)
#define RTC_ALRMAR_MSK1                       RTC_ALRMAR_MSK1_Mask
#define RTC_ALRMAR_MNU_Pos                    ((uint32_t)8)                     /* Minute units in BCD format. */
#define RTC_ALRMAR_MNU_Mask                   (((uint32_t)0x0F) << 8)
#define RTC_ALRMAR_MNU                        RTC_ALRMAR_MNU_Mask
#define RTC_ALRMAR_MNU_0                      (((uint32_t)0x1 << RTC_ALRMAR_MNU_Pos))
#define RTC_ALRMAR_MNU_1                      (((uint32_t)0x2 << RTC_ALRMAR_MNU_Pos))
#define RTC_ALRMAR_MNU_2                      (((uint32_t)0x4 << RTC_ALRMAR_MNU_Pos))
#define RTC_ALRMAR_MNU_3                      (((uint32_t)0x8 << RTC_ALRMAR_MNU_Pos))
#define RTC_ALRMAR_MNT_Pos                    ((uint32_t)12)                    /* Minute tens in BCD format. */
#define RTC_ALRMAR_MNT_Mask                   (((uint32_t)0x07) << 12)
#define RTC_ALRMAR_MNT                        RTC_ALRMAR_MNT_Mask
#define RTC_ALRMAR_MNT_0                      (((uint32_t)0x1 << RTC_ALRMAR_MNT_Pos))
#define RTC_ALRMAR_MNT_1                      (((uint32_t)0x2 << RTC_ALRMAR_MNT_Pos))
#define RTC_ALRMAR_MNT_2                      (((uint32_t)0x4 << RTC_ALRMAR_MNT_Pos))
#define RTC_ALRMAR_MSK2_Pos                   ((uint32_t)15)                    /* Alarm A minutes mask */
#define RTC_ALRMAR_MSK2_Mask                  (((uint32_t)0x01) << 15)
#define RTC_ALRMAR_MSK2                       RTC_ALRMAR_MSK2_Mask
#define RTC_ALRMAR_HU_Pos                     ((uint32_t)16)                    /* Hour units in BCD format. */
#define RTC_ALRMAR_HU_Mask                    (((uint32_t)0x0F) << 16)
#define RTC_ALRMAR_HU                         RTC_ALRMAR_HU_Mask
#define RTC_ALRMAR_HU_0                       (((uint32_t)0x1 << RTC_ALRMAR_HU_Pos))
#define RTC_ALRMAR_HU_1                       (((uint32_t)0x2 << RTC_ALRMAR_HU_Pos))
#define RTC_ALRMAR_HU_2                       (((uint32_t)0x4 << RTC_ALRMAR_HU_Pos))
#define RTC_ALRMAR_HU_3                       (((uint32_t)0x8 << RTC_ALRMAR_HU_Pos))
#define RTC_ALRMAR_HT_Pos                     ((uint32_t)20)                    /* Hour tens in BCD format. */
#define RTC_ALRMAR_HT_Mask                    (((uint32_t)0x03) << 20)
#define RTC_ALRMAR_HT                         RTC_ALRMAR_HT_Mask
#define RTC_ALRMAR_HT_0                       (((uint32_t)0x1 << RTC_ALRMAR_HT_Pos))
#define RTC_ALRMAR_HT_1                       (((uint32_t)0x2 << RTC_ALRMAR_HT_Pos))
#define RTC_ALRMAR_PM_Pos                     ((uint32_t)22)                    /* AM/PM notation */
#define RTC_ALRMAR_PM_Mask                    (((uint32_t)0x01) << 22)
#define RTC_ALRMAR_PM                         RTC_ALRMAR_PM_Mask
#define RTC_ALRMAR_MSK3_Pos                   ((uint32_t)23)                    /* Alarm A hours mask */
#define RTC_ALRMAR_MSK3_Mask                  (((uint32_t)0x01) << 23)
#define RTC_ALRMAR_MSK3                       RTC_ALRMAR_MSK3_Mask
#define RTC_ALRMAR_DU_Pos                     ((uint32_t)24)                    /* Date units or day in BCD format. */
#define RTC_ALRMAR_DU_Mask                    (((uint32_t)0x0F) << 24)
#define RTC_ALRMAR_DU                         RTC_ALRMAR_DU_Mask
#define RTC_ALRMAR_DU_0                       (((uint32_t)0x1 << RTC_ALRMAR_DU_Pos))
#define RTC_ALRMAR_DU_1                       (((uint32_t)0x2 << RTC_ALRMAR_DU_Pos))
#define RTC_ALRMAR_DU_2                       (((uint32_t)0x4 << RTC_ALRMAR_DU_Pos))
#define RTC_ALRMAR_DU_3                       (((uint32_t)0x8 << RTC_ALRMAR_DU_Pos))
#define RTC_ALRMAR_DT_Pos                     ((uint32_t)28)                    /* Date tens in BCD format. */
#define RTC_ALRMAR_DT_Mask                    (((uint32_t)0x03) << 28)
#define RTC_ALRMAR_DT                         RTC_ALRMAR_DT_Mask
#define RTC_ALRMAR_DT_0                       (((uint32_t)0x1 << RTC_ALRMAR_DT_Pos))
#define RTC_ALRMAR_DT_1                       (((uint32_t)0x2 << RTC_ALRMAR_DT_Pos))
#define RTC_ALRMAR_WDSEL_Pos                  ((uint32_t)30)                    /* Week day selection */
#define RTC_ALRMAR_WDSEL_Mask                 (((uint32_t)0x01) << 30)
#define RTC_ALRMAR_WDSEL                      RTC_ALRMAR_WDSEL_Mask
#define RTC_ALRMAR_MSK4_Pos                   ((uint32_t)31)                    /* Alarm A date mask */
#define RTC_ALRMAR_MSK4_Mask                  (((uint32_t)0x01) << 31)
#define RTC_ALRMAR_MSK4                       RTC_ALRMAR_MSK4_Mask

/************************************ RTC->ALRMBR  **************************************/
#define RTC_ALRMBR_SU_Pos                     ((uint32_t)0)                     /* Second units in BCD format */
#define RTC_ALRMBR_SU_Mask                    (((uint32_t)0x0F) << 0)
#define RTC_ALRMBR_SU                         RTC_ALRMBR_SU_Mask
#define RTC_ALRMBR_SU_0                       (((uint32_t)0x1))
#define RTC_ALRMBR_SU_1                       (((uint32_t)0x2))
#define RTC_ALRMBR_SU_2                       (((uint32_t)0x4))
#define RTC_ALRMBR_SU_3                       (((uint32_t)0x8))
#define RTC_ALRMBR_ST_Pos                     ((uint32_t)4)                     /* Second tens in BCD format */
#define RTC_ALRMBR_ST_Mask                    (((uint32_t)0x07) << 4)
#define RTC_ALRMBR_ST                         RTC_ALRMBR_ST_Mask
#define RTC_ALRMBR_ST_0                       (((uint32_t)0x1 << RTC_ALRMBR_ST_Pos))
#define RTC_ALRMBR_ST_1                       (((uint32_t)0x2 << RTC_ALRMBR_ST_Pos))
#define RTC_ALRMBR_ST_2                       (((uint32_t)0x4 << RTC_ALRMBR_ST_Pos))
#define RTC_ALRMBR_MSK1_Pos                   ((uint32_t)7)                     /* Alarm B seconds mask */
#define RTC_ALRMBR_MSK1_Mask                  (((uint32_t)0x01) << 7)
#define RTC_ALRMBR_MSK1                       RTC_ALRMBR_MSK1_Mask
#define RTC_ALRMBR_MNU_Pos                    ((uint32_t)8)                     /* Minute units in BCD format */
#define RTC_ALRMBR_MNU_Mask                   (((uint32_t)0x0F) << 8)
#define RTC_ALRMBR_MNU                        RTC_ALRMBR_MNU_Mask
#define RTC_ALRMBR_MNU_0                      (((uint32_t)0x1 << RTC_ALRMBR_MNU_Pos))
#define RTC_ALRMBR_MNU_1                      (((uint32_t)0x2 << RTC_ALRMBR_MNU_Pos))
#define RTC_ALRMBR_MNU_2                      (((uint32_t)0x4 << RTC_ALRMBR_MNU_Pos))
#define RTC_ALRMBR_MNU_3                      (((uint32_t)0x8 << RTC_ALRMBR_MNU_Pos))
#define RTC_ALRMBR_MNT_Pos                    ((uint32_t)12)                    /* Minute tens in BCD format */
#define RTC_ALRMBR_MNT_Mask                   (((uint32_t)0x07) << 12)
#define RTC_ALRMBR_MNT                        RTC_ALRMBR_MNT_Mask
#define RTC_ALRMBR_MNT_0                      (((uint32_t)0x1 << RTC_ALRMBR_MNT_Pos))
#define RTC_ALRMBR_MNT_1                      (((uint32_t)0x2 << RTC_ALRMBR_MNT_Pos))
#define RTC_ALRMBR_MNT_2                      (((uint32_t)0x4 << RTC_ALRMBR_MNT_Pos))
#define RTC_ALRMBR_MSK2_Pos                   ((uint32_t)15)                    /* Alarm B minutes mask */
#define RTC_ALRMBR_MSK2_Mask                  (((uint32_t)0x01) << 15)
#define RTC_ALRMBR_MSK2                       RTC_ALRMBR_MSK2_Mask
#define RTC_ALRMBR_HU_Pos                     ((uint32_t)16)                    /* Hour units in BCD format */
#define RTC_ALRMBR_HU_Mask                    (((uint32_t)0x0F) << 16)
#define RTC_ALRMBR_HU                         RTC_ALRMBR_HU_Mask
#define RTC_ALRMBR_HU_0                       (((uint32_t)0x1 << RTC_ALRMBR_HU_Pos))
#define RTC_ALRMBR_HU_1                       (((uint32_t)0x2 << RTC_ALRMBR_HU_Pos))
#define RTC_ALRMBR_HU_2                       (((uint32_t)0x4 << RTC_ALRMBR_HU_Pos))
#define RTC_ALRMBR_HU_3                       (((uint32_t)0x8 << RTC_ALRMBR_HU_Pos))
#define RTC_ALRMBR_HT_Pos                     ((uint32_t)20)                    /* Hour tens in BCD format */
#define RTC_ALRMBR_HT_Mask                    (((uint32_t)0x03) << 20)
#define RTC_ALRMBR_HT                         RTC_ALRMBR_HT_Mask
#define RTC_ALRMBR_HT_0                       (((uint32_t)0x1 << RTC_ALRMBR_HT_Pos))
#define RTC_ALRMBR_HT_1                       (((uint32_t)0x2 << RTC_ALRMBR_HT_Pos))
#define RTC_ALRMBR_PM_Pos                     ((uint32_t)22)                    /* AM/PM notation */
#define RTC_ALRMBR_PM_Mask                    (((uint32_t)0x01) << 22)
#define RTC_ALRMBR_PM                         RTC_ALRMBR_PM_Mask
#define RTC_ALRMBR_MSK3_Pos                   ((uint32_t)23)                    /* Alarm B hours mask */
#define RTC_ALRMBR_MSK3_Mask                  (((uint32_t)0x01) << 23)
#define RTC_ALRMBR_MSK3                       RTC_ALRMBR_MSK3_Mask
#define RTC_ALRMBR_DU_Pos                     ((uint32_t)24)                    /* Date units or day in BCD format */
#define RTC_ALRMBR_DU_Mask                    (((uint32_t)0x0F) << 24)
#define RTC_ALRMBR_DU                         RTC_ALRMBR_DU_Mask
#define RTC_ALRMBR_DU_0                       (((uint32_t)0x1 << RTC_ALRMBR_DU_Pos))
#define RTC_ALRMBR_DU_1                       (((uint32_t)0x2 << RTC_ALRMBR_DU_Pos))
#define RTC_ALRMBR_DU_2                       (((uint32_t)0x4 << RTC_ALRMBR_DU_Pos))
#define RTC_ALRMBR_DU_3                       (((uint32_t)0x8 << RTC_ALRMBR_DU_Pos))
#define RTC_ALRMBR_DT_Pos                     ((uint32_t)28)                    /* Date tens in BCD format */
#define RTC_ALRMBR_DT_Mask                    (((uint32_t)0x03) << 28)
#define RTC_ALRMBR_DT                         RTC_ALRMBR_DT_Mask
#define RTC_ALRMBR_DT_0                       (((uint32_t)0x1 << RTC_ALRMBR_DT_Pos))
#define RTC_ALRMBR_DT_1                       (((uint32_t)0x2 << RTC_ALRMBR_DT_Pos))
#define RTC_ALRMBR_WDSEL_Pos                  ((uint32_t)30)                    /* Week day selection */
#define RTC_ALRMBR_WDSEL_Mask                 (((uint32_t)0x01) << 30)
#define RTC_ALRMBR_WDSEL                      RTC_ALRMBR_WDSEL_Mask
#define RTC_ALRMBR_MSK4_Pos                   ((uint32_t)31)                    /* Alarm B date mask */
#define RTC_ALRMBR_MSK4_Mask                  (((uint32_t)0x01) << 31)
#define RTC_ALRMBR_MSK4                       RTC_ALRMBR_MSK4_Mask

/************************************** RTC->WPR  ***************************************/
#define RTC_WPR_KEY_Pos                       ((uint32_t)0)                     /* Write protection key */
#define RTC_WPR_KEY_Mask                      (((uint32_t)0xFF) << 0)
#define RTC_WPR_KEY                           RTC_WPR_KEY_Mask
#define RTC_WPR_KEY_0                         (((uint32_t)0x1))
#define RTC_WPR_KEY_1                         (((uint32_t)0x2))
#define RTC_WPR_KEY_2                         (((uint32_t)0x4))
#define RTC_WPR_KEY_3                         (((uint32_t)0x8))
#define RTC_WPR_KEY_4                         (((uint32_t)0x10))
#define RTC_WPR_KEY_5                         (((uint32_t)0x20))
#define RTC_WPR_KEY_6                         (((uint32_t)0x40))
#define RTC_WPR_KEY_7                         (((uint32_t)0x80))

/************************************** RTC->SSR  ***************************************/
#define RTC_SSR_SS_Pos                        ((uint32_t)0)                     /* Sub second value */
#define RTC_SSR_SS_Mask                       (((uint32_t)0xFFFF) << 0)
#define RTC_SSR_SS                            RTC_SSR_SS_Mask

/************************************ RTC->SHIFTR  **************************************/
#define RTC_SHIFTR_SUBFS_Pos                  ((uint32_t)0)                     /* Subtract a fraction of a second */
#define RTC_SHIFTR_SUBFS_Mask                 (((uint32_t)0x7FFF) << 0)
#define RTC_SHIFTR_SUBFS                      RTC_SHIFTR_SUBFS_Mask
#define RTC_SHIFTR_SUBFS_0                    (((uint32_t)0x1))
#define RTC_SHIFTR_SUBFS_1                    (((uint32_t)0x2))
#define RTC_SHIFTR_SUBFS_2                    (((uint32_t)0x4))
#define RTC_SHIFTR_SUBFS_3                    (((uint32_t)0x8))
#define RTC_SHIFTR_SUBFS_4                    (((uint32_t)0x10))
#define RTC_SHIFTR_SUBFS_5                    (((uint32_t)0x20))
#define RTC_SHIFTR_SUBFS_6                    (((uint32_t)0x40))
#define RTC_SHIFTR_SUBFS_7                    (((uint32_t)0x80))
#define RTC_SHIFTR_SUBFS_8                    (((uint32_t)0x100))
#define RTC_SHIFTR_SUBFS_9                    (((uint32_t)0x200))
#define RTC_SHIFTR_SUBFS_10                   (((uint32_t)0x400))
#define RTC_SHIFTR_SUBFS_11                   (((uint32_t)0x800))
#define RTC_SHIFTR_SUBFS_12                   (((uint32_t)0x1000))
#define RTC_SHIFTR_SUBFS_13                   (((uint32_t)0x2000))
#define RTC_SHIFTR_SUBFS_14                   (((uint32_t)0x4000))
#define RTC_SHIFTR_ADD1S_Pos                  ((uint32_t)31)                    /* Add one second */
#define RTC_SHIFTR_ADD1S_Mask                 (((uint32_t)0x01) << 31)
#define RTC_SHIFTR_ADD1S                      RTC_SHIFTR_ADD1S_Mask

/************************************* RTC->TSTR  ***************************************/
#define RTC_TSTR_SU_Pos                       ((uint32_t)0)                     /* Second units in BCD format. */
#define RTC_TSTR_SU_Mask                      (((uint32_t)0x0F) << 0)
#define RTC_TSTR_SU                           RTC_TSTR_SU_Mask
#define RTC_TSTR_SU_0                         (((uint32_t)0x1))
#define RTC_TSTR_SU_1                         (((uint32_t)0x2))
#define RTC_TSTR_SU_2                         (((uint32_t)0x4))
#define RTC_TSTR_SU_3                         (((uint32_t)0x8))
#define RTC_TSTR_ST_Pos                       ((uint32_t)4)                     /* Second tens in BCD format. */
#define RTC_TSTR_ST_Mask                      (((uint32_t)0x07) << 4)
#define RTC_TSTR_ST                           RTC_TSTR_ST_Mask
#define RTC_TSTR_ST_0                         (((uint32_t)0x1 << RTC_TSTR_ST_Pos))
#define RTC_TSTR_ST_1                         (((uint32_t)0x2 << RTC_TSTR_ST_Pos))
#define RTC_TSTR_ST_2                         (((uint32_t)0x4 << RTC_TSTR_ST_Pos))
#define RTC_TSTR_MNU_Pos                      ((uint32_t)8)                     /* Minute units in BCD format. */
#define RTC_TSTR_MNU_Mask                     (((uint32_t)0x0F) << 8)
#define RTC_TSTR_MNU                          RTC_TSTR_MNU_Mask
#define RTC_TSTR_MNU_0                        (((uint32_t)0x1 << RTC_TSTR_MNU_Pos))
#define RTC_TSTR_MNU_1                        (((uint32_t)0x2 << RTC_TSTR_MNU_Pos))
#define RTC_TSTR_MNU_2                        (((uint32_t)0x4 << RTC_TSTR_MNU_Pos))
#define RTC_TSTR_MNU_3                        (((uint32_t)0x8 << RTC_TSTR_MNU_Pos))
#define RTC_TSTR_MNT_Pos                      ((uint32_t)12)                    /* Minute tens in BCD format. */
#define RTC_TSTR_MNT_Mask                     (((uint32_t)0x07) << 12)
#define RTC_TSTR_MNT                          RTC_TSTR_MNT_Mask
#define RTC_TSTR_MNT_0                        (((uint32_t)0x1 << RTC_TSTR_MNT_Pos))
#define RTC_TSTR_MNT_1                        (((uint32_t)0x2 << RTC_TSTR_MNT_Pos))
#define RTC_TSTR_MNT_2                        (((uint32_t)0x4 << RTC_TSTR_MNT_Pos))
#define RTC_TSTR_HU_Pos                       ((uint32_t)16)                    /* Hour units in BCD format. */
#define RTC_TSTR_HU_Mask                      (((uint32_t)0x0F) << 16)
#define RTC_TSTR_HU                           RTC_TSTR_HU_Mask
#define RTC_TSTR_HU_0                         (((uint32_t)0x1 << RTC_TSTR_HU_Pos))
#define RTC_TSTR_HU_1                         (((uint32_t)0x2 << RTC_TSTR_HU_Pos))
#define RTC_TSTR_HU_2                         (((uint32_t)0x4 << RTC_TSTR_HU_Pos))
#define RTC_TSTR_HU_3                         (((uint32_t)0x8 << RTC_TSTR_HU_Pos))
#define RTC_TSTR_HT_Pos                       ((uint32_t)20)                    /* Hour tens in BCD format. */
#define RTC_TSTR_HT_Mask                      (((uint32_t)0x03) << 20)
#define RTC_TSTR_HT                           RTC_TSTR_HT_Mask
#define RTC_TSTR_HT_0                         (((uint32_t)0x1 << RTC_TSTR_HT_Pos))
#define RTC_TSTR_HT_1                         (((uint32_t)0x2 << RTC_TSTR_HT_Pos))
#define RTC_TSTR_PM_Pos                       ((uint32_t)22)                    /* AM/PM notation */
#define RTC_TSTR_PM_Mask                      (((uint32_t)0x01) << 22)
#define RTC_TSTR_PM                           RTC_TSTR_PM_Mask

/************************************* RTC->TSDR  ***************************************/
#define RTC_TSDR_DU_Pos                       ((uint32_t)0)                     /* Date units in BCD format */
#define RTC_TSDR_DU_Mask                      (((uint32_t)0x0F) << 0)
#define RTC_TSDR_DU                           RTC_TSDR_DU_Mask
#define RTC_TSDR_DU_0                         (((uint32_t)0x1))
#define RTC_TSDR_DU_1                         (((uint32_t)0x2))
#define RTC_TSDR_DU_2                         (((uint32_t)0x4))
#define RTC_TSDR_DU_3                         (((uint32_t)0x8))
#define RTC_TSDR_DT_Pos                       ((uint32_t)4)                     /* Date tens in BCD format */
#define RTC_TSDR_DT_Mask                      (((uint32_t)0x03) << 4)
#define RTC_TSDR_DT                           RTC_TSDR_DT_Mask
#define RTC_TSDR_DT_0                         (((uint32_t)0x1 << RTC_TSDR_DT_Pos))
#define RTC_TSDR_DT_1                         (((uint32_t)0x2 << RTC_TSDR_DT_Pos))
#define RTC_TSDR_MU_Pos                       ((uint32_t)8)                     /* Month units in BCD format */
#define RTC_TSDR_MU_Mask                      (((uint32_t)0x0F) << 8)
#define RTC_TSDR_MU                           RTC_TSDR_MU_Mask
#define RTC_TSDR_MU_0                         (((uint32_t)0x1 << RTC_TSDR_MU_Pos))
#define RTC_TSDR_MU_1                         (((uint32_t)0x2 << RTC_TSDR_MU_Pos))
#define RTC_TSDR_MU_2                         (((uint32_t)0x4 << RTC_TSDR_MU_Pos))
#define RTC_TSDR_MU_3                         (((uint32_t)0x8 << RTC_TSDR_MU_Pos))
#define RTC_TSDR_MT_Pos                       ((uint32_t)12)                    /* Month tens in BCD format */
#define RTC_TSDR_MT_Mask                      (((uint32_t)0x01) << 12)
#define RTC_TSDR_MT                           RTC_TSDR_MT_Mask
#define RTC_TSDR_WDU_Pos                      ((uint32_t)13)                    /* Week day units */
#define RTC_TSDR_WDU_Mask                     (((uint32_t)0x07) << 13)
#define RTC_TSDR_WDU                          RTC_TSDR_WDU_Mask
#define RTC_TSDR_WDU_0                        (((uint32_t)0x1 << RTC_TSDR_WDU_Pos))
#define RTC_TSDR_WDU_1                        (((uint32_t)0x2 << RTC_TSDR_WDU_Pos))
#define RTC_TSDR_WDU_2                        (((uint32_t)0x4 << RTC_TSDR_WDU_Pos))

/************************************* RTC->TSSSR  **************************************/
#define RTC_TSSSR_SS_Pos                      ((uint32_t)0)                     /* Sub second value */
#define RTC_TSSSR_SS_Mask                     (((uint32_t)0xFFFF) << 0)
#define RTC_TSSSR_SS                          RTC_TSSSR_SS_Mask

/************************************* RTC->CALR  ***************************************/
#define RTC_CALR_CALM_Pos                     ((uint32_t)0)                     /* Calibration minus */
#define RTC_CALR_CALM_Mask                    (((uint32_t)0x01FF) << 0)
#define RTC_CALR_CALM                         RTC_CALR_CALM_Mask
#define RTC_CALR_CALM_0                       (((uint32_t)0x1))
#define RTC_CALR_CALM_1                       (((uint32_t)0x2))
#define RTC_CALR_CALM_2                       (((uint32_t)0x4))
#define RTC_CALR_CALM_3                       (((uint32_t)0x8))
#define RTC_CALR_CALM_4                       (((uint32_t)0x10))
#define RTC_CALR_CALM_5                       (((uint32_t)0x20))
#define RTC_CALR_CALM_6                       (((uint32_t)0x40))
#define RTC_CALR_CALM_7                       (((uint32_t)0x80))
#define RTC_CALR_CALM_8                       (((uint32_t)0x100))
#define RTC_CALR_CALW16_Pos                   ((uint32_t)13)                    /* Use a 16-second calibration cycle period */
#define RTC_CALR_CALW16_Mask                  (((uint32_t)0x01) << 13)
#define RTC_CALR_CALW16                       RTC_CALR_CALW16_Mask
#define RTC_CALR_CALW8_Pos                    ((uint32_t)14)                    /* Use a 8-second calibration cycle period */
#define RTC_CALR_CALW8_Mask                   (((uint32_t)0x01) << 14)
#define RTC_CALR_CALW8                        RTC_CALR_CALW8_Mask
#define RTC_CALR_CALP_Pos                     ((uint32_t)15)                    /* Increase frequency of RTC by 488.5 ppm */
#define RTC_CALR_CALP_Mask                    (((uint32_t)0x01) << 15)
#define RTC_CALR_CALP                         RTC_CALR_CALP_Mask

/************************************* RTC->TAFCR  **************************************/
#define RTC_TAFCR_PC15MODE_Pos                ((uint32_t)23)                    /* PC15 mode */
#define RTC_TAFCR_PC15MODE_Mask               (((uint32_t)0x01) << 23)
#define RTC_TAFCR_PC15MODE                    RTC_TAFCR_PC15MODE_Mask
#define RTC_TAFCR_PC15VALUE_Pos               ((uint32_t)22)                    /* PC15 value */
#define RTC_TAFCR_PC15VALUE_Mask              (((uint32_t)0x01) << 22)
#define RTC_TAFCR_PC15VALUE                   RTC_TAFCR_PC15VALUE_Mask
#define RTC_TAFCR_PC14MODE_Pos                ((uint32_t)21)                    /* PC14 mode */
#define RTC_TAFCR_PC14MODE_Mask               (((uint32_t)0x01) << 21)
#define RTC_TAFCR_PC14MODE                    RTC_TAFCR_PC14MODE_Mask
#define RTC_TAFCR_PC14VALUE_Pos               ((uint32_t)20)                    /* PC14 value */
#define RTC_TAFCR_PC14VALUE_Mask              (((uint32_t)0x01) << 20)
#define RTC_TAFCR_PC14VALUE                   RTC_TAFCR_PC14VALUE_Mask
#define RTC_TAFCR_PC13MODE_Pos                ((uint32_t)19)                    /* PC13 mode */
#define RTC_TAFCR_PC13MODE_Mask               (((uint32_t)0x01) << 19)
#define RTC_TAFCR_PC13MODE                    RTC_TAFCR_PC13MODE_Mask
#define RTC_TAFCR_PC13VALUE_Pos               ((uint32_t)18)                    /* RTC_ALARM output type/PC13 value */
#define RTC_TAFCR_PC13VALUE_Mask              (((uint32_t)0x01) << 18)
#define RTC_TAFCR_PC13VALUE                   RTC_TAFCR_PC13VALUE_Mask
#define RTC_TAFCR_TAMP_PUDIS_Pos              ((uint32_t)15)                    /* RTC_TAMPx pull-up disable */
#define RTC_TAFCR_TAMP_PUDIS_Mask             (((uint32_t)0x01) << 15)
#define RTC_TAFCR_TAMP_PUDIS                  RTC_TAFCR_TAMP_PUDIS_Mask
#define RTC_TAFCR_TAMP_PRCH_Pos               ((uint32_t)13)                    /* RTC_TAMPx precharge duration */
#define RTC_TAFCR_TAMP_PRCH_Mask              (((uint32_t)0x03) << 13)
#define RTC_TAFCR_TAMP_PRCH                   RTC_TAFCR_TAMP_PRCH_Mask
#define RTC_TAFCR_TAMP_PRCH_0                 (((uint32_t)0x1 << RTC_TAFCR_TAMP_PRCH_Pos))
#define RTC_TAFCR_TAMP_PRCH_1                 (((uint32_t)0x2 << RTC_TAFCR_TAMP_PRCH_Pos))
#define RTC_TAFCR_TAMPFLT_Pos                 ((uint32_t)11)                    /* RTC_TAMPx filter count */
#define RTC_TAFCR_TAMPFLT_Mask                (((uint32_t)0x03) << 11)
#define RTC_TAFCR_TAMPFLT                     RTC_TAFCR_TAMPFLT_Mask
#define RTC_TAFCR_TAMPFLT_0                   (((uint32_t)0x1 << RTC_TAFCR_TAMPFLT_Pos))
#define RTC_TAFCR_TAMPFLT_1                   (((uint32_t)0x2 << RTC_TAFCR_TAMPFLT_Pos))
#define RTC_TAFCR_TAMPFREQ_Pos                ((uint32_t)8)                     /* Tamper sampling frequency */
#define RTC_TAFCR_TAMPFREQ_Mask               (((uint32_t)0x07) << 8)
#define RTC_TAFCR_TAMPFREQ                    RTC_TAFCR_TAMPFREQ_Mask
#define RTC_TAFCR_TAMPFREQ_0                  (((uint32_t)0x1 << RTC_TAFCR_TAMPFREQ_Pos))
#define RTC_TAFCR_TAMPFREQ_1                  (((uint32_t)0x2 << RTC_TAFCR_TAMPFREQ_Pos))
#define RTC_TAFCR_TAMPFREQ_2                  (((uint32_t)0x4 << RTC_TAFCR_TAMPFREQ_Pos))
#define RTC_TAFCR_TAMPTS_Pos                  ((uint32_t)7)                     /* Activate timestamp on tamper detection event */
#define RTC_TAFCR_TAMPTS_Mask                 (((uint32_t)0x01) << 7)
#define RTC_TAFCR_TAMPTS                      RTC_TAFCR_TAMPTS_Mask
#define RTC_TAFCR_TAMP2_TRG_Pos               ((uint32_t)4)                     /* Active level for RTC_TAMP2 input */
#define RTC_TAFCR_TAMP2_TRG_Mask              (((uint32_t)0x01) << 4)
#define RTC_TAFCR_TAMP2_TRG                   RTC_TAFCR_TAMP2_TRG_Mask
#define RTC_TAFCR_TAMP2E_Pos                  ((uint32_t)3)                     /* RTC_TAMP2 input detection enable */
#define RTC_TAFCR_TAMP2E_Mask                 (((uint32_t)0x01) << 3)
#define RTC_TAFCR_TAMP2E                      RTC_TAFCR_TAMP2E_Mask
#define RTC_TAFCR_TAMPIE_Pos                  ((uint32_t)2)                     /* Tamper interrupt enable */
#define RTC_TAFCR_TAMPIE_Mask                 (((uint32_t)0x01) << 2)
#define RTC_TAFCR_TAMPIE                      RTC_TAFCR_TAMPIE_Mask
#define RTC_TAFCR_TAMP1TRG_Pos                ((uint32_t)1)                     /* Active level for RTC_TAMP1 input */
#define RTC_TAFCR_TAMP1TRG_Mask               (((uint32_t)0x01) << 1)
#define RTC_TAFCR_TAMP1TRG                    RTC_TAFCR_TAMP1TRG_Mask
#define RTC_TAFCR_TAMP1E_Pos                  ((uint32_t)0)                     /* RTC_TAMP1 input detection enable */
#define RTC_TAFCR_TAMP1E_Mask                 (((uint32_t)0x01) << 0)
#define RTC_TAFCR_TAMP1E                      RTC_TAFCR_TAMP1E_Mask

/*********************************** RTC->ALRMASSR  *************************************/
#define RTC_ALRMASSR_MASKSS_Pos               ((uint32_t)24)                    /* Mask the most-significant bits starting at this bit */
#define RTC_ALRMASSR_MASKSS_Mask              (((uint32_t)0x0F) << 24)
#define RTC_ALRMASSR_MASKSS                   RTC_ALRMASSR_MASKSS_Mask
#define RTC_ALRMASSR_MASKSS_0                 (((uint32_t)0x1 << RTC_ALRMASSR_MASKSS_Pos))
#define RTC_ALRMASSR_MASKSS_1                 (((uint32_t)0x2 << RTC_ALRMASSR_MASKSS_Pos))
#define RTC_ALRMASSR_MASKSS_2                 (((uint32_t)0x4 << RTC_ALRMASSR_MASKSS_Pos))
#define RTC_ALRMASSR_MASKSS_3                 (((uint32_t)0x8 << RTC_ALRMASSR_MASKSS_Pos))
#define RTC_ALRMASSR_SS_Pos                   ((uint32_t)0)                     /* Sub seconds value */
#define RTC_ALRMASSR_SS_Mask                  (((uint32_t)0x7FFF) << 0)
#define RTC_ALRMASSR_SS                       RTC_ALRMASSR_SS_Mask
#define RTC_ALRMASSR_SS_0                     (((uint32_t)0x1))
#define RTC_ALRMASSR_SS_1                     (((uint32_t)0x2))
#define RTC_ALRMASSR_SS_2                     (((uint32_t)0x4))
#define RTC_ALRMASSR_SS_3                     (((uint32_t)0x8))
#define RTC_ALRMASSR_SS_4                     (((uint32_t)0x10))
#define RTC_ALRMASSR_SS_5                     (((uint32_t)0x20))
#define RTC_ALRMASSR_SS_6                     (((uint32_t)0x40))
#define RTC_ALRMASSR_SS_7                     (((uint32_t)0x80))
#define RTC_ALRMASSR_SS_8                     (((uint32_t)0x100))
#define RTC_ALRMASSR_SS_9                     (((uint32_t)0x200))
#define RTC_ALRMASSR_SS_10                    (((uint32_t)0x400))
#define RTC_ALRMASSR_SS_11                    (((uint32_t)0x800))
#define RTC_ALRMASSR_SS_12                    (((uint32_t)0x1000))
#define RTC_ALRMASSR_SS_13                    (((uint32_t)0x2000))
#define RTC_ALRMASSR_SS_14                    (((uint32_t)0x4000))

/*********************************** RTC->ALRMBSSR  *************************************/
#define RTC_ALRMBSSR_MASKSS_Pos               ((uint32_t)24)                    /* Mask the most-significant bits starting at this bit */
#define RTC_ALRMBSSR_MASKSS_Mask              (((uint32_t)0x0F) << 24)
#define RTC_ALRMBSSR_MASKSS                   RTC_ALRMBSSR_MASKSS_Mask
#define RTC_ALRMBSSR_MASKSS_0                 (((uint32_t)0x1 << RTC_ALRMBSSR_MASKSS_Pos))
#define RTC_ALRMBSSR_MASKSS_1                 (((uint32_t)0x2 << RTC_ALRMBSSR_MASKSS_Pos))
#define RTC_ALRMBSSR_MASKSS_2                 (((uint32_t)0x4 << RTC_ALRMBSSR_MASKSS_Pos))
#define RTC_ALRMBSSR_MASKSS_3                 (((uint32_t)0x8 << RTC_ALRMBSSR_MASKSS_Pos))
#define RTC_ALRMBSSR_SS_Pos                   ((uint32_t)0)                     /* Sub seconds value */
#define RTC_ALRMBSSR_SS_Mask                  (((uint32_t)0x7FFF) << 0)
#define RTC_ALRMBSSR_SS                       RTC_ALRMBSSR_SS_Mask
#define RTC_ALRMBSSR_SS_0                     (((uint32_t)0x1))
#define RTC_ALRMBSSR_SS_1                     (((uint32_t)0x2))
#define RTC_ALRMBSSR_SS_2                     (((uint32_t)0x4))
#define RTC_ALRMBSSR_SS_3                     (((uint32_t)0x8))
#define RTC_ALRMBSSR_SS_4                     (((uint32_t)0x10))
#define RTC_ALRMBSSR_SS_5                     (((uint32_t)0x20))
#define RTC_ALRMBSSR_SS_6                     (((uint32_t)0x40))
#define RTC_ALRMBSSR_SS_7                     (((uint32_t)0x80))
#define RTC_ALRMBSSR_SS_8                     (((uint32_t)0x100))
#define RTC_ALRMBSSR_SS_9                     (((uint32_t)0x200))
#define RTC_ALRMBSSR_SS_10                    (((uint32_t)0x400))
#define RTC_ALRMBSSR_SS_11                    (((uint32_t)0x800))
#define RTC_ALRMBSSR_SS_12                    (((uint32_t)0x1000))
#define RTC_ALRMBSSR_SS_13                    (((uint32_t)0x2000))
#define RTC_ALRMBSSR_SS_14                    (((uint32_t)0x4000))

/************************************** RTC->OR  ****************************************/
#define RTC_OR_ALRM_TYPE_Pos                  ((uint32_t)0)                     /* ALRM_TYPE */
#define RTC_OR_ALRM_TYPE_Mask                 (((uint32_t)0x01) << 0)
#define RTC_OR_ALRM_TYPE                      RTC_OR_ALRM_TYPE_Mask
#define RTC_OR_PC13_OS_Pos                    ((uint32_t)16)                    /* PC13_OS */
#define RTC_OR_PC13_OS_Mask                   (((uint32_t)0x01) << 16)
#define RTC_OR_PC13_OS                        RTC_OR_PC13_OS_Mask
#define RTC_OR_PC13_PD_Pos                    ((uint32_t)17)                    /* PC13_PD */
#define RTC_OR_PC13_PD_Mask                   (((uint32_t)0x01) << 17)
#define RTC_OR_PC13_PD                        RTC_OR_PC13_PD_Mask
#define RTC_OR_PC13_OD_Pos                    ((uint32_t)18)                    /* PC13_OD */
#define RTC_OR_PC13_OD_Mask                   (((uint32_t)0x01) << 18)
#define RTC_OR_PC13_OD                        RTC_OR_PC13_OD_Mask
#define RTC_OR_PC13_PU_Pos                    ((uint32_t)19)                    /* PC13_PU */
#define RTC_OR_PC13_PU_Mask                   (((uint32_t)0x01) << 19)
#define RTC_OR_PC13_PU                        RTC_OR_PC13_PU_Mask
#define RTC_OR_WUTO_Pos                       ((uint32_t)28)                    /* WUTO */
#define RTC_OR_WUTO_Mask                      (((uint32_t)0x0F) << 28)
#define RTC_OR_WUTO                           RTC_OR_WUTO_Mask
#define RTC_OR_WUTO_0                         (((uint32_t)0x1 << RTC_OR_WUTO_Pos))
#define RTC_OR_WUTO_1                         (((uint32_t)0x2 << RTC_OR_WUTO_Pos))
#define RTC_OR_WUTO_2                         (((uint32_t)0x4 << RTC_OR_WUTO_Pos))
#define RTC_OR_WUTO_3                         (((uint32_t)0x8 << RTC_OR_WUTO_Pos))

/************************************* RTC->BKP0R  **************************************/
#define RTC_BKP0R_BKP_Pos                     ((uint32_t)0)                     /* BKP */
#define RTC_BKP0R_BKP_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define RTC_BKP0R_BKP                         RTC_BKP0R_BKP_Mask

/************************************* RTC->BKP1R  **************************************/
#define RTC_BKP1R_BKP_Pos                     ((uint32_t)0)                     /* BKP */
#define RTC_BKP1R_BKP_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define RTC_BKP1R_BKP                         RTC_BKP1R_BKP_Mask

/************************************* RTC->BKP2R  **************************************/
#define RTC_BKP2R_BKP_Pos                     ((uint32_t)0)                     /* BKP */
#define RTC_BKP2R_BKP_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define RTC_BKP2R_BKP                         RTC_BKP2R_BKP_Mask

/************************************* RTC->BKP3R  **************************************/
#define RTC_BKP3R_BKP_Pos                     ((uint32_t)0)                     /* BKP */
#define RTC_BKP3R_BKP_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define RTC_BKP3R_BKP                         RTC_BKP3R_BKP_Mask

/************************************* RTC->BKP4R  **************************************/
#define RTC_BKP4R_BKP_Pos                     ((uint32_t)0)                     /* BKP */
#define RTC_BKP4R_BKP_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define RTC_BKP4R_BKP                         RTC_BKP4R_BKP_Mask

/*****************************************************************************************
*                                    Peripheral FLASH                                    *
*****************************************************************************************/
typedef struct{
  __IO uint32_t ACR;                    /* Flash access control register */
  __O  uint32_t KEYR;                   /* Flash key register */
  __O  uint32_t OPTKEYR;                /* Flash option key register */
  __IO uint32_t SR;                     /* Flash status register */
  __IO uint32_t CR;                     /* Flash control register */
  __O  uint32_t AR;                     /* Flash address register */
       uint16_t RESERVED1[2];
  __I  uint32_t OBR;                    /* Option byte register */
  __O  uint32_t WRPR;                   /* Write protection register */
       uint16_t RESERVED2[38];
  __IO uint32_t ECR;                    /* Flash ecr register */
       uint16_t RESERVED3[2];
  __IO uint32_t ENCRY_CTL;              /* Flash data encryption control register */
  __IO uint32_t DECRY_CTL;              /* Flash data decryption control register */
  __O  uint32_t UKEY1;                  /* Key register 1 */
  __O  uint32_t UKEY2;                  /* Key register 2 */
       uint16_t RESERVED4[4];
  __IO uint32_t INT_VEC_OFFSET;         /* Interrupte vector offset register */
}FLASH_TypeDef;

/************************************* FLASH->ACR  **************************************/
#define FLASH_ACR_LATENCY_Pos                 ((uint32_t)0)                     /* LATENCY */
#define FLASH_ACR_LATENCY_Mask                (((uint32_t)0x07) << 0)
#define FLASH_ACR_LATENCY                     FLASH_ACR_LATENCY_Mask
#define FLASH_ACR_LATENCY_0                   (((uint32_t)0x1))
#define FLASH_ACR_LATENCY_1                   (((uint32_t)0x2))
#define FLASH_ACR_LATENCY_2                   (((uint32_t)0x4))
#define FLASH_ACR_PRFTBE_Pos                  ((uint32_t)4)                     /* PRFTBE */
#define FLASH_ACR_PRFTBE_Mask                 (((uint32_t)0x01) << 4)
#define FLASH_ACR_PRFTBE                      FLASH_ACR_PRFTBE_Mask
#define FLASH_ACR_PRFTBS_Pos                  ((uint32_t)5)                     /* PRFTBS */
#define FLASH_ACR_PRFTBS_Mask                 (((uint32_t)0x01) << 5)
#define FLASH_ACR_PRFTBS                      FLASH_ACR_PRFTBS_Mask

/************************************ FLASH->KEYR  **************************************/
#define FLASH_KEYR_FKEY_Pos                   ((uint32_t)0)                     /* Flash Key */
#define FLASH_KEYR_FKEY_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define FLASH_KEYR_FKEY                       FLASH_KEYR_FKEY_Mask

/*********************************** FLASH->OPTKEYR  ************************************/
#define FLASH_OPTKEYR_OPTKEY_Pos              ((uint32_t)0)                     /* Option byte key */
#define FLASH_OPTKEYR_OPTKEY_Mask             (((uint32_t)0xFFFFFFFF) << 0)
#define FLASH_OPTKEYR_OPTKEY                  FLASH_OPTKEYR_OPTKEY_Mask

/************************************* FLASH->SR  ***************************************/
#define FLASH_SR_EOP_Pos                      ((uint32_t)5)                     /* End of operation */
#define FLASH_SR_EOP_Mask                     (((uint32_t)0x01) << 5)
#define FLASH_SR_EOP                          FLASH_SR_EOP_Mask
#define FLASH_SR_WRPRTERR_Pos                 ((uint32_t)4)                     /* Write protection error */
#define FLASH_SR_WRPRTERR_Mask                (((uint32_t)0x01) << 4)
#define FLASH_SR_WRPRTERR                     FLASH_SR_WRPRTERR_Mask
#define FLASH_SR_PGERR_Pos                    ((uint32_t)2)                     /* Programming error */
#define FLASH_SR_PGERR_Mask                   (((uint32_t)0x01) << 2)
#define FLASH_SR_PGERR                        FLASH_SR_PGERR_Mask
#define FLASH_SR_BSY_Pos                      ((uint32_t)0)                     /* Busy */
#define FLASH_SR_BSY_Mask                     (((uint32_t)0x01) << 0)
#define FLASH_SR_BSY                          FLASH_SR_BSY_Mask

/************************************* FLASH->CR  ***************************************/
#define FLASH_CR_OBL_LAUNCH_Pos               ((uint32_t)13)                    /* Force option byte loading */
#define FLASH_CR_OBL_LAUNCH_Mask              (((uint32_t)0x01) << 13)
#define FLASH_CR_OBL_LAUNCH                   FLASH_CR_OBL_LAUNCH_Mask
#define FLASH_CR_EOPIE_Pos                    ((uint32_t)12)                    /* End of operation interrupt enable */
#define FLASH_CR_EOPIE_Mask                   (((uint32_t)0x01) << 12)
#define FLASH_CR_EOPIE                        FLASH_CR_EOPIE_Mask
#define FLASH_CR_ERRIE_Pos                    ((uint32_t)10)                    /* Error interrupt enable */
#define FLASH_CR_ERRIE_Mask                   (((uint32_t)0x01) << 10)
#define FLASH_CR_ERRIE                        FLASH_CR_ERRIE_Mask
#define FLASH_CR_OPTWRE_Pos                   ((uint32_t)9)                     /* Option bytes write enable */
#define FLASH_CR_OPTWRE_Mask                  (((uint32_t)0x01) << 9)
#define FLASH_CR_OPTWRE                       FLASH_CR_OPTWRE_Mask
#define FLASH_CR_LOCK_Pos                     ((uint32_t)7)                     /* Lock */
#define FLASH_CR_LOCK_Mask                    (((uint32_t)0x01) << 7)
#define FLASH_CR_LOCK                         FLASH_CR_LOCK_Mask
#define FLASH_CR_STRT_Pos                     ((uint32_t)6)                     /* Start */
#define FLASH_CR_STRT_Mask                    (((uint32_t)0x01) << 6)
#define FLASH_CR_STRT                         FLASH_CR_STRT_Mask
#define FLASH_CR_OPTER_Pos                    ((uint32_t)5)                     /* Option byte erase */
#define FLASH_CR_OPTER_Mask                   (((uint32_t)0x01) << 5)
#define FLASH_CR_OPTER                        FLASH_CR_OPTER_Mask
#define FLASH_CR_OPTPG_Pos                    ((uint32_t)4)                     /* Option byte programming */
#define FLASH_CR_OPTPG_Mask                   (((uint32_t)0x01) << 4)
#define FLASH_CR_OPTPG                        FLASH_CR_OPTPG_Mask
#define FLASH_CR_MER_Pos                      ((uint32_t)2)                     /* Mass erase */
#define FLASH_CR_MER_Mask                     (((uint32_t)0x01) << 2)
#define FLASH_CR_MER                          FLASH_CR_MER_Mask
#define FLASH_CR_PER_Pos                      ((uint32_t)1)                     /* Page erase */
#define FLASH_CR_PER_Mask                     (((uint32_t)0x01) << 1)
#define FLASH_CR_PER                          FLASH_CR_PER_Mask
#define FLASH_CR_PG_Pos                       ((uint32_t)0)                     /* Programming */
#define FLASH_CR_PG_Mask                      (((uint32_t)0x01) << 0)
#define FLASH_CR_PG                           FLASH_CR_PG_Mask

/************************************* FLASH->AR  ***************************************/
#define FLASH_AR_FAR_Pos                      ((uint32_t)0)                     /* Flash address */
#define FLASH_AR_FAR_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define FLASH_AR_FAR                          FLASH_AR_FAR_Mask

/************************************* FLASH->OBR  **************************************/
#define FLASH_OBR_Data1_Pos                   ((uint32_t)24)                    /* Data1 */
#define FLASH_OBR_Data1_Mask                  (((uint32_t)0xFF) << 24)
#define FLASH_OBR_Data1                       FLASH_OBR_Data1_Mask
#define FLASH_OBR_Data1_0                     (((uint32_t)0x1 << FLASH_OBR_Data1_Pos))
#define FLASH_OBR_Data1_1                     (((uint32_t)0x2 << FLASH_OBR_Data1_Pos))
#define FLASH_OBR_Data1_2                     (((uint32_t)0x4 << FLASH_OBR_Data1_Pos))
#define FLASH_OBR_Data1_3                     (((uint32_t)0x8 << FLASH_OBR_Data1_Pos))
#define FLASH_OBR_Data1_4                     (((uint32_t)0x10 << FLASH_OBR_Data1_Pos))
#define FLASH_OBR_Data1_5                     (((uint32_t)0x20 << FLASH_OBR_Data1_Pos))
#define FLASH_OBR_Data1_6                     (((uint32_t)0x40 << FLASH_OBR_Data1_Pos))
#define FLASH_OBR_Data1_7                     (((uint32_t)0x80 << FLASH_OBR_Data1_Pos))
#define FLASH_OBR_Data0_Pos                   ((uint32_t)16)                    /* Data0 */
#define FLASH_OBR_Data0_Mask                  (((uint32_t)0xFF) << 16)
#define FLASH_OBR_Data0                       FLASH_OBR_Data0_Mask
#define FLASH_OBR_Data0_0                     (((uint32_t)0x1 << FLASH_OBR_Data0_Pos))
#define FLASH_OBR_Data0_1                     (((uint32_t)0x2 << FLASH_OBR_Data0_Pos))
#define FLASH_OBR_Data0_2                     (((uint32_t)0x4 << FLASH_OBR_Data0_Pos))
#define FLASH_OBR_Data0_3                     (((uint32_t)0x8 << FLASH_OBR_Data0_Pos))
#define FLASH_OBR_Data0_4                     (((uint32_t)0x10 << FLASH_OBR_Data0_Pos))
#define FLASH_OBR_Data0_5                     (((uint32_t)0x20 << FLASH_OBR_Data0_Pos))
#define FLASH_OBR_Data0_6                     (((uint32_t)0x40 << FLASH_OBR_Data0_Pos))
#define FLASH_OBR_Data0_7                     (((uint32_t)0x80 << FLASH_OBR_Data0_Pos))
#define FLASH_OBR_RAM_PARITY_CHECK_Pos        ((uint32_t)14)                    /* RAM_PARITY_CHECK */
#define FLASH_OBR_RAM_PARITY_CHECK_Mask       (((uint32_t)0x01) << 14)
#define FLASH_OBR_RAM_PARITY_CHECK            FLASH_OBR_RAM_PARITY_CHECK_Mask
#define FLASH_OBR_VDDA_MONITOR_Pos            ((uint32_t)13)                    /* VDDA_MONITOR */
#define FLASH_OBR_VDDA_MONITOR_Mask           (((uint32_t)0x01) << 13)
#define FLASH_OBR_VDDA_MONITOR                FLASH_OBR_VDDA_MONITOR_Mask
#define FLASH_OBR_nBOOT1_Pos                  ((uint32_t)12)                    /* nBOOT1 */
#define FLASH_OBR_nBOOT1_Mask                 (((uint32_t)0x01) << 12)
#define FLASH_OBR_nBOOT1                      FLASH_OBR_nBOOT1_Mask
#define FLASH_OBR_nRST_STDBY_Pos              ((uint32_t)10)                    /* nRST_STDBY */
#define FLASH_OBR_nRST_STDBY_Mask             (((uint32_t)0x01) << 10)
#define FLASH_OBR_nRST_STDBY                  FLASH_OBR_nRST_STDBY_Mask
#define FLASH_OBR_nRST_STOP_Pos               ((uint32_t)9)                     /* nRST_STOP */
#define FLASH_OBR_nRST_STOP_Mask              (((uint32_t)0x01) << 9)
#define FLASH_OBR_nRST_STOP                   FLASH_OBR_nRST_STOP_Mask
#define FLASH_OBR_WDG_SW_Pos                  ((uint32_t)8)                     /* WDG_SW */
#define FLASH_OBR_WDG_SW_Mask                 (((uint32_t)0x01) << 8)
#define FLASH_OBR_WDG_SW                      FLASH_OBR_WDG_SW_Mask
#define FLASH_OBR_RDPRT_Pos                   ((uint32_t)1)                     /*  Read protection level status */
#define FLASH_OBR_RDPRT_Mask                  (((uint32_t)0x03) << 1)
#define FLASH_OBR_RDPRT                       FLASH_OBR_RDPRT_Mask
#define FLASH_OBR_RDPRT_0                     (((uint32_t)0x1 << FLASH_OBR_RDPRT_Pos))
#define FLASH_OBR_RDPRT_1                     (((uint32_t)0x2 << FLASH_OBR_RDPRT_Pos))
#define FLASH_OBR_OPTERR_Pos                  ((uint32_t)0)                     /* Option byte error */
#define FLASH_OBR_OPTERR_Mask                 (((uint32_t)0x01) << 0)
#define FLASH_OBR_OPTERR                      FLASH_OBR_OPTERR_Mask

/************************************ FLASH->WRPR  **************************************/
#define FLASH_WRPR_WRP_Pos                    ((uint32_t)0)                     /* Write protect */
#define FLASH_WRPR_WRP_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define FLASH_WRPR_WRP                        FLASH_WRPR_WRP_Mask

/************************************* FLASH->ECR  **************************************/
#define FLASH_ECR_HPER_Pos                    ((uint32_t)0)                     /* Half page erase */
#define FLASH_ECR_HPER_Mask                   (((uint32_t)0x01) << 0)
#define FLASH_ECR_HPER                        FLASH_ECR_HPER_Mask
#define FLASH_ECR_WPG_Pos                     ((uint32_t)3)                     /* Word porgram */
#define FLASH_ECR_WPG_Mask                    (((uint32_t)0x01) << 3)
#define FLASH_ECR_WPG                         FLASH_ECR_WPG_Mask
#define FLASH_ECR_PREPGEN_Pos                 ((uint32_t)6)                     /* Enable preprogramming */
#define FLASH_ECR_PREPGEN_Mask                (((uint32_t)0x01) << 6)
#define FLASH_ECR_PREPGEN                     FLASH_ECR_PREPGEN_Mask
#define FLASH_ECR_LPRDE_Pos                   ((uint32_t)8)                     /* Low power read enable */
#define FLASH_ECR_LPRDE_Mask                  (((uint32_t)0x01) << 8)
#define FLASH_ECR_LPRDE                       FLASH_ECR_LPRDE_Mask
#define FLASH_ECR_PREEMPTDIS_Pos              ((uint32_t)9)                     /* Enable ahb bus read Flash preempt prefetch operation */
#define FLASH_ECR_PREEMPTDIS_Mask             (((uint32_t)0x01) << 9)
#define FLASH_ECR_PREEMPTDIS                  FLASH_ECR_PREEMPTDIS_Mask

/********************************** FLASH->ENCRY_CTL  ***********************************/
#define FLASH_ENCRY_CTL_ENCRY_EN_Pos          ((uint32_t)0)                     /* Encry enable */
#define FLASH_ENCRY_CTL_ENCRY_EN_Mask         (((uint32_t)0x01) << 0)
#define FLASH_ENCRY_CTL_ENCRY_EN              FLASH_ENCRY_CTL_ENCRY_EN_Mask

/********************************** FLASH->DECRY_CTL  ***********************************/
#define FLASH_DECRY_CTL_DECRY_EN_Pos          ((uint32_t)0)                     /* Decry enable */
#define FLASH_DECRY_CTL_DECRY_EN_Mask         (((uint32_t)0x01) << 0)
#define FLASH_DECRY_CTL_DECRY_EN              FLASH_DECRY_CTL_DECRY_EN_Mask

/************************************ FLASH->UKEY1  *************************************/
#define FLASH_UKEY1_UKEY_Pos                  ((uint32_t)0)                     /* UKEY_31_0 */
#define FLASH_UKEY1_UKEY_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define FLASH_UKEY1_UKEY                      FLASH_UKEY1_UKEY_Mask

/************************************ FLASH->UKEY2  *************************************/
#define FLASH_UKEY2_UKEY_Pos                  ((uint32_t)0)                     /* UKEY_63_32 */
#define FLASH_UKEY2_UKEY_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define FLASH_UKEY2_UKEY                      FLASH_UKEY2_UKEY_Mask

/******************************* FLASH->INT_VEC_OFFSET  *********************************/
#define FLASH_INT_VEC_OFFSET_VEC_Pos          ((uint32_t)0)                     /* INT_VEC_OFFSET */
#define FLASH_INT_VEC_OFFSET_VEC_Mask         (((uint32_t)0x1FFF) << 0)
#define FLASH_INT_VEC_OFFSET_VEC              FLASH_INT_VEC_OFFSET_VEC_Mask
#define FLASH_INT_VEC_OFFSET_VEC_0            (((uint32_t)0x1))
#define FLASH_INT_VEC_OFFSET_VEC_1            (((uint32_t)0x2))
#define FLASH_INT_VEC_OFFSET_VEC_2            (((uint32_t)0x4))
#define FLASH_INT_VEC_OFFSET_VEC_3            (((uint32_t)0x8))
#define FLASH_INT_VEC_OFFSET_VEC_4            (((uint32_t)0x10))
#define FLASH_INT_VEC_OFFSET_VEC_5            (((uint32_t)0x20))
#define FLASH_INT_VEC_OFFSET_VEC_6            (((uint32_t)0x40))
#define FLASH_INT_VEC_OFFSET_VEC_7            (((uint32_t)0x80))
#define FLASH_INT_VEC_OFFSET_VEC_8            (((uint32_t)0x100))
#define FLASH_INT_VEC_OFFSET_VEC_9            (((uint32_t)0x200))
#define FLASH_INT_VEC_OFFSET_VEC_10           (((uint32_t)0x400))
#define FLASH_INT_VEC_OFFSET_VEC_11           (((uint32_t)0x800))
#define FLASH_INT_VEC_OFFSET_VEC_12           (((uint32_t)0x1000))

/*****************************************************************************************
*                                     Peripheral EXTI                                    *
*****************************************************************************************/
typedef struct{
  __IO uint32_t IMR;                    /* Interrupt mask register (EXTI_IMR) */
  __IO uint32_t EMR;                    /* Event mask register (EXTI_EMR) */
  __IO uint32_t RTSR;                   /* Rising Trigger selection register (EXTI_RTSR) */
  __IO uint32_t FTSR;                   /* Falling Trigger selection register (EXTI_FTSR) */
  __IO uint32_t SWIER;                  /* Software interrupt event register (EXTI_SWIER) */
  __IO uint32_t PR;                     /* Pending register (EXTI_PR) */
       uint16_t RESERVED1[4];
  __IO uint32_t IMR2;                   /* Interrupt mask register2 (EXTI_IMR2) */
  __IO uint32_t EMR2;                   /* Event mask register2 (EXTI_EMR2) */
  __IO uint32_t RTSR2;                  /* Rising Trigger selection register2 (EXTI_RTSR2) */
  __IO uint32_t FTSR2;                  /* Falling Trigger selection register2 (EXTI_FTSR2) */
  __IO uint32_t SWIER2;                 /* Software interrupt event register2 (EXTI_SWIER2) */
  __IO uint32_t PR2;                    /* Pending register 2(EXTI_PR2) */
}EXTI_TypeDef;

/************************************* EXTI->IMR  ***************************************/
#define EXTI_IMR_IM0_Pos                      ((uint32_t)0)                     /* Interrupt Mask on line 0 */
#define EXTI_IMR_IM0_Mask                     (((uint32_t)0x01) << 0)
#define EXTI_IMR_IM0                          EXTI_IMR_IM0_Mask
#define EXTI_IMR_IM1_Pos                      ((uint32_t)1)                     /* Interrupt Mask on line 1 */
#define EXTI_IMR_IM1_Mask                     (((uint32_t)0x01) << 1)
#define EXTI_IMR_IM1                          EXTI_IMR_IM1_Mask
#define EXTI_IMR_IM2_Pos                      ((uint32_t)2)                     /* Interrupt Mask on line 2 */
#define EXTI_IMR_IM2_Mask                     (((uint32_t)0x01) << 2)
#define EXTI_IMR_IM2                          EXTI_IMR_IM2_Mask
#define EXTI_IMR_IM3_Pos                      ((uint32_t)3)                     /* Interrupt Mask on line 3 */
#define EXTI_IMR_IM3_Mask                     (((uint32_t)0x01) << 3)
#define EXTI_IMR_IM3                          EXTI_IMR_IM3_Mask
#define EXTI_IMR_IM4_Pos                      ((uint32_t)4)                     /* Interrupt Mask on line 4 */
#define EXTI_IMR_IM4_Mask                     (((uint32_t)0x01) << 4)
#define EXTI_IMR_IM4                          EXTI_IMR_IM4_Mask
#define EXTI_IMR_IM5_Pos                      ((uint32_t)5)                     /* Interrupt Mask on line 5 */
#define EXTI_IMR_IM5_Mask                     (((uint32_t)0x01) << 5)
#define EXTI_IMR_IM5                          EXTI_IMR_IM5_Mask
#define EXTI_IMR_IM6_Pos                      ((uint32_t)6)                     /* Interrupt Mask on line 6 */
#define EXTI_IMR_IM6_Mask                     (((uint32_t)0x01) << 6)
#define EXTI_IMR_IM6                          EXTI_IMR_IM6_Mask
#define EXTI_IMR_IM7_Pos                      ((uint32_t)7)                     /* Interrupt Mask on line 7 */
#define EXTI_IMR_IM7_Mask                     (((uint32_t)0x01) << 7)
#define EXTI_IMR_IM7                          EXTI_IMR_IM7_Mask
#define EXTI_IMR_IM8_Pos                      ((uint32_t)8)                     /* Interrupt Mask on line 8 */
#define EXTI_IMR_IM8_Mask                     (((uint32_t)0x01) << 8)
#define EXTI_IMR_IM8                          EXTI_IMR_IM8_Mask
#define EXTI_IMR_IM9_Pos                      ((uint32_t)9)                     /* Interrupt Mask on line 9 */
#define EXTI_IMR_IM9_Mask                     (((uint32_t)0x01) << 9)
#define EXTI_IMR_IM9                          EXTI_IMR_IM9_Mask
#define EXTI_IMR_IM10_Pos                     ((uint32_t)10)                    /* Interrupt Mask on line 10 */
#define EXTI_IMR_IM10_Mask                    (((uint32_t)0x01) << 10)
#define EXTI_IMR_IM10                         EXTI_IMR_IM10_Mask
#define EXTI_IMR_IM11_Pos                     ((uint32_t)11)                    /* Interrupt Mask on line 11 */
#define EXTI_IMR_IM11_Mask                    (((uint32_t)0x01) << 11)
#define EXTI_IMR_IM11                         EXTI_IMR_IM11_Mask
#define EXTI_IMR_IM12_Pos                     ((uint32_t)12)                    /* Interrupt Mask on line 12 */
#define EXTI_IMR_IM12_Mask                    (((uint32_t)0x01) << 12)
#define EXTI_IMR_IM12                         EXTI_IMR_IM12_Mask
#define EXTI_IMR_IM13_Pos                     ((uint32_t)13)                    /* Interrupt Mask on line 13 */
#define EXTI_IMR_IM13_Mask                    (((uint32_t)0x01) << 13)
#define EXTI_IMR_IM13                         EXTI_IMR_IM13_Mask
#define EXTI_IMR_IM14_Pos                     ((uint32_t)14)                    /* Interrupt Mask on line 14 */
#define EXTI_IMR_IM14_Mask                    (((uint32_t)0x01) << 14)
#define EXTI_IMR_IM14                         EXTI_IMR_IM14_Mask
#define EXTI_IMR_IM15_Pos                     ((uint32_t)15)                    /* Interrupt Mask on line 15 */
#define EXTI_IMR_IM15_Mask                    (((uint32_t)0x01) << 15)
#define EXTI_IMR_IM15                         EXTI_IMR_IM15_Mask
#define EXTI_IMR_IM16_Pos                     ((uint32_t)16)                    /* Interrupt Mask on line 16 */
#define EXTI_IMR_IM16_Mask                    (((uint32_t)0x01) << 16)
#define EXTI_IMR_IM16                         EXTI_IMR_IM16_Mask
#define EXTI_IMR_IM17_Pos                     ((uint32_t)17)                    /* Interrupt Mask on line 17 */
#define EXTI_IMR_IM17_Mask                    (((uint32_t)0x01) << 17)
#define EXTI_IMR_IM17                         EXTI_IMR_IM17_Mask
#define EXTI_IMR_IM18_Pos                     ((uint32_t)18)                    /* Interrupt Mask on line 18 */
#define EXTI_IMR_IM18_Mask                    (((uint32_t)0x01) << 18)
#define EXTI_IMR_IM18                         EXTI_IMR_IM18_Mask
#define EXTI_IMR_IM19_Pos                     ((uint32_t)19)                    /* Interrupt Mask on line 19 */
#define EXTI_IMR_IM19_Mask                    (((uint32_t)0x01) << 19)
#define EXTI_IMR_IM19                         EXTI_IMR_IM19_Mask
#define EXTI_IMR_IM20_Pos                     ((uint32_t)20)                    /* Interrupt Mask on line 20 */
#define EXTI_IMR_IM20_Mask                    (((uint32_t)0x01) << 20)
#define EXTI_IMR_IM20                         EXTI_IMR_IM20_Mask
#define EXTI_IMR_IM21_Pos                     ((uint32_t)21)                    /* Interrupt Mask on line 21 */
#define EXTI_IMR_IM21_Mask                    (((uint32_t)0x01) << 21)
#define EXTI_IMR_IM21                         EXTI_IMR_IM21_Mask
#define EXTI_IMR_IM22_Pos                     ((uint32_t)22)                    /* Interrupt Mask on line 22 */
#define EXTI_IMR_IM22_Mask                    (((uint32_t)0x01) << 22)
#define EXTI_IMR_IM22                         EXTI_IMR_IM22_Mask
#define EXTI_IMR_IM23_Pos                     ((uint32_t)23)                    /* Interrupt Mask on line 23 */
#define EXTI_IMR_IM23_Mask                    (((uint32_t)0x01) << 23)
#define EXTI_IMR_IM23                         EXTI_IMR_IM23_Mask
#define EXTI_IMR_IM24_Pos                     ((uint32_t)24)                    /* Interrupt Mask on line 24 */
#define EXTI_IMR_IM24_Mask                    (((uint32_t)0x01) << 24)
#define EXTI_IMR_IM24                         EXTI_IMR_IM24_Mask
#define EXTI_IMR_IM25_Pos                     ((uint32_t)25)                    /* Interrupt Mask on line 25 */
#define EXTI_IMR_IM25_Mask                    (((uint32_t)0x01) << 25)
#define EXTI_IMR_IM25                         EXTI_IMR_IM25_Mask
#define EXTI_IMR_IM26_Pos                     ((uint32_t)26)                    /* Interrupt Mask on line 26 */
#define EXTI_IMR_IM26_Mask                    (((uint32_t)0x01) << 26)
#define EXTI_IMR_IM26                         EXTI_IMR_IM26_Mask
#define EXTI_IMR_IM27_Pos                     ((uint32_t)27)                    /* Interrupt Mask on line 27 */
#define EXTI_IMR_IM27_Mask                    (((uint32_t)0x01) << 27)
#define EXTI_IMR_IM27                         EXTI_IMR_IM27_Mask
#define EXTI_IMR_IM28_Pos                     ((uint32_t)28)                    /* Interrupt Mask on line 28 */
#define EXTI_IMR_IM28_Mask                    (((uint32_t)0x01) << 28)
#define EXTI_IMR_IM28                         EXTI_IMR_IM28_Mask
#define EXTI_IMR_IM29_Pos                     ((uint32_t)29)                    /* Interrupt Mask on line 29 */
#define EXTI_IMR_IM29_Mask                    (((uint32_t)0x01) << 29)
#define EXTI_IMR_IM29                         EXTI_IMR_IM29_Mask
#define EXTI_IMR_IM30_Pos                     ((uint32_t)30)                    /* Interrupt Mask on line 30 */
#define EXTI_IMR_IM30_Mask                    (((uint32_t)0x01) << 30)
#define EXTI_IMR_IM30                         EXTI_IMR_IM30_Mask
#define EXTI_IMR_IM31_Pos                     ((uint32_t)31)                    /* Interrupt Mask on line 31 */
#define EXTI_IMR_IM31_Mask                    (((uint32_t)0x01) << 31)
#define EXTI_IMR_IM31                         EXTI_IMR_IM31_Mask

/************************************* EXTI->EMR  ***************************************/
#define EXTI_EMR_EM0_Pos                      ((uint32_t)0)                     /* Event Mask on line 0 */
#define EXTI_EMR_EM0_Mask                     (((uint32_t)0x01) << 0)
#define EXTI_EMR_EM0                          EXTI_EMR_EM0_Mask
#define EXTI_EMR_EM1_Pos                      ((uint32_t)1)                     /* Event Mask on line 1 */
#define EXTI_EMR_EM1_Mask                     (((uint32_t)0x01) << 1)
#define EXTI_EMR_EM1                          EXTI_EMR_EM1_Mask
#define EXTI_EMR_EM2_Pos                      ((uint32_t)2)                     /* Event Mask on line 2 */
#define EXTI_EMR_EM2_Mask                     (((uint32_t)0x01) << 2)
#define EXTI_EMR_EM2                          EXTI_EMR_EM2_Mask
#define EXTI_EMR_EM3_Pos                      ((uint32_t)3)                     /* Event Mask on line 3 */
#define EXTI_EMR_EM3_Mask                     (((uint32_t)0x01) << 3)
#define EXTI_EMR_EM3                          EXTI_EMR_EM3_Mask
#define EXTI_EMR_EM4_Pos                      ((uint32_t)4)                     /* Event Mask on line 4 */
#define EXTI_EMR_EM4_Mask                     (((uint32_t)0x01) << 4)
#define EXTI_EMR_EM4                          EXTI_EMR_EM4_Mask
#define EXTI_EMR_EM5_Pos                      ((uint32_t)5)                     /* Event Mask on line 5 */
#define EXTI_EMR_EM5_Mask                     (((uint32_t)0x01) << 5)
#define EXTI_EMR_EM5                          EXTI_EMR_EM5_Mask
#define EXTI_EMR_EM6_Pos                      ((uint32_t)6)                     /* Event Mask on line 6 */
#define EXTI_EMR_EM6_Mask                     (((uint32_t)0x01) << 6)
#define EXTI_EMR_EM6                          EXTI_EMR_EM6_Mask
#define EXTI_EMR_EM7_Pos                      ((uint32_t)7)                     /* Event Mask on line 7 */
#define EXTI_EMR_EM7_Mask                     (((uint32_t)0x01) << 7)
#define EXTI_EMR_EM7                          EXTI_EMR_EM7_Mask
#define EXTI_EMR_EM8_Pos                      ((uint32_t)8)                     /* Event Mask on line 8 */
#define EXTI_EMR_EM8_Mask                     (((uint32_t)0x01) << 8)
#define EXTI_EMR_EM8                          EXTI_EMR_EM8_Mask
#define EXTI_EMR_EM9_Pos                      ((uint32_t)9)                     /* Event Mask on line 9 */
#define EXTI_EMR_EM9_Mask                     (((uint32_t)0x01) << 9)
#define EXTI_EMR_EM9                          EXTI_EMR_EM9_Mask
#define EXTI_EMR_EM10_Pos                     ((uint32_t)10)                    /* Event Mask on line 10 */
#define EXTI_EMR_EM10_Mask                    (((uint32_t)0x01) << 10)
#define EXTI_EMR_EM10                         EXTI_EMR_EM10_Mask
#define EXTI_EMR_EM11_Pos                     ((uint32_t)11)                    /* Event Mask on line 11 */
#define EXTI_EMR_EM11_Mask                    (((uint32_t)0x01) << 11)
#define EXTI_EMR_EM11                         EXTI_EMR_EM11_Mask
#define EXTI_EMR_EM12_Pos                     ((uint32_t)12)                    /* Event Mask on line 12 */
#define EXTI_EMR_EM12_Mask                    (((uint32_t)0x01) << 12)
#define EXTI_EMR_EM12                         EXTI_EMR_EM12_Mask
#define EXTI_EMR_EM13_Pos                     ((uint32_t)13)                    /* Event Mask on line 13 */
#define EXTI_EMR_EM13_Mask                    (((uint32_t)0x01) << 13)
#define EXTI_EMR_EM13                         EXTI_EMR_EM13_Mask
#define EXTI_EMR_EM14_Pos                     ((uint32_t)14)                    /* Event Mask on line 14 */
#define EXTI_EMR_EM14_Mask                    (((uint32_t)0x01) << 14)
#define EXTI_EMR_EM14                         EXTI_EMR_EM14_Mask
#define EXTI_EMR_EM15_Pos                     ((uint32_t)15)                    /* Event Mask on line 15 */
#define EXTI_EMR_EM15_Mask                    (((uint32_t)0x01) << 15)
#define EXTI_EMR_EM15                         EXTI_EMR_EM15_Mask
#define EXTI_EMR_EM16_Pos                     ((uint32_t)16)                    /* Event Mask on line 16 */
#define EXTI_EMR_EM16_Mask                    (((uint32_t)0x01) << 16)
#define EXTI_EMR_EM16                         EXTI_EMR_EM16_Mask
#define EXTI_EMR_EM17_Pos                     ((uint32_t)17)                    /* Event Mask on line 17 */
#define EXTI_EMR_EM17_Mask                    (((uint32_t)0x01) << 17)
#define EXTI_EMR_EM17                         EXTI_EMR_EM17_Mask
#define EXTI_EMR_EM18_Pos                     ((uint32_t)18)                    /* Event Mask on line 18 */
#define EXTI_EMR_EM18_Mask                    (((uint32_t)0x01) << 18)
#define EXTI_EMR_EM18                         EXTI_EMR_EM18_Mask
#define EXTI_EMR_EM19_Pos                     ((uint32_t)19)                    /* Event Mask on line 19 */
#define EXTI_EMR_EM19_Mask                    (((uint32_t)0x01) << 19)
#define EXTI_EMR_EM19                         EXTI_EMR_EM19_Mask
#define EXTI_EMR_EM20_Pos                     ((uint32_t)20)                    /* Event Mask on line 20 */
#define EXTI_EMR_EM20_Mask                    (((uint32_t)0x01) << 20)
#define EXTI_EMR_EM20                         EXTI_EMR_EM20_Mask
#define EXTI_EMR_EM21_Pos                     ((uint32_t)21)                    /* Event Mask on line 21 */
#define EXTI_EMR_EM21_Mask                    (((uint32_t)0x01) << 21)
#define EXTI_EMR_EM21                         EXTI_EMR_EM21_Mask
#define EXTI_EMR_EM22_Pos                     ((uint32_t)22)                    /* Event Mask on line 22 */
#define EXTI_EMR_EM22_Mask                    (((uint32_t)0x01) << 22)
#define EXTI_EMR_EM22                         EXTI_EMR_EM22_Mask
#define EXTI_EMR_EM23_Pos                     ((uint32_t)23)                    /* Event Mask on line 23 */
#define EXTI_EMR_EM23_Mask                    (((uint32_t)0x01) << 23)
#define EXTI_EMR_EM23                         EXTI_EMR_EM23_Mask
#define EXTI_EMR_EM24_Pos                     ((uint32_t)24)                    /* Event Mask on line 24 */
#define EXTI_EMR_EM24_Mask                    (((uint32_t)0x01) << 24)
#define EXTI_EMR_EM24                         EXTI_EMR_EM24_Mask
#define EXTI_EMR_EM25_Pos                     ((uint32_t)25)                    /* Event Mask on line 25 */
#define EXTI_EMR_EM25_Mask                    (((uint32_t)0x01) << 25)
#define EXTI_EMR_EM25                         EXTI_EMR_EM25_Mask
#define EXTI_EMR_EM26_Pos                     ((uint32_t)26)                    /* Event Mask on line 26 */
#define EXTI_EMR_EM26_Mask                    (((uint32_t)0x01) << 26)
#define EXTI_EMR_EM26                         EXTI_EMR_EM26_Mask
#define EXTI_EMR_EM27_Pos                     ((uint32_t)27)                    /* Event Mask on line 27 */
#define EXTI_EMR_EM27_Mask                    (((uint32_t)0x01) << 27)
#define EXTI_EMR_EM27                         EXTI_EMR_EM27_Mask
#define EXTI_EMR_EM28_Pos                     ((uint32_t)28)                    /* Event Mask on line 28 */
#define EXTI_EMR_EM28_Mask                    (((uint32_t)0x01) << 28)
#define EXTI_EMR_EM28                         EXTI_EMR_EM28_Mask
#define EXTI_EMR_EM29_Pos                     ((uint32_t)29)                    /* Event Mask on line 29 */
#define EXTI_EMR_EM29_Mask                    (((uint32_t)0x01) << 29)
#define EXTI_EMR_EM29                         EXTI_EMR_EM29_Mask
#define EXTI_EMR_EM30_Pos                     ((uint32_t)30)                    /* Event Mask on line 30 */
#define EXTI_EMR_EM30_Mask                    (((uint32_t)0x01) << 30)
#define EXTI_EMR_EM30                         EXTI_EMR_EM30_Mask
#define EXTI_EMR_EM31_Pos                     ((uint32_t)31)                    /* Event Mask on line 31 */
#define EXTI_EMR_EM31_Mask                    (((uint32_t)0x01) << 31)
#define EXTI_EMR_EM31                         EXTI_EMR_EM31_Mask

/************************************* EXTI->RTSR  **************************************/
#define EXTI_RTSR_RT0_Pos                     ((uint32_t)0)                     /* Rising trigger event configuration of line 0 */
#define EXTI_RTSR_RT0_Mask                    (((uint32_t)0x01) << 0)
#define EXTI_RTSR_RT0                         EXTI_RTSR_RT0_Mask
#define EXTI_RTSR_RT1_Pos                     ((uint32_t)1)                     /* Rising trigger event configuration of line 1 */
#define EXTI_RTSR_RT1_Mask                    (((uint32_t)0x01) << 1)
#define EXTI_RTSR_RT1                         EXTI_RTSR_RT1_Mask
#define EXTI_RTSR_RT2_Pos                     ((uint32_t)2)                     /* Rising trigger event configuration of line 2 */
#define EXTI_RTSR_RT2_Mask                    (((uint32_t)0x01) << 2)
#define EXTI_RTSR_RT2                         EXTI_RTSR_RT2_Mask
#define EXTI_RTSR_RT3_Pos                     ((uint32_t)3)                     /* Rising trigger event configuration of line 3 */
#define EXTI_RTSR_RT3_Mask                    (((uint32_t)0x01) << 3)
#define EXTI_RTSR_RT3                         EXTI_RTSR_RT3_Mask
#define EXTI_RTSR_RT4_Pos                     ((uint32_t)4)                     /* Rising trigger event configuration of line 4 */
#define EXTI_RTSR_RT4_Mask                    (((uint32_t)0x01) << 4)
#define EXTI_RTSR_RT4                         EXTI_RTSR_RT4_Mask
#define EXTI_RTSR_RT5_Pos                     ((uint32_t)5)                     /* Rising trigger event configuration of line 5 */
#define EXTI_RTSR_RT5_Mask                    (((uint32_t)0x01) << 5)
#define EXTI_RTSR_RT5                         EXTI_RTSR_RT5_Mask
#define EXTI_RTSR_RT6_Pos                     ((uint32_t)6)                     /* Rising trigger event configuration of line 6 */
#define EXTI_RTSR_RT6_Mask                    (((uint32_t)0x01) << 6)
#define EXTI_RTSR_RT6                         EXTI_RTSR_RT6_Mask
#define EXTI_RTSR_RT7_Pos                     ((uint32_t)7)                     /* Rising trigger event configuration of line 7 */
#define EXTI_RTSR_RT7_Mask                    (((uint32_t)0x01) << 7)
#define EXTI_RTSR_RT7                         EXTI_RTSR_RT7_Mask
#define EXTI_RTSR_RT8_Pos                     ((uint32_t)8)                     /* Rising trigger event configuration of line 8 */
#define EXTI_RTSR_RT8_Mask                    (((uint32_t)0x01) << 8)
#define EXTI_RTSR_RT8                         EXTI_RTSR_RT8_Mask
#define EXTI_RTSR_RT9_Pos                     ((uint32_t)9)                     /* Rising trigger event configuration of line 9 */
#define EXTI_RTSR_RT9_Mask                    (((uint32_t)0x01) << 9)
#define EXTI_RTSR_RT9                         EXTI_RTSR_RT9_Mask
#define EXTI_RTSR_RT10_Pos                    ((uint32_t)10)                    /* Rising trigger event configuration of line 10 */
#define EXTI_RTSR_RT10_Mask                   (((uint32_t)0x01) << 10)
#define EXTI_RTSR_RT10                        EXTI_RTSR_RT10_Mask
#define EXTI_RTSR_RT11_Pos                    ((uint32_t)11)                    /* Rising trigger event configuration of line 11 */
#define EXTI_RTSR_RT11_Mask                   (((uint32_t)0x01) << 11)
#define EXTI_RTSR_RT11                        EXTI_RTSR_RT11_Mask
#define EXTI_RTSR_RT12_Pos                    ((uint32_t)12)                    /* Rising trigger event configuration of line 12 */
#define EXTI_RTSR_RT12_Mask                   (((uint32_t)0x01) << 12)
#define EXTI_RTSR_RT12                        EXTI_RTSR_RT12_Mask
#define EXTI_RTSR_RT13_Pos                    ((uint32_t)13)                    /* Rising trigger event configuration of line 13 */
#define EXTI_RTSR_RT13_Mask                   (((uint32_t)0x01) << 13)
#define EXTI_RTSR_RT13                        EXTI_RTSR_RT13_Mask
#define EXTI_RTSR_RT14_Pos                    ((uint32_t)14)                    /* Rising trigger event configuration of line 14 */
#define EXTI_RTSR_RT14_Mask                   (((uint32_t)0x01) << 14)
#define EXTI_RTSR_RT14                        EXTI_RTSR_RT14_Mask
#define EXTI_RTSR_RT15_Pos                    ((uint32_t)15)                    /* Rising trigger event configuration of line 15 */
#define EXTI_RTSR_RT15_Mask                   (((uint32_t)0x01) << 15)
#define EXTI_RTSR_RT15                        EXTI_RTSR_RT15_Mask
#define EXTI_RTSR_RT16_Pos                    ((uint32_t)16)                    /* Rising trigger event configuration of line 16 */
#define EXTI_RTSR_RT16_Mask                   (((uint32_t)0x01) << 16)
#define EXTI_RTSR_RT16                        EXTI_RTSR_RT16_Mask
#define EXTI_RTSR_RT17_Pos                    ((uint32_t)17)                    /* Rising trigger event configuration of line 17 */
#define EXTI_RTSR_RT17_Mask                   (((uint32_t)0x01) << 17)
#define EXTI_RTSR_RT17                        EXTI_RTSR_RT17_Mask
#define EXTI_RTSR_RT18_Pos                    ((uint32_t)18)                    /* Rising trigger event configuration of line 18 */
#define EXTI_RTSR_RT18_Mask                   (((uint32_t)0x01) << 18)
#define EXTI_RTSR_RT18                        EXTI_RTSR_RT18_Mask
#define EXTI_RTSR_RT19_Pos                    ((uint32_t)19)                    /* Rising trigger event configuration of line 19 */
#define EXTI_RTSR_RT19_Mask                   (((uint32_t)0x01) << 19)
#define EXTI_RTSR_RT19                        EXTI_RTSR_RT19_Mask
#define EXTI_RTSR_RT20_Pos                    ((uint32_t)20)                    /* Rising trigger event configuration of line 20 */
#define EXTI_RTSR_RT20_Mask                   (((uint32_t)0x01) << 20)
#define EXTI_RTSR_RT20                        EXTI_RTSR_RT20_Mask
#define EXTI_RTSR_RT21_Pos                    ((uint32_t)21)                    /* Rising trigger event configuration of line 21 */
#define EXTI_RTSR_RT21_Mask                   (((uint32_t)0x01) << 21)
#define EXTI_RTSR_RT21                        EXTI_RTSR_RT21_Mask
#define EXTI_RTSR_RT22_Pos                    ((uint32_t)22)                    /* Rising trigger event configuration of line 22 */
#define EXTI_RTSR_RT22_Mask                   (((uint32_t)0x01) << 22)
#define EXTI_RTSR_RT22                        EXTI_RTSR_RT22_Mask
#define EXTI_RTSR_RT23_Pos                    ((uint32_t)23)                    /* Rising trigger event configuration of line 23 */
#define EXTI_RTSR_RT23_Mask                   (((uint32_t)0x01) << 23)
#define EXTI_RTSR_RT23                        EXTI_RTSR_RT23_Mask
#define EXTI_RTSR_RT24_Pos                    ((uint32_t)24)                    /* Rising trigger event configuration of line 24 */
#define EXTI_RTSR_RT24_Mask                   (((uint32_t)0x01) << 24)
#define EXTI_RTSR_RT24                        EXTI_RTSR_RT24_Mask
#define EXTI_RTSR_RT25_Pos                    ((uint32_t)25)                    /* Rising trigger event configuration of line 25 */
#define EXTI_RTSR_RT25_Mask                   (((uint32_t)0x01) << 25)
#define EXTI_RTSR_RT25                        EXTI_RTSR_RT25_Mask
#define EXTI_RTSR_RT26_Pos                    ((uint32_t)26)                    /* Rising trigger event configuration of line 26 */
#define EXTI_RTSR_RT26_Mask                   (((uint32_t)0x01) << 26)
#define EXTI_RTSR_RT26                        EXTI_RTSR_RT26_Mask
#define EXTI_RTSR_RT27_Pos                    ((uint32_t)27)                    /* Rising trigger event configuration of line 27 */
#define EXTI_RTSR_RT27_Mask                   (((uint32_t)0x01) << 27)
#define EXTI_RTSR_RT27                        EXTI_RTSR_RT27_Mask
#define EXTI_RTSR_RT28_Pos                    ((uint32_t)28)                    /* Rising trigger event configuration of line 28 */
#define EXTI_RTSR_RT28_Mask                   (((uint32_t)0x01) << 28)
#define EXTI_RTSR_RT28                        EXTI_RTSR_RT28_Mask
#define EXTI_RTSR_RT29_Pos                    ((uint32_t)29)                    /* Rising trigger event configuration of line 29 */
#define EXTI_RTSR_RT29_Mask                   (((uint32_t)0x01) << 29)
#define EXTI_RTSR_RT29                        EXTI_RTSR_RT29_Mask
#define EXTI_RTSR_RT30_Pos                    ((uint32_t)30)                    /* Rising trigger event configuration of line 30 */
#define EXTI_RTSR_RT30_Mask                   (((uint32_t)0x01) << 30)
#define EXTI_RTSR_RT30                        EXTI_RTSR_RT30_Mask
#define EXTI_RTSR_RT31_Pos                    ((uint32_t)31)                    /* Rising trigger event configuration of line 31 */
#define EXTI_RTSR_RT31_Mask                   (((uint32_t)0x01) << 31)
#define EXTI_RTSR_RT31                        EXTI_RTSR_RT31_Mask

/************************************* EXTI->FTSR  **************************************/
#define EXTI_FTSR_FT0_Pos                     ((uint32_t)0)                     /* Falling trigger event configuration of line 0 */
#define EXTI_FTSR_FT0_Mask                    (((uint32_t)0x01) << 0)
#define EXTI_FTSR_FT0                         EXTI_FTSR_FT0_Mask
#define EXTI_FTSR_FT1_Pos                     ((uint32_t)1)                     /* Falling trigger event configuration of line 1 */
#define EXTI_FTSR_FT1_Mask                    (((uint32_t)0x01) << 1)
#define EXTI_FTSR_FT1                         EXTI_FTSR_FT1_Mask
#define EXTI_FTSR_FT2_Pos                     ((uint32_t)2)                     /* Falling trigger event configuration of line 2 */
#define EXTI_FTSR_FT2_Mask                    (((uint32_t)0x01) << 2)
#define EXTI_FTSR_FT2                         EXTI_FTSR_FT2_Mask
#define EXTI_FTSR_FT3_Pos                     ((uint32_t)3)                     /* Falling trigger event configuration of line 3 */
#define EXTI_FTSR_FT3_Mask                    (((uint32_t)0x01) << 3)
#define EXTI_FTSR_FT3                         EXTI_FTSR_FT3_Mask
#define EXTI_FTSR_FT4_Pos                     ((uint32_t)4)                     /* Falling trigger event configuration of line 4 */
#define EXTI_FTSR_FT4_Mask                    (((uint32_t)0x01) << 4)
#define EXTI_FTSR_FT4                         EXTI_FTSR_FT4_Mask
#define EXTI_FTSR_FT5_Pos                     ((uint32_t)5)                     /* Falling trigger event configuration of line 5 */
#define EXTI_FTSR_FT5_Mask                    (((uint32_t)0x01) << 5)
#define EXTI_FTSR_FT5                         EXTI_FTSR_FT5_Mask
#define EXTI_FTSR_FT6_Pos                     ((uint32_t)6)                     /* Falling trigger event configuration of line 6 */
#define EXTI_FTSR_FT6_Mask                    (((uint32_t)0x01) << 6)
#define EXTI_FTSR_FT6                         EXTI_FTSR_FT6_Mask
#define EXTI_FTSR_FT7_Pos                     ((uint32_t)7)                     /* Falling trigger event configuration of line 7 */
#define EXTI_FTSR_FT7_Mask                    (((uint32_t)0x01) << 7)
#define EXTI_FTSR_FT7                         EXTI_FTSR_FT7_Mask
#define EXTI_FTSR_FT8_Pos                     ((uint32_t)8)                     /* Falling trigger event configuration of line 8 */
#define EXTI_FTSR_FT8_Mask                    (((uint32_t)0x01) << 8)
#define EXTI_FTSR_FT8                         EXTI_FTSR_FT8_Mask
#define EXTI_FTSR_FT9_Pos                     ((uint32_t)9)                     /* Falling trigger event configuration of line 9 */
#define EXTI_FTSR_FT9_Mask                    (((uint32_t)0x01) << 9)
#define EXTI_FTSR_FT9                         EXTI_FTSR_FT9_Mask
#define EXTI_FTSR_FT10_Pos                    ((uint32_t)10)                    /* Falling trigger event configuration of line 10 */
#define EXTI_FTSR_FT10_Mask                   (((uint32_t)0x01) << 10)
#define EXTI_FTSR_FT10                        EXTI_FTSR_FT10_Mask
#define EXTI_FTSR_FT11_Pos                    ((uint32_t)11)                    /* Falling trigger event configuration of line 11 */
#define EXTI_FTSR_FT11_Mask                   (((uint32_t)0x01) << 11)
#define EXTI_FTSR_FT11                        EXTI_FTSR_FT11_Mask
#define EXTI_FTSR_FT12_Pos                    ((uint32_t)12)                    /* Falling trigger event configuration of line 12 */
#define EXTI_FTSR_FT12_Mask                   (((uint32_t)0x01) << 12)
#define EXTI_FTSR_FT12                        EXTI_FTSR_FT12_Mask
#define EXTI_FTSR_FT13_Pos                    ((uint32_t)13)                    /* Falling trigger event configuration of line 13 */
#define EXTI_FTSR_FT13_Mask                   (((uint32_t)0x01) << 13)
#define EXTI_FTSR_FT13                        EXTI_FTSR_FT13_Mask
#define EXTI_FTSR_FT14_Pos                    ((uint32_t)14)                    /* Falling trigger event configuration of line 14 */
#define EXTI_FTSR_FT14_Mask                   (((uint32_t)0x01) << 14)
#define EXTI_FTSR_FT14                        EXTI_FTSR_FT14_Mask
#define EXTI_FTSR_FT15_Pos                    ((uint32_t)15)                    /* Falling trigger event configuration of line 15 */
#define EXTI_FTSR_FT15_Mask                   (((uint32_t)0x01) << 15)
#define EXTI_FTSR_FT15                        EXTI_FTSR_FT15_Mask
#define EXTI_FTSR_FT16_Pos                    ((uint32_t)16)                    /* Falling trigger event configuration of line 16 */
#define EXTI_FTSR_FT16_Mask                   (((uint32_t)0x01) << 16)
#define EXTI_FTSR_FT16                        EXTI_FTSR_FT16_Mask
#define EXTI_FTSR_FT17_Pos                    ((uint32_t)17)                    /* Falling trigger event configuration of line 17 */
#define EXTI_FTSR_FT17_Mask                   (((uint32_t)0x01) << 17)
#define EXTI_FTSR_FT17                        EXTI_FTSR_FT17_Mask
#define EXTI_FTSR_FT18_Pos                    ((uint32_t)18)                    /* Falling trigger event configuration of line 18 */
#define EXTI_FTSR_FT18_Mask                   (((uint32_t)0x01) << 18)
#define EXTI_FTSR_FT18                        EXTI_FTSR_FT18_Mask
#define EXTI_FTSR_FT19_Pos                    ((uint32_t)19)                    /* Falling trigger event configuration of line 19 */
#define EXTI_FTSR_FT19_Mask                   (((uint32_t)0x01) << 19)
#define EXTI_FTSR_FT19                        EXTI_FTSR_FT19_Mask
#define EXTI_FTSR_FT20_Pos                    ((uint32_t)20)                    /* Falling trigger event configuration of line 20 */
#define EXTI_FTSR_FT20_Mask                   (((uint32_t)0x01) << 20)
#define EXTI_FTSR_FT20                        EXTI_FTSR_FT20_Mask
#define EXTI_FTSR_FT21_Pos                    ((uint32_t)21)                    /* Falling trigger event configuration of line 21 */
#define EXTI_FTSR_FT21_Mask                   (((uint32_t)0x01) << 21)
#define EXTI_FTSR_FT21                        EXTI_FTSR_FT21_Mask
#define EXTI_FTSR_FT22_Pos                    ((uint32_t)22)                    /* Falling trigger event configuration of line 22 */
#define EXTI_FTSR_FT22_Mask                   (((uint32_t)0x01) << 22)
#define EXTI_FTSR_FT22                        EXTI_FTSR_FT22_Mask
#define EXTI_FTSR_FT23_Pos                    ((uint32_t)23)                    /* Falling trigger event configuration of line 23 */
#define EXTI_FTSR_FT23_Mask                   (((uint32_t)0x01) << 23)
#define EXTI_FTSR_FT23                        EXTI_FTSR_FT23_Mask
#define EXTI_FTSR_FT24_Pos                    ((uint32_t)24)                    /* Falling trigger event configuration of line 24 */
#define EXTI_FTSR_FT24_Mask                   (((uint32_t)0x01) << 24)
#define EXTI_FTSR_FT24                        EXTI_FTSR_FT24_Mask
#define EXTI_FTSR_FT25_Pos                    ((uint32_t)25)                    /* Falling trigger event configuration of line 25 */
#define EXTI_FTSR_FT25_Mask                   (((uint32_t)0x01) << 25)
#define EXTI_FTSR_FT25                        EXTI_FTSR_FT25_Mask
#define EXTI_FTSR_FT26_Pos                    ((uint32_t)26)                    /* Falling trigger event configuration of line 26 */
#define EXTI_FTSR_FT26_Mask                   (((uint32_t)0x01) << 26)
#define EXTI_FTSR_FT26                        EXTI_FTSR_FT26_Mask
#define EXTI_FTSR_FT27_Pos                    ((uint32_t)27)                    /* Falling trigger event configuration of line 27 */
#define EXTI_FTSR_FT27_Mask                   (((uint32_t)0x01) << 27)
#define EXTI_FTSR_FT27                        EXTI_FTSR_FT27_Mask
#define EXTI_FTSR_FT28_Pos                    ((uint32_t)28)                    /* Falling trigger event configuration of line 28 */
#define EXTI_FTSR_FT28_Mask                   (((uint32_t)0x01) << 28)
#define EXTI_FTSR_FT28                        EXTI_FTSR_FT28_Mask
#define EXTI_FTSR_FT29_Pos                    ((uint32_t)29)                    /* Falling trigger event configuration of line 29 */
#define EXTI_FTSR_FT29_Mask                   (((uint32_t)0x01) << 29)
#define EXTI_FTSR_FT29                        EXTI_FTSR_FT29_Mask
#define EXTI_FTSR_FT30_Pos                    ((uint32_t)30)                    /* Falling trigger event configuration of line 30 */
#define EXTI_FTSR_FT30_Mask                   (((uint32_t)0x01) << 30)
#define EXTI_FTSR_FT30                        EXTI_FTSR_FT30_Mask
#define EXTI_FTSR_FT31_Pos                    ((uint32_t)31)                    /* Falling trigger event configuration of line 31 */
#define EXTI_FTSR_FT31_Mask                   (((uint32_t)0x01) << 31)
#define EXTI_FTSR_FT31                        EXTI_FTSR_FT31_Mask

/************************************ EXTI->SWIER  **************************************/
#define EXTI_SWIER_SWIER0_Pos                 ((uint32_t)0)                     /* Software Interrupt on line 0 */
#define EXTI_SWIER_SWIER0_Mask                (((uint32_t)0x01) << 0)
#define EXTI_SWIER_SWIER0                     EXTI_SWIER_SWIER0_Mask
#define EXTI_SWIER_SWIER1_Pos                 ((uint32_t)1)                     /* Software Interrupt on line 1 */
#define EXTI_SWIER_SWIER1_Mask                (((uint32_t)0x01) << 1)
#define EXTI_SWIER_SWIER1                     EXTI_SWIER_SWIER1_Mask
#define EXTI_SWIER_SWIER2_Pos                 ((uint32_t)2)                     /* Software Interrupt on line 2 */
#define EXTI_SWIER_SWIER2_Mask                (((uint32_t)0x01) << 2)
#define EXTI_SWIER_SWIER2                     EXTI_SWIER_SWIER2_Mask
#define EXTI_SWIER_SWIER3_Pos                 ((uint32_t)3)                     /* Software Interrupt on line 3 */
#define EXTI_SWIER_SWIER3_Mask                (((uint32_t)0x01) << 3)
#define EXTI_SWIER_SWIER3                     EXTI_SWIER_SWIER3_Mask
#define EXTI_SWIER_SWIER4_Pos                 ((uint32_t)4)                     /* Software Interrupt on line 4 */
#define EXTI_SWIER_SWIER4_Mask                (((uint32_t)0x01) << 4)
#define EXTI_SWIER_SWIER4                     EXTI_SWIER_SWIER4_Mask
#define EXTI_SWIER_SWIER5_Pos                 ((uint32_t)5)                     /* Software Interrupt on line 5 */
#define EXTI_SWIER_SWIER5_Mask                (((uint32_t)0x01) << 5)
#define EXTI_SWIER_SWIER5                     EXTI_SWIER_SWIER5_Mask
#define EXTI_SWIER_SWIER6_Pos                 ((uint32_t)6)                     /* Software Interrupt on line 6 */
#define EXTI_SWIER_SWIER6_Mask                (((uint32_t)0x01) << 6)
#define EXTI_SWIER_SWIER6                     EXTI_SWIER_SWIER6_Mask
#define EXTI_SWIER_SWIER7_Pos                 ((uint32_t)7)                     /* Software Interrupt on line 7 */
#define EXTI_SWIER_SWIER7_Mask                (((uint32_t)0x01) << 7)
#define EXTI_SWIER_SWIER7                     EXTI_SWIER_SWIER7_Mask
#define EXTI_SWIER_SWIER8_Pos                 ((uint32_t)8)                     /* Software Interrupt on line 8 */
#define EXTI_SWIER_SWIER8_Mask                (((uint32_t)0x01) << 8)
#define EXTI_SWIER_SWIER8                     EXTI_SWIER_SWIER8_Mask
#define EXTI_SWIER_SWIER9_Pos                 ((uint32_t)9)                     /* Software Interrupt on line 9 */
#define EXTI_SWIER_SWIER9_Mask                (((uint32_t)0x01) << 9)
#define EXTI_SWIER_SWIER9                     EXTI_SWIER_SWIER9_Mask
#define EXTI_SWIER_SWIER10_Pos                ((uint32_t)10)                    /* Software Interrupt on line 10 */
#define EXTI_SWIER_SWIER10_Mask               (((uint32_t)0x01) << 10)
#define EXTI_SWIER_SWIER10                    EXTI_SWIER_SWIER10_Mask
#define EXTI_SWIER_SWIER11_Pos                ((uint32_t)11)                    /* Software Interrupt on line 11 */
#define EXTI_SWIER_SWIER11_Mask               (((uint32_t)0x01) << 11)
#define EXTI_SWIER_SWIER11                    EXTI_SWIER_SWIER11_Mask
#define EXTI_SWIER_SWIER12_Pos                ((uint32_t)12)                    /* Software Interrupt on line 12 */
#define EXTI_SWIER_SWIER12_Mask               (((uint32_t)0x01) << 12)
#define EXTI_SWIER_SWIER12                    EXTI_SWIER_SWIER12_Mask
#define EXTI_SWIER_SWIER13_Pos                ((uint32_t)13)                    /* Software Interrupt on line 13 */
#define EXTI_SWIER_SWIER13_Mask               (((uint32_t)0x01) << 13)
#define EXTI_SWIER_SWIER13                    EXTI_SWIER_SWIER13_Mask
#define EXTI_SWIER_SWIER14_Pos                ((uint32_t)14)                    /* Software Interrupt on line 14 */
#define EXTI_SWIER_SWIER14_Mask               (((uint32_t)0x01) << 14)
#define EXTI_SWIER_SWIER14                    EXTI_SWIER_SWIER14_Mask
#define EXTI_SWIER_SWIER15_Pos                ((uint32_t)15)                    /* Software Interrupt on line 15 */
#define EXTI_SWIER_SWIER15_Mask               (((uint32_t)0x01) << 15)
#define EXTI_SWIER_SWIER15                    EXTI_SWIER_SWIER15_Mask
#define EXTI_SWIER_SWIER16_Pos                ((uint32_t)16)                    /* Software Interrupt on line 16 */
#define EXTI_SWIER_SWIER16_Mask               (((uint32_t)0x01) << 16)
#define EXTI_SWIER_SWIER16                    EXTI_SWIER_SWIER16_Mask
#define EXTI_SWIER_SWIER17_Pos                ((uint32_t)17)                    /* Software Interrupt on line 17 */
#define EXTI_SWIER_SWIER17_Mask               (((uint32_t)0x01) << 17)
#define EXTI_SWIER_SWIER17                    EXTI_SWIER_SWIER17_Mask
#define EXTI_SWIER_SWIER18_Pos                ((uint32_t)18)                    /* Software Interrupt on line 18 */
#define EXTI_SWIER_SWIER18_Mask               (((uint32_t)0x01) << 18)
#define EXTI_SWIER_SWIER18                    EXTI_SWIER_SWIER18_Mask
#define EXTI_SWIER_SWIER19_Pos                ((uint32_t)19)                    /* Software Interrupt on line 19 */
#define EXTI_SWIER_SWIER19_Mask               (((uint32_t)0x01) << 19)
#define EXTI_SWIER_SWIER19                    EXTI_SWIER_SWIER19_Mask
#define EXTI_SWIER_SWIER20_Pos                ((uint32_t)20)                    /* Software Interrupt on line 20 */
#define EXTI_SWIER_SWIER20_Mask               (((uint32_t)0x01) << 20)
#define EXTI_SWIER_SWIER20                    EXTI_SWIER_SWIER20_Mask
#define EXTI_SWIER_SWIER21_Pos                ((uint32_t)21)                    /* Software Interrupt on line 21 */
#define EXTI_SWIER_SWIER21_Mask               (((uint32_t)0x01) << 21)
#define EXTI_SWIER_SWIER21                    EXTI_SWIER_SWIER21_Mask
#define EXTI_SWIER_SWIER22_Pos                ((uint32_t)22)                    /* Software Interrupt on line 22 */
#define EXTI_SWIER_SWIER22_Mask               (((uint32_t)0x01) << 22)
#define EXTI_SWIER_SWIER22                    EXTI_SWIER_SWIER22_Mask
#define EXTI_SWIER_SWIER23_Pos                ((uint32_t)23)                    /* Software Interrupt on line 23 */
#define EXTI_SWIER_SWIER23_Mask               (((uint32_t)0x01) << 23)
#define EXTI_SWIER_SWIER23                    EXTI_SWIER_SWIER23_Mask
#define EXTI_SWIER_SWIER24_Pos                ((uint32_t)24)                    /* Software Interrupt on line 24 */
#define EXTI_SWIER_SWIER24_Mask               (((uint32_t)0x01) << 24)
#define EXTI_SWIER_SWIER24                    EXTI_SWIER_SWIER24_Mask
#define EXTI_SWIER_SWIER25_Pos                ((uint32_t)25)                    /* Software Interrupt on line 25 */
#define EXTI_SWIER_SWIER25_Mask               (((uint32_t)0x01) << 25)
#define EXTI_SWIER_SWIER25                    EXTI_SWIER_SWIER25_Mask
#define EXTI_SWIER_SWIER26_Pos                ((uint32_t)26)                    /* Software Interrupt on line 26 */
#define EXTI_SWIER_SWIER26_Mask               (((uint32_t)0x01) << 26)
#define EXTI_SWIER_SWIER26                    EXTI_SWIER_SWIER26_Mask
#define EXTI_SWIER_SWIER27_Pos                ((uint32_t)27)                    /* Software Interrupt on line 27 */
#define EXTI_SWIER_SWIER27_Mask               (((uint32_t)0x01) << 27)
#define EXTI_SWIER_SWIER27                    EXTI_SWIER_SWIER27_Mask
#define EXTI_SWIER_SWIER28_Pos                ((uint32_t)28)                    /* Software Interrupt on line 28 */
#define EXTI_SWIER_SWIER28_Mask               (((uint32_t)0x01) << 28)
#define EXTI_SWIER_SWIER28                    EXTI_SWIER_SWIER28_Mask
#define EXTI_SWIER_SWIER29_Pos                ((uint32_t)29)                    /* Software Interrupt on line 29 */
#define EXTI_SWIER_SWIER29_Mask               (((uint32_t)0x01) << 29)
#define EXTI_SWIER_SWIER29                    EXTI_SWIER_SWIER29_Mask
#define EXTI_SWIER_SWIER30_Pos                ((uint32_t)30)                    /* Software Interrupt on line 30 */
#define EXTI_SWIER_SWIER30_Mask               (((uint32_t)0x01) << 30)
#define EXTI_SWIER_SWIER30                    EXTI_SWIER_SWIER30_Mask
#define EXTI_SWIER_SWIER31_Pos                ((uint32_t)31)                    /* Software Interrupt on line 31 */
#define EXTI_SWIER_SWIER31_Mask               (((uint32_t)0x01) << 31)
#define EXTI_SWIER_SWIER31                    EXTI_SWIER_SWIER31_Mask

/************************************** EXTI->PR  ***************************************/
#define EXTI_PR_PIF0_Pos                      ((uint32_t)0)                     /* Pending interrupt flag on line 0 */
#define EXTI_PR_PIF0_Mask                     (((uint32_t)0x01) << 0)
#define EXTI_PR_PIF0                          EXTI_PR_PIF0_Mask
#define EXTI_PR_PIF1_Pos                      ((uint32_t)1)                     /* Pending interrupt flag on line 1 */
#define EXTI_PR_PIF1_Mask                     (((uint32_t)0x01) << 1)
#define EXTI_PR_PIF1                          EXTI_PR_PIF1_Mask
#define EXTI_PR_PIF2_Pos                      ((uint32_t)2)                     /* Pending interrupt flag on line 2 */
#define EXTI_PR_PIF2_Mask                     (((uint32_t)0x01) << 2)
#define EXTI_PR_PIF2                          EXTI_PR_PIF2_Mask
#define EXTI_PR_PIF3_Pos                      ((uint32_t)3)                     /* Pending interrupt flag on line 3 */
#define EXTI_PR_PIF3_Mask                     (((uint32_t)0x01) << 3)
#define EXTI_PR_PIF3                          EXTI_PR_PIF3_Mask
#define EXTI_PR_PIF4_Pos                      ((uint32_t)4)                     /* Pending interrupt flag on line 4 */
#define EXTI_PR_PIF4_Mask                     (((uint32_t)0x01) << 4)
#define EXTI_PR_PIF4                          EXTI_PR_PIF4_Mask
#define EXTI_PR_PIF5_Pos                      ((uint32_t)5)                     /* Pending interrupt flag on line 5 */
#define EXTI_PR_PIF5_Mask                     (((uint32_t)0x01) << 5)
#define EXTI_PR_PIF5                          EXTI_PR_PIF5_Mask
#define EXTI_PR_PIF6_Pos                      ((uint32_t)6)                     /* Pending interrupt flag on line 6 */
#define EXTI_PR_PIF6_Mask                     (((uint32_t)0x01) << 6)
#define EXTI_PR_PIF6                          EXTI_PR_PIF6_Mask
#define EXTI_PR_PIF7_Pos                      ((uint32_t)7)                     /* Pending interrupt flag on line 7 */
#define EXTI_PR_PIF7_Mask                     (((uint32_t)0x01) << 7)
#define EXTI_PR_PIF7                          EXTI_PR_PIF7_Mask
#define EXTI_PR_PIF8_Pos                      ((uint32_t)8)                     /* Pending interrupt flag on line 8 */
#define EXTI_PR_PIF8_Mask                     (((uint32_t)0x01) << 8)
#define EXTI_PR_PIF8                          EXTI_PR_PIF8_Mask
#define EXTI_PR_PIF9_Pos                      ((uint32_t)9)                     /* Pending interrupt flag on line 9 */
#define EXTI_PR_PIF9_Mask                     (((uint32_t)0x01) << 9)
#define EXTI_PR_PIF9                          EXTI_PR_PIF9_Mask
#define EXTI_PR_PIF10_Pos                     ((uint32_t)10)                    /* Pending interrupt flag on line 10 */
#define EXTI_PR_PIF10_Mask                    (((uint32_t)0x01) << 10)
#define EXTI_PR_PIF10                         EXTI_PR_PIF10_Mask
#define EXTI_PR_PIF11_Pos                     ((uint32_t)11)                    /* Pending interrupt flag on line 11 */
#define EXTI_PR_PIF11_Mask                    (((uint32_t)0x01) << 11)
#define EXTI_PR_PIF11                         EXTI_PR_PIF11_Mask
#define EXTI_PR_PIF12_Pos                     ((uint32_t)12)                    /* Pending interrupt flag on line 12 */
#define EXTI_PR_PIF12_Mask                    (((uint32_t)0x01) << 12)
#define EXTI_PR_PIF12                         EXTI_PR_PIF12_Mask
#define EXTI_PR_PIF13_Pos                     ((uint32_t)13)                    /* Pending interrupt flag on line 13 */
#define EXTI_PR_PIF13_Mask                    (((uint32_t)0x01) << 13)
#define EXTI_PR_PIF13                         EXTI_PR_PIF13_Mask
#define EXTI_PR_PIF14_Pos                     ((uint32_t)14)                    /* Pending interrupt flag on line 14 */
#define EXTI_PR_PIF14_Mask                    (((uint32_t)0x01) << 14)
#define EXTI_PR_PIF14                         EXTI_PR_PIF14_Mask
#define EXTI_PR_PIF15_Pos                     ((uint32_t)15)                    /* Pending interrupt flag on line 15 */
#define EXTI_PR_PIF15_Mask                    (((uint32_t)0x01) << 15)
#define EXTI_PR_PIF15                         EXTI_PR_PIF15_Mask
#define EXTI_PR_PIF16_Pos                     ((uint32_t)16)                    /* Pending interrupt flag on line 16 */
#define EXTI_PR_PIF16_Mask                    (((uint32_t)0x01) << 16)
#define EXTI_PR_PIF16                         EXTI_PR_PIF16_Mask
#define EXTI_PR_PIF17_Pos                     ((uint32_t)17)                    /* Pending interrupt flag on line 17 */
#define EXTI_PR_PIF17_Mask                    (((uint32_t)0x01) << 17)
#define EXTI_PR_PIF17                         EXTI_PR_PIF17_Mask
#define EXTI_PR_PIF18_Pos                     ((uint32_t)18)                    /* Pending interrupt flag on line 18 */
#define EXTI_PR_PIF18_Mask                    (((uint32_t)0x01) << 18)
#define EXTI_PR_PIF18                         EXTI_PR_PIF18_Mask
#define EXTI_PR_PIF19_Pos                     ((uint32_t)19)                    /* Pending interrupt flag on line 19 */
#define EXTI_PR_PIF19_Mask                    (((uint32_t)0x01) << 19)
#define EXTI_PR_PIF19                         EXTI_PR_PIF19_Mask
#define EXTI_PR_PIF20_Pos                     ((uint32_t)20)                    /* Pending interrupt flag on line 20 */
#define EXTI_PR_PIF20_Mask                    (((uint32_t)0x01) << 20)
#define EXTI_PR_PIF20                         EXTI_PR_PIF20_Mask
#define EXTI_PR_PIF21_Pos                     ((uint32_t)21)                    /* Pending interrupt flag on line 21 */
#define EXTI_PR_PIF21_Mask                    (((uint32_t)0x01) << 21)
#define EXTI_PR_PIF21                         EXTI_PR_PIF21_Mask
#define EXTI_PR_PIF22_Pos                     ((uint32_t)22)                    /* Pending interrupt flag on line 22 */
#define EXTI_PR_PIF22_Mask                    (((uint32_t)0x01) << 22)
#define EXTI_PR_PIF22                         EXTI_PR_PIF22_Mask
#define EXTI_PR_PIF23_Pos                     ((uint32_t)23)                    /* Pending interrupt flag on line 23 */
#define EXTI_PR_PIF23_Mask                    (((uint32_t)0x01) << 23)
#define EXTI_PR_PIF23                         EXTI_PR_PIF23_Mask
#define EXTI_PR_PIF24_Pos                     ((uint32_t)24)                    /* Pending interrupt flag on line 24 */
#define EXTI_PR_PIF24_Mask                    (((uint32_t)0x01) << 24)
#define EXTI_PR_PIF24                         EXTI_PR_PIF24_Mask
#define EXTI_PR_PIF25_Pos                     ((uint32_t)25)                    /* Pending interrupt flag on line 25 */
#define EXTI_PR_PIF25_Mask                    (((uint32_t)0x01) << 25)
#define EXTI_PR_PIF25                         EXTI_PR_PIF25_Mask
#define EXTI_PR_PIF26_Pos                     ((uint32_t)26)                    /* Pending interrupt flag on line 26 */
#define EXTI_PR_PIF26_Mask                    (((uint32_t)0x01) << 26)
#define EXTI_PR_PIF26                         EXTI_PR_PIF26_Mask
#define EXTI_PR_PIF27_Pos                     ((uint32_t)27)                    /* Pending interrupt flag on line 27 */
#define EXTI_PR_PIF27_Mask                    (((uint32_t)0x01) << 27)
#define EXTI_PR_PIF27                         EXTI_PR_PIF27_Mask
#define EXTI_PR_PIF28_Pos                     ((uint32_t)28)                    /* Pending interrupt flag on line 28 */
#define EXTI_PR_PIF28_Mask                    (((uint32_t)0x01) << 28)
#define EXTI_PR_PIF28                         EXTI_PR_PIF28_Mask
#define EXTI_PR_PIF29_Pos                     ((uint32_t)29)                    /* Pending interrupt flag on line 29 */
#define EXTI_PR_PIF29_Mask                    (((uint32_t)0x01) << 29)
#define EXTI_PR_PIF29                         EXTI_PR_PIF29_Mask
#define EXTI_PR_PIF30_Pos                     ((uint32_t)30)                    /* Pending interrupt flag on line 30 */
#define EXTI_PR_PIF30_Mask                    (((uint32_t)0x01) << 30)
#define EXTI_PR_PIF30                         EXTI_PR_PIF30_Mask
#define EXTI_PR_PIF31_Pos                     ((uint32_t)31)                    /* Pending interrupt flag on line 31 */
#define EXTI_PR_PIF31_Mask                    (((uint32_t)0x01) << 31)
#define EXTI_PR_PIF31                         EXTI_PR_PIF31_Mask

/************************************* EXTI->IMR2  **************************************/
#define EXTI_IMR2_IM32_Pos                    ((uint32_t)0)                     /* Interrupt Mask on line 32 */
#define EXTI_IMR2_IM32_Mask                   (((uint32_t)0x01) << 0)
#define EXTI_IMR2_IM32                        EXTI_IMR2_IM32_Mask
#define EXTI_IMR2_IM33_Pos                    ((uint32_t)1)                     /* Interrupt Mask on line 33 */
#define EXTI_IMR2_IM33_Mask                   (((uint32_t)0x01) << 1)
#define EXTI_IMR2_IM33                        EXTI_IMR2_IM33_Mask
#define EXTI_IMR2_IM34_Pos                    ((uint32_t)2)                     /* Interrupt Mask on line 34 */
#define EXTI_IMR2_IM34_Mask                   (((uint32_t)0x01) << 2)
#define EXTI_IMR2_IM34                        EXTI_IMR2_IM34_Mask
#define EXTI_IMR2_IM35_Pos                    ((uint32_t)3)                     /* Interrupt Mask on line 35 */
#define EXTI_IMR2_IM35_Mask                   (((uint32_t)0x01) << 3)
#define EXTI_IMR2_IM35                        EXTI_IMR2_IM35_Mask

/************************************* EXTI->EMR2  **************************************/
#define EXTI_EMR2_EM32_Pos                    ((uint32_t)0)                     /* Event Mask on line 32 */
#define EXTI_EMR2_EM32_Mask                   (((uint32_t)0x01) << 0)
#define EXTI_EMR2_EM32                        EXTI_EMR2_EM32_Mask
#define EXTI_EMR2_EM33_Pos                    ((uint32_t)1)                     /* Event Mask on line 33 */
#define EXTI_EMR2_EM33_Mask                   (((uint32_t)0x01) << 1)
#define EXTI_EMR2_EM33                        EXTI_EMR2_EM33_Mask
#define EXTI_EMR2_EM34_Pos                    ((uint32_t)2)                     /* Event Mask on line 34 */
#define EXTI_EMR2_EM34_Mask                   (((uint32_t)0x01) << 2)
#define EXTI_EMR2_EM34                        EXTI_EMR2_EM34_Mask
#define EXTI_EMR2_EM35_Pos                    ((uint32_t)3)                     /* Event Mask on line 35 */
#define EXTI_EMR2_EM35_Mask                   (((uint32_t)0x01) << 3)
#define EXTI_EMR2_EM35                        EXTI_EMR2_EM35_Mask

/************************************ EXTI->RTSR2  **************************************/
#define EXTI_RTSR2_RT32_Pos                   ((uint32_t)0)                     /* Rising trigger event configuration of line 32 */
#define EXTI_RTSR2_RT32_Mask                  (((uint32_t)0x01) << 0)
#define EXTI_RTSR2_RT32                       EXTI_RTSR2_RT32_Mask
#define EXTI_RTSR2_RT33_Pos                   ((uint32_t)1)                     /* Rising trigger event configuration of line 33 */
#define EXTI_RTSR2_RT33_Mask                  (((uint32_t)0x01) << 1)
#define EXTI_RTSR2_RT33                       EXTI_RTSR2_RT33_Mask
#define EXTI_RTSR2_RT34_Pos                   ((uint32_t)2)                     /* Rising trigger event configuration of line 34 */
#define EXTI_RTSR2_RT34_Mask                  (((uint32_t)0x01) << 2)
#define EXTI_RTSR2_RT34                       EXTI_RTSR2_RT34_Mask
#define EXTI_RTSR2_RT35_Pos                   ((uint32_t)3)                     /* Rising trigger event configuration of line 35 */
#define EXTI_RTSR2_RT35_Mask                  (((uint32_t)0x01) << 3)
#define EXTI_RTSR2_RT35                       EXTI_RTSR2_RT35_Mask

/************************************ EXTI->FTSR2  **************************************/
#define EXTI_FTSR2_FT32_Pos                   ((uint32_t)0)                     /* Falling trigger event configuration of line 32 */
#define EXTI_FTSR2_FT32_Mask                  (((uint32_t)0x01) << 0)
#define EXTI_FTSR2_FT32                       EXTI_FTSR2_FT32_Mask
#define EXTI_FTSR2_FT33_Pos                   ((uint32_t)1)                     /* Falling trigger event configuration of line 33 */
#define EXTI_FTSR2_FT33_Mask                  (((uint32_t)0x01) << 1)
#define EXTI_FTSR2_FT33                       EXTI_FTSR2_FT33_Mask
#define EXTI_FTSR2_FT34_Pos                   ((uint32_t)2)                     /* Falling trigger event configuration of line 34 */
#define EXTI_FTSR2_FT34_Mask                  (((uint32_t)0x01) << 2)
#define EXTI_FTSR2_FT34                       EXTI_FTSR2_FT34_Mask
#define EXTI_FTSR2_FT35_Pos                   ((uint32_t)3)                     /* Falling trigger event configuration of line 35 */
#define EXTI_FTSR2_FT35_Mask                  (((uint32_t)0x01) << 3)
#define EXTI_FTSR2_FT35                       EXTI_FTSR2_FT35_Mask

/************************************ EXTI->SWIER2  *************************************/
#define EXTI_SWIER2_SWIER32_Pos               ((uint32_t)0)                     /* Software Interrupt on line 32 */
#define EXTI_SWIER2_SWIER32_Mask              (((uint32_t)0x01) << 0)
#define EXTI_SWIER2_SWIER32                   EXTI_SWIER2_SWIER32_Mask
#define EXTI_SWIER2_SWIER33_Pos               ((uint32_t)1)                     /* Software Interrupt on line 33 */
#define EXTI_SWIER2_SWIER33_Mask              (((uint32_t)0x01) << 1)
#define EXTI_SWIER2_SWIER33                   EXTI_SWIER2_SWIER33_Mask
#define EXTI_SWIER2_SWIER34_Pos               ((uint32_t)2)                     /* Software Interrupt on line 34 */
#define EXTI_SWIER2_SWIER34_Mask              (((uint32_t)0x01) << 2)
#define EXTI_SWIER2_SWIER34                   EXTI_SWIER2_SWIER34_Mask
#define EXTI_SWIER2_SWIER35_Pos               ((uint32_t)3)                     /* Software Interrupt on line 35 */
#define EXTI_SWIER2_SWIER35_Mask              (((uint32_t)0x01) << 3)
#define EXTI_SWIER2_SWIER35                   EXTI_SWIER2_SWIER35_Mask

/************************************* EXTI->PR2  ***************************************/
#define EXTI_PR2_PIF32_Pos                    ((uint32_t)0)                     /* Pending interrupt flag on line 32 */
#define EXTI_PR2_PIF32_Mask                   (((uint32_t)0x01) << 0)
#define EXTI_PR2_PIF32                        EXTI_PR2_PIF32_Mask
#define EXTI_PR2_PIF33_Pos                    ((uint32_t)1)                     /* Pending interrupt flag on line 33 */
#define EXTI_PR2_PIF33_Mask                   (((uint32_t)0x01) << 1)
#define EXTI_PR2_PIF33                        EXTI_PR2_PIF33_Mask
#define EXTI_PR2_PIF34_Pos                    ((uint32_t)2)                     /* Pending interrupt flag on line 34 */
#define EXTI_PR2_PIF34_Mask                   (((uint32_t)0x01) << 2)
#define EXTI_PR2_PIF34                        EXTI_PR2_PIF34_Mask
#define EXTI_PR2_PIF35_Pos                    ((uint32_t)3)                     /* Pending interrupt flag on line 35 */
#define EXTI_PR2_PIF35_Mask                   (((uint32_t)0x01) << 3)
#define EXTI_PR2_PIF35                        EXTI_PR2_PIF35_Mask

/*****************************************************************************************
*                                     Peripheral I2C                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR1;                    /* Control register 1 */
  __IO uint32_t CR2;                    /* Control register 2 */
  __IO uint32_t OAR1;                   /* Own address register 1 */
  __IO uint32_t OAR2;                   /* Own address register 2 */
  __IO uint32_t TIMINGR;                /* Timing register */
  __IO uint32_t TIMEOUTR;               /* Status register 1 */
  __IO uint32_t ISR;                    /* Interrupt and Status register */
  __O  uint32_t ICR;                    /* Interrupt clear register */
  __I  uint32_t PECR;                   /* PEC register */
  __I  uint32_t RXDR;                   /* Receive data register */
  __IO uint32_t TXDR;                   /* Transmit data register */
}I2C_TypeDef;

/************************************** I2C->CR1  ***************************************/
#define I2C_CR1_PE_Pos                        ((uint32_t)0)                     /* Peripheral enable */
#define I2C_CR1_PE_Mask                       (((uint32_t)0x01) << 0)
#define I2C_CR1_PE                            I2C_CR1_PE_Mask
#define I2C_CR1_TXIE_Pos                      ((uint32_t)1)                     /* TX Interrupt enable */
#define I2C_CR1_TXIE_Mask                     (((uint32_t)0x01) << 1)
#define I2C_CR1_TXIE                          I2C_CR1_TXIE_Mask
#define I2C_CR1_RXIE_Pos                      ((uint32_t)2)                     /* RX Interrupt enable */
#define I2C_CR1_RXIE_Mask                     (((uint32_t)0x01) << 2)
#define I2C_CR1_RXIE                          I2C_CR1_RXIE_Mask
#define I2C_CR1_ADDRIE_Pos                    ((uint32_t)3)                     /* Address match interrupt enable (slave only) */
#define I2C_CR1_ADDRIE_Mask                   (((uint32_t)0x01) << 3)
#define I2C_CR1_ADDRIE                        I2C_CR1_ADDRIE_Mask
#define I2C_CR1_NACKIE_Pos                    ((uint32_t)4)                     /* Not acknowledge received interrupt enable */
#define I2C_CR1_NACKIE_Mask                   (((uint32_t)0x01) << 4)
#define I2C_CR1_NACKIE                        I2C_CR1_NACKIE_Mask
#define I2C_CR1_STOPIE_Pos                    ((uint32_t)5)                     /* STOP detection Interrupt enable */
#define I2C_CR1_STOPIE_Mask                   (((uint32_t)0x01) << 5)
#define I2C_CR1_STOPIE                        I2C_CR1_STOPIE_Mask
#define I2C_CR1_TCIE_Pos                      ((uint32_t)6)                     /* Transfer Complete interrupt enable */
#define I2C_CR1_TCIE_Mask                     (((uint32_t)0x01) << 6)
#define I2C_CR1_TCIE                          I2C_CR1_TCIE_Mask
#define I2C_CR1_ERRIE_Pos                     ((uint32_t)7)                     /* Error interrupts enable */
#define I2C_CR1_ERRIE_Mask                    (((uint32_t)0x01) << 7)
#define I2C_CR1_ERRIE                         I2C_CR1_ERRIE_Mask
#define I2C_CR1_DNF_Pos                       ((uint32_t)8)                     /* Digital noise filter */
#define I2C_CR1_DNF_Mask                      (((uint32_t)0x0F) << 8)
#define I2C_CR1_DNF                           I2C_CR1_DNF_Mask
#define I2C_CR1_DNF_0                         (((uint32_t)0x1 << I2C_CR1_DNF_Pos))
#define I2C_CR1_DNF_1                         (((uint32_t)0x2 << I2C_CR1_DNF_Pos))
#define I2C_CR1_DNF_2                         (((uint32_t)0x4 << I2C_CR1_DNF_Pos))
#define I2C_CR1_DNF_3                         (((uint32_t)0x8 << I2C_CR1_DNF_Pos))
#define I2C_CR1_ANFOFF_Pos                    ((uint32_t)12)                    /* Analog noise filter OFF */
#define I2C_CR1_ANFOFF_Mask                   (((uint32_t)0x01) << 12)
#define I2C_CR1_ANFOFF                        I2C_CR1_ANFOFF_Mask
#define I2C_CR1_TXDMAEN_Pos                   ((uint32_t)14)                    /* DMA transmission requests enable */
#define I2C_CR1_TXDMAEN_Mask                  (((uint32_t)0x01) << 14)
#define I2C_CR1_TXDMAEN                       I2C_CR1_TXDMAEN_Mask
#define I2C_CR1_RXDMAEN_Pos                   ((uint32_t)15)                    /* DMA reception requests enable */
#define I2C_CR1_RXDMAEN_Mask                  (((uint32_t)0x01) << 15)
#define I2C_CR1_RXDMAEN                       I2C_CR1_RXDMAEN_Mask
#define I2C_CR1_SBC_Pos                       ((uint32_t)16)                    /* Slave byte control */
#define I2C_CR1_SBC_Mask                      (((uint32_t)0x01) << 16)
#define I2C_CR1_SBC                           I2C_CR1_SBC_Mask
#define I2C_CR1_NOSTRETCH_Pos                 ((uint32_t)17)                    /* Clock stretching disable */
#define I2C_CR1_NOSTRETCH_Mask                (((uint32_t)0x01) << 17)
#define I2C_CR1_NOSTRETCH                     I2C_CR1_NOSTRETCH_Mask
#define I2C_CR1_WUPEN_Pos                     ((uint32_t)18)                    /* Wakeup from STOP enable */
#define I2C_CR1_WUPEN_Mask                    (((uint32_t)0x01) << 18)
#define I2C_CR1_WUPEN                         I2C_CR1_WUPEN_Mask
#define I2C_CR1_GCEN_Pos                      ((uint32_t)19)                    /* General call enable */
#define I2C_CR1_GCEN_Mask                     (((uint32_t)0x01) << 19)
#define I2C_CR1_GCEN                          I2C_CR1_GCEN_Mask
#define I2C_CR1_SMBHEN_Pos                    ((uint32_t)20)                    /* SMBus Host address enable */
#define I2C_CR1_SMBHEN_Mask                   (((uint32_t)0x01) << 20)
#define I2C_CR1_SMBHEN                        I2C_CR1_SMBHEN_Mask
#define I2C_CR1_SMBDEN_Pos                    ((uint32_t)21)                    /* SMBus Device Default address enable */
#define I2C_CR1_SMBDEN_Mask                   (((uint32_t)0x01) << 21)
#define I2C_CR1_SMBDEN                        I2C_CR1_SMBDEN_Mask
#define I2C_CR1_ALERTEN_Pos                   ((uint32_t)22)                    /* SMBUS alert enable */
#define I2C_CR1_ALERTEN_Mask                  (((uint32_t)0x01) << 22)
#define I2C_CR1_ALERTEN                       I2C_CR1_ALERTEN_Mask
#define I2C_CR1_PECEN_Pos                     ((uint32_t)23)                    /* PEC enable */
#define I2C_CR1_PECEN_Mask                    (((uint32_t)0x01) << 23)
#define I2C_CR1_PECEN                         I2C_CR1_PECEN_Mask
#define I2C_CR1_SWAP_Pos                      ((uint32_t)31)                    /* swap pin */
#define I2C_CR1_SWAP_Mask                     (((uint32_t)0x01) << 31)
#define I2C_CR1_SWAP                          I2C_CR1_SWAP_Mask

/************************************** I2C->CR2  ***************************************/
#define I2C_CR2_PECBYTE_Pos                   ((uint32_t)26)                    /* Packet error checking byte */
#define I2C_CR2_PECBYTE_Mask                  (((uint32_t)0x01) << 26)
#define I2C_CR2_PECBYTE                       I2C_CR2_PECBYTE_Mask
#define I2C_CR2_AUTOEND_Pos                   ((uint32_t)25)                    /* Automatic end mode (master mode) */
#define I2C_CR2_AUTOEND_Mask                  (((uint32_t)0x01) << 25)
#define I2C_CR2_AUTOEND                       I2C_CR2_AUTOEND_Mask
#define I2C_CR2_RELOAD_Pos                    ((uint32_t)24)                    /* NBYTES reload mode */
#define I2C_CR2_RELOAD_Mask                   (((uint32_t)0x01) << 24)
#define I2C_CR2_RELOAD                        I2C_CR2_RELOAD_Mask
#define I2C_CR2_NBYTES_Pos                    ((uint32_t)16)                    /* Number of bytes */
#define I2C_CR2_NBYTES_Mask                   (((uint32_t)0xFF) << 16)
#define I2C_CR2_NBYTES                        I2C_CR2_NBYTES_Mask
#define I2C_CR2_NBYTES_0                      (((uint32_t)0x1 << I2C_CR2_NBYTES_Pos))
#define I2C_CR2_NBYTES_1                      (((uint32_t)0x2 << I2C_CR2_NBYTES_Pos))
#define I2C_CR2_NBYTES_2                      (((uint32_t)0x4 << I2C_CR2_NBYTES_Pos))
#define I2C_CR2_NBYTES_3                      (((uint32_t)0x8 << I2C_CR2_NBYTES_Pos))
#define I2C_CR2_NBYTES_4                      (((uint32_t)0x10 << I2C_CR2_NBYTES_Pos))
#define I2C_CR2_NBYTES_5                      (((uint32_t)0x20 << I2C_CR2_NBYTES_Pos))
#define I2C_CR2_NBYTES_6                      (((uint32_t)0x40 << I2C_CR2_NBYTES_Pos))
#define I2C_CR2_NBYTES_7                      (((uint32_t)0x80 << I2C_CR2_NBYTES_Pos))
#define I2C_CR2_NACK_Pos                      ((uint32_t)15)                    /* NACK generation (slave mode) */
#define I2C_CR2_NACK_Mask                     (((uint32_t)0x01) << 15)
#define I2C_CR2_NACK                          I2C_CR2_NACK_Mask
#define I2C_CR2_STOP_Pos                      ((uint32_t)14)                    /* Stop generation (master mode) */
#define I2C_CR2_STOP_Mask                     (((uint32_t)0x01) << 14)
#define I2C_CR2_STOP                          I2C_CR2_STOP_Mask
#define I2C_CR2_START_Pos                     ((uint32_t)13)                    /* Start generation */
#define I2C_CR2_START_Mask                    (((uint32_t)0x01) << 13)
#define I2C_CR2_START                         I2C_CR2_START_Mask
#define I2C_CR2_HEAD10R_Pos                   ((uint32_t)12)                    /* 10-bit address header only read direction (master receiver mode) */
#define I2C_CR2_HEAD10R_Mask                  (((uint32_t)0x01) << 12)
#define I2C_CR2_HEAD10R                       I2C_CR2_HEAD10R_Mask
#define I2C_CR2_ADD10_Pos                     ((uint32_t)11)                    /* 10-bit addressing mode (master mode) */
#define I2C_CR2_ADD10_Mask                    (((uint32_t)0x01) << 11)
#define I2C_CR2_ADD10                         I2C_CR2_ADD10_Mask
#define I2C_CR2_RD_WRN_Pos                    ((uint32_t)10)                    /* Transfer direction (master mode) */
#define I2C_CR2_RD_WRN_Mask                   (((uint32_t)0x01) << 10)
#define I2C_CR2_RD_WRN                        I2C_CR2_RD_WRN_Mask
#define I2C_CR2_SADD_Pos                      ((uint32_t)0)                     /* Slave address (master mode) */
#define I2C_CR2_SADD_Mask                     (((uint32_t)0x03FF) << 0)
#define I2C_CR2_SADD                          I2C_CR2_SADD_Mask
#define I2C_CR2_SADD_0                        (((uint32_t)0x1))
#define I2C_CR2_SADD_1                        (((uint32_t)0x2))
#define I2C_CR2_SADD_2                        (((uint32_t)0x4))
#define I2C_CR2_SADD_3                        (((uint32_t)0x8))
#define I2C_CR2_SADD_4                        (((uint32_t)0x10))
#define I2C_CR2_SADD_5                        (((uint32_t)0x20))
#define I2C_CR2_SADD_6                        (((uint32_t)0x40))
#define I2C_CR2_SADD_7                        (((uint32_t)0x80))
#define I2C_CR2_SADD_8                        (((uint32_t)0x100))
#define I2C_CR2_SADD_9                        (((uint32_t)0x200))

/************************************* I2C->OAR1  ***************************************/
#define I2C_OAR1_OA1_0_Pos                    ((uint32_t)0)                     /* Interface address */
#define I2C_OAR1_OA1_0_Mask                   (((uint32_t)0x01) << 0)
#define I2C_OAR1_OA1_0                        I2C_OAR1_OA1_0_Mask
#define I2C_OAR1_OA1_1_Pos                    ((uint32_t)1)                     /* Interface address */
#define I2C_OAR1_OA1_1_Mask                   (((uint32_t)0x7F) << 1)
#define I2C_OAR1_OA1_1                        I2C_OAR1_OA1_1_Mask
#define I2C_OAR1_OA1_1_0                      (((uint32_t)0x1 << I2C_OAR1_OA1_1_Pos))
#define I2C_OAR1_OA1_1_1                      (((uint32_t)0x2 << I2C_OAR1_OA1_1_Pos))
#define I2C_OAR1_OA1_1_2                      (((uint32_t)0x4 << I2C_OAR1_OA1_1_Pos))
#define I2C_OAR1_OA1_1_3                      (((uint32_t)0x8 << I2C_OAR1_OA1_1_Pos))
#define I2C_OAR1_OA1_1_4                      (((uint32_t)0x10 << I2C_OAR1_OA1_1_Pos))
#define I2C_OAR1_OA1_1_5                      (((uint32_t)0x20 << I2C_OAR1_OA1_1_Pos))
#define I2C_OAR1_OA1_1_6                      (((uint32_t)0x40 << I2C_OAR1_OA1_1_Pos))
#define I2C_OAR1_OA1_8_Pos                    ((uint32_t)8)                     /* Interface address */
#define I2C_OAR1_OA1_8_Mask                   (((uint32_t)0x03) << 8)
#define I2C_OAR1_OA1_8                        I2C_OAR1_OA1_8_Mask
#define I2C_OAR1_OA1_8_0                      (((uint32_t)0x1 << I2C_OAR1_OA1_8_Pos))
#define I2C_OAR1_OA1_8_1                      (((uint32_t)0x2 << I2C_OAR1_OA1_8_Pos))
#define I2C_OAR1_OA1MODE_Pos                  ((uint32_t)10)                    /* Own Address 1 10-bit mode */
#define I2C_OAR1_OA1MODE_Mask                 (((uint32_t)0x01) << 10)
#define I2C_OAR1_OA1MODE                      I2C_OAR1_OA1MODE_Mask
#define I2C_OAR1_OA1EN_Pos                    ((uint32_t)15)                    /* Own Address 1 enable */
#define I2C_OAR1_OA1EN_Mask                   (((uint32_t)0x01) << 15)
#define I2C_OAR1_OA1EN                        I2C_OAR1_OA1EN_Mask

/************************************* I2C->OAR2  ***************************************/
#define I2C_OAR2_OA2_Pos                      ((uint32_t)1)                     /* Interface address */
#define I2C_OAR2_OA2_Mask                     (((uint32_t)0x7F) << 1)
#define I2C_OAR2_OA2                          I2C_OAR2_OA2_Mask
#define I2C_OAR2_OA2_0                        (((uint32_t)0x1 << I2C_OAR2_OA2_Pos))
#define I2C_OAR2_OA2_1                        (((uint32_t)0x2 << I2C_OAR2_OA2_Pos))
#define I2C_OAR2_OA2_2                        (((uint32_t)0x4 << I2C_OAR2_OA2_Pos))
#define I2C_OAR2_OA2_3                        (((uint32_t)0x8 << I2C_OAR2_OA2_Pos))
#define I2C_OAR2_OA2_4                        (((uint32_t)0x10 << I2C_OAR2_OA2_Pos))
#define I2C_OAR2_OA2_5                        (((uint32_t)0x20 << I2C_OAR2_OA2_Pos))
#define I2C_OAR2_OA2_6                        (((uint32_t)0x40 << I2C_OAR2_OA2_Pos))
#define I2C_OAR2_OA2MSK_Pos                   ((uint32_t)8)                     /* Own Address 2 masks */
#define I2C_OAR2_OA2MSK_Mask                  (((uint32_t)0x07) << 8)
#define I2C_OAR2_OA2MSK                       I2C_OAR2_OA2MSK_Mask
#define I2C_OAR2_OA2MSK_0                     (((uint32_t)0x1 << I2C_OAR2_OA2MSK_Pos))
#define I2C_OAR2_OA2MSK_1                     (((uint32_t)0x2 << I2C_OAR2_OA2MSK_Pos))
#define I2C_OAR2_OA2MSK_2                     (((uint32_t)0x4 << I2C_OAR2_OA2MSK_Pos))
#define I2C_OAR2_OA2EN_Pos                    ((uint32_t)15)                    /* Own Address 2 enable */
#define I2C_OAR2_OA2EN_Mask                   (((uint32_t)0x01) << 15)
#define I2C_OAR2_OA2EN                        I2C_OAR2_OA2EN_Mask

/************************************ I2C->TIMINGR  *************************************/
#define I2C_TIMINGR_SCLL_Pos                  ((uint32_t)0)                     /* SCL low period (master mode) */
#define I2C_TIMINGR_SCLL_Mask                 (((uint32_t)0xFF) << 0)
#define I2C_TIMINGR_SCLL                      I2C_TIMINGR_SCLL_Mask
#define I2C_TIMINGR_SCLL_0                    (((uint32_t)0x1))
#define I2C_TIMINGR_SCLL_1                    (((uint32_t)0x2))
#define I2C_TIMINGR_SCLL_2                    (((uint32_t)0x4))
#define I2C_TIMINGR_SCLL_3                    (((uint32_t)0x8))
#define I2C_TIMINGR_SCLL_4                    (((uint32_t)0x10))
#define I2C_TIMINGR_SCLL_5                    (((uint32_t)0x20))
#define I2C_TIMINGR_SCLL_6                    (((uint32_t)0x40))
#define I2C_TIMINGR_SCLL_7                    (((uint32_t)0x80))
#define I2C_TIMINGR_SCLH_Pos                  ((uint32_t)8)                     /* SCL high period (master mode) */
#define I2C_TIMINGR_SCLH_Mask                 (((uint32_t)0xFF) << 8)
#define I2C_TIMINGR_SCLH                      I2C_TIMINGR_SCLH_Mask
#define I2C_TIMINGR_SCLH_0                    (((uint32_t)0x1 << I2C_TIMINGR_SCLH_Pos))
#define I2C_TIMINGR_SCLH_1                    (((uint32_t)0x2 << I2C_TIMINGR_SCLH_Pos))
#define I2C_TIMINGR_SCLH_2                    (((uint32_t)0x4 << I2C_TIMINGR_SCLH_Pos))
#define I2C_TIMINGR_SCLH_3                    (((uint32_t)0x8 << I2C_TIMINGR_SCLH_Pos))
#define I2C_TIMINGR_SCLH_4                    (((uint32_t)0x10 << I2C_TIMINGR_SCLH_Pos))
#define I2C_TIMINGR_SCLH_5                    (((uint32_t)0x20 << I2C_TIMINGR_SCLH_Pos))
#define I2C_TIMINGR_SCLH_6                    (((uint32_t)0x40 << I2C_TIMINGR_SCLH_Pos))
#define I2C_TIMINGR_SCLH_7                    (((uint32_t)0x80 << I2C_TIMINGR_SCLH_Pos))
#define I2C_TIMINGR_SDADEL_Pos                ((uint32_t)16)                    /* Data hold time */
#define I2C_TIMINGR_SDADEL_Mask               (((uint32_t)0x0F) << 16)
#define I2C_TIMINGR_SDADEL                    I2C_TIMINGR_SDADEL_Mask
#define I2C_TIMINGR_SDADEL_0                  (((uint32_t)0x1 << I2C_TIMINGR_SDADEL_Pos))
#define I2C_TIMINGR_SDADEL_1                  (((uint32_t)0x2 << I2C_TIMINGR_SDADEL_Pos))
#define I2C_TIMINGR_SDADEL_2                  (((uint32_t)0x4 << I2C_TIMINGR_SDADEL_Pos))
#define I2C_TIMINGR_SDADEL_3                  (((uint32_t)0x8 << I2C_TIMINGR_SDADEL_Pos))
#define I2C_TIMINGR_SCLDEL_Pos                ((uint32_t)20)                    /* Data setup time */
#define I2C_TIMINGR_SCLDEL_Mask               (((uint32_t)0x0F) << 20)
#define I2C_TIMINGR_SCLDEL                    I2C_TIMINGR_SCLDEL_Mask
#define I2C_TIMINGR_SCLDEL_0                  (((uint32_t)0x1 << I2C_TIMINGR_SCLDEL_Pos))
#define I2C_TIMINGR_SCLDEL_1                  (((uint32_t)0x2 << I2C_TIMINGR_SCLDEL_Pos))
#define I2C_TIMINGR_SCLDEL_2                  (((uint32_t)0x4 << I2C_TIMINGR_SCLDEL_Pos))
#define I2C_TIMINGR_SCLDEL_3                  (((uint32_t)0x8 << I2C_TIMINGR_SCLDEL_Pos))
#define I2C_TIMINGR_PRESC_Pos                 ((uint32_t)28)                    /* Timing prescaler */
#define I2C_TIMINGR_PRESC_Mask                (((uint32_t)0x0F) << 28)
#define I2C_TIMINGR_PRESC                     I2C_TIMINGR_PRESC_Mask
#define I2C_TIMINGR_PRESC_0                   (((uint32_t)0x1 << I2C_TIMINGR_PRESC_Pos))
#define I2C_TIMINGR_PRESC_1                   (((uint32_t)0x2 << I2C_TIMINGR_PRESC_Pos))
#define I2C_TIMINGR_PRESC_2                   (((uint32_t)0x4 << I2C_TIMINGR_PRESC_Pos))
#define I2C_TIMINGR_PRESC_3                   (((uint32_t)0x8 << I2C_TIMINGR_PRESC_Pos))

/*********************************** I2C->TIMEOUTR  *************************************/
#define I2C_TIMEOUTR_TIMEOUTA_Pos             ((uint32_t)0)                     /* Bus timeout A */
#define I2C_TIMEOUTR_TIMEOUTA_Mask            (((uint32_t)0x0FFF) << 0)
#define I2C_TIMEOUTR_TIMEOUTA                 I2C_TIMEOUTR_TIMEOUTA_Mask
#define I2C_TIMEOUTR_TIMEOUTA_0               (((uint32_t)0x1))
#define I2C_TIMEOUTR_TIMEOUTA_1               (((uint32_t)0x2))
#define I2C_TIMEOUTR_TIMEOUTA_2               (((uint32_t)0x4))
#define I2C_TIMEOUTR_TIMEOUTA_3               (((uint32_t)0x8))
#define I2C_TIMEOUTR_TIMEOUTA_4               (((uint32_t)0x10))
#define I2C_TIMEOUTR_TIMEOUTA_5               (((uint32_t)0x20))
#define I2C_TIMEOUTR_TIMEOUTA_6               (((uint32_t)0x40))
#define I2C_TIMEOUTR_TIMEOUTA_7               (((uint32_t)0x80))
#define I2C_TIMEOUTR_TIMEOUTA_8               (((uint32_t)0x100))
#define I2C_TIMEOUTR_TIMEOUTA_9               (((uint32_t)0x200))
#define I2C_TIMEOUTR_TIMEOUTA_10              (((uint32_t)0x400))
#define I2C_TIMEOUTR_TIMEOUTA_11              (((uint32_t)0x800))
#define I2C_TIMEOUTR_TIDLE_Pos                ((uint32_t)12)                    /* Idle clock timeout detection */
#define I2C_TIMEOUTR_TIDLE_Mask               (((uint32_t)0x01) << 12)
#define I2C_TIMEOUTR_TIDLE                    I2C_TIMEOUTR_TIDLE_Mask
#define I2C_TIMEOUTR_TIMOUTEN_Pos             ((uint32_t)15)                    /* Clock timeout enable */
#define I2C_TIMEOUTR_TIMOUTEN_Mask            (((uint32_t)0x01) << 15)
#define I2C_TIMEOUTR_TIMOUTEN                 I2C_TIMEOUTR_TIMOUTEN_Mask
#define I2C_TIMEOUTR_TIMEOUTB_Pos             ((uint32_t)16)                    /* Bus timeout B */
#define I2C_TIMEOUTR_TIMEOUTB_Mask            (((uint32_t)0x0FFF) << 16)
#define I2C_TIMEOUTR_TIMEOUTB                 I2C_TIMEOUTR_TIMEOUTB_Mask
#define I2C_TIMEOUTR_TIMEOUTB_0               (((uint32_t)0x1 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_1               (((uint32_t)0x2 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_2               (((uint32_t)0x4 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_3               (((uint32_t)0x8 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_4               (((uint32_t)0x10 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_5               (((uint32_t)0x20 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_6               (((uint32_t)0x40 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_7               (((uint32_t)0x80 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_8               (((uint32_t)0x100 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_9               (((uint32_t)0x200 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_10              (((uint32_t)0x400 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TIMEOUTB_11              (((uint32_t)0x800 << I2C_TIMEOUTR_TIMEOUTB_Pos))
#define I2C_TIMEOUTR_TEXTEN_Pos               ((uint32_t)31)                    /* Extended clock timeout enable */
#define I2C_TIMEOUTR_TEXTEN_Mask              (((uint32_t)0x01) << 31)
#define I2C_TIMEOUTR_TEXTEN                   I2C_TIMEOUTR_TEXTEN_Mask

/************************************** I2C->ISR  ***************************************/
#define I2C_ISR_ADDCODE_Pos                   ((uint32_t)17)                    /* Address match code (Slave mode) */
#define I2C_ISR_ADDCODE_Mask                  (((uint32_t)0x7F) << 17)
#define I2C_ISR_ADDCODE                       I2C_ISR_ADDCODE_Mask
#define I2C_ISR_ADDCODE_0                     (((uint32_t)0x1 << I2C_ISR_ADDCODE_Pos))
#define I2C_ISR_ADDCODE_1                     (((uint32_t)0x2 << I2C_ISR_ADDCODE_Pos))
#define I2C_ISR_ADDCODE_2                     (((uint32_t)0x4 << I2C_ISR_ADDCODE_Pos))
#define I2C_ISR_ADDCODE_3                     (((uint32_t)0x8 << I2C_ISR_ADDCODE_Pos))
#define I2C_ISR_ADDCODE_4                     (((uint32_t)0x10 << I2C_ISR_ADDCODE_Pos))
#define I2C_ISR_ADDCODE_5                     (((uint32_t)0x20 << I2C_ISR_ADDCODE_Pos))
#define I2C_ISR_ADDCODE_6                     (((uint32_t)0x40 << I2C_ISR_ADDCODE_Pos))
#define I2C_ISR_DIR_Pos                       ((uint32_t)16)                    /* Transfer direction (Slave mode) */
#define I2C_ISR_DIR_Mask                      (((uint32_t)0x01) << 16)
#define I2C_ISR_DIR                           I2C_ISR_DIR_Mask
#define I2C_ISR_BUSY_Pos                      ((uint32_t)15)                    /* Bus busy */
#define I2C_ISR_BUSY_Mask                     (((uint32_t)0x01) << 15)
#define I2C_ISR_BUSY                          I2C_ISR_BUSY_Mask
#define I2C_ISR_ALERT_Pos                     ((uint32_t)13)                    /* SMBus alert */
#define I2C_ISR_ALERT_Mask                    (((uint32_t)0x01) << 13)
#define I2C_ISR_ALERT                         I2C_ISR_ALERT_Mask
#define I2C_ISR_TIMEOUT_Pos                   ((uint32_t)12)                    /* Timeout or t_low detection flag */
#define I2C_ISR_TIMEOUT_Mask                  (((uint32_t)0x01) << 12)
#define I2C_ISR_TIMEOUT                       I2C_ISR_TIMEOUT_Mask
#define I2C_ISR_PECERR_Pos                    ((uint32_t)11)                    /* PEC Error in reception */
#define I2C_ISR_PECERR_Mask                   (((uint32_t)0x01) << 11)
#define I2C_ISR_PECERR                        I2C_ISR_PECERR_Mask
#define I2C_ISR_OVR_Pos                       ((uint32_t)10)                    /* Overrun/Underrun (slave mode) */
#define I2C_ISR_OVR_Mask                      (((uint32_t)0x01) << 10)
#define I2C_ISR_OVR                           I2C_ISR_OVR_Mask
#define I2C_ISR_ARLO_Pos                      ((uint32_t)9)                     /* Arbitration lost */
#define I2C_ISR_ARLO_Mask                     (((uint32_t)0x01) << 9)
#define I2C_ISR_ARLO                          I2C_ISR_ARLO_Mask
#define I2C_ISR_BERR_Pos                      ((uint32_t)8)                     /* Bus error */
#define I2C_ISR_BERR_Mask                     (((uint32_t)0x01) << 8)
#define I2C_ISR_BERR                          I2C_ISR_BERR_Mask
#define I2C_ISR_TCR_Pos                       ((uint32_t)7)                     /* Transfer Complete Reload */
#define I2C_ISR_TCR_Mask                      (((uint32_t)0x01) << 7)
#define I2C_ISR_TCR                           I2C_ISR_TCR_Mask
#define I2C_ISR_TC_Pos                        ((uint32_t)6)                     /* Transfer Complete (master mode) */
#define I2C_ISR_TC_Mask                       (((uint32_t)0x01) << 6)
#define I2C_ISR_TC                            I2C_ISR_TC_Mask
#define I2C_ISR_STOPF_Pos                     ((uint32_t)5)                     /* Stop detection flag */
#define I2C_ISR_STOPF_Mask                    (((uint32_t)0x01) << 5)
#define I2C_ISR_STOPF                         I2C_ISR_STOPF_Mask
#define I2C_ISR_NACKF_Pos                     ((uint32_t)4)                     /* Not acknowledge received flag */
#define I2C_ISR_NACKF_Mask                    (((uint32_t)0x01) << 4)
#define I2C_ISR_NACKF                         I2C_ISR_NACKF_Mask
#define I2C_ISR_ADDR_Pos                      ((uint32_t)3)                     /* Address matched (slave mode) */
#define I2C_ISR_ADDR_Mask                     (((uint32_t)0x01) << 3)
#define I2C_ISR_ADDR                          I2C_ISR_ADDR_Mask
#define I2C_ISR_RXNE_Pos                      ((uint32_t)2)                     /* Receive data register not empty (receivers) */
#define I2C_ISR_RXNE_Mask                     (((uint32_t)0x01) << 2)
#define I2C_ISR_RXNE                          I2C_ISR_RXNE_Mask
#define I2C_ISR_TXIS_Pos                      ((uint32_t)1)                     /* Transmit interrupt status (transmitters) */
#define I2C_ISR_TXIS_Mask                     (((uint32_t)0x01) << 1)
#define I2C_ISR_TXIS                          I2C_ISR_TXIS_Mask
#define I2C_ISR_TXE_Pos                       ((uint32_t)0)                     /* Transmit data register empty (transmitters) */
#define I2C_ISR_TXE_Mask                      (((uint32_t)0x01) << 0)
#define I2C_ISR_TXE                           I2C_ISR_TXE_Mask

/************************************** I2C->ICR  ***************************************/
#define I2C_ICR_ALERTCF_Pos                   ((uint32_t)13)                    /* Alert flag clear */
#define I2C_ICR_ALERTCF_Mask                  (((uint32_t)0x01) << 13)
#define I2C_ICR_ALERTCF                       I2C_ICR_ALERTCF_Mask
#define I2C_ICR_TIMOUTCF_Pos                  ((uint32_t)12)                    /* Timeout detection flag clear */
#define I2C_ICR_TIMOUTCF_Mask                 (((uint32_t)0x01) << 12)
#define I2C_ICR_TIMOUTCF                      I2C_ICR_TIMOUTCF_Mask
#define I2C_ICR_PECCF_Pos                     ((uint32_t)11)                    /* PEC Error flag clear */
#define I2C_ICR_PECCF_Mask                    (((uint32_t)0x01) << 11)
#define I2C_ICR_PECCF                         I2C_ICR_PECCF_Mask
#define I2C_ICR_OVERCF_Pos                    ((uint32_t)10)                    /* Overrun/Underrun flag clear */
#define I2C_ICR_OVERCF_Mask                   (((uint32_t)0x01) << 10)
#define I2C_ICR_OVERCF                        I2C_ICR_OVERCF_Mask
#define I2C_ICR_ARLOCF_Pos                    ((uint32_t)9)                     /* Arbitration lost flag clear */
#define I2C_ICR_ARLOCF_Mask                   (((uint32_t)0x01) << 9)
#define I2C_ICR_ARLOCF                        I2C_ICR_ARLOCF_Mask
#define I2C_ICR_BERRCF_Pos                    ((uint32_t)8)                     /* Bus error flag clear */
#define I2C_ICR_BERRCF_Mask                   (((uint32_t)0x01) << 8)
#define I2C_ICR_BERRCF                        I2C_ICR_BERRCF_Mask
#define I2C_ICR_STOPCF_Pos                    ((uint32_t)5)                     /* Stop detection flag clear */
#define I2C_ICR_STOPCF_Mask                   (((uint32_t)0x01) << 5)
#define I2C_ICR_STOPCF                        I2C_ICR_STOPCF_Mask
#define I2C_ICR_NACKCF_Pos                    ((uint32_t)4)                     /* Not Acknowledge flag clear */
#define I2C_ICR_NACKCF_Mask                   (((uint32_t)0x01) << 4)
#define I2C_ICR_NACKCF                        I2C_ICR_NACKCF_Mask
#define I2C_ICR_ADDRCF_Pos                    ((uint32_t)3)                     /* Address Matched flag clear */
#define I2C_ICR_ADDRCF_Mask                   (((uint32_t)0x01) << 3)
#define I2C_ICR_ADDRCF                        I2C_ICR_ADDRCF_Mask

/************************************* I2C->PECR  ***************************************/
#define I2C_PECR_PEC_Pos                      ((uint32_t)0)                     /* Packet error checking register */
#define I2C_PECR_PEC_Mask                     (((uint32_t)0xFF) << 0)
#define I2C_PECR_PEC                          I2C_PECR_PEC_Mask
#define I2C_PECR_PEC_0                        (((uint32_t)0x1))
#define I2C_PECR_PEC_1                        (((uint32_t)0x2))
#define I2C_PECR_PEC_2                        (((uint32_t)0x4))
#define I2C_PECR_PEC_3                        (((uint32_t)0x8))
#define I2C_PECR_PEC_4                        (((uint32_t)0x10))
#define I2C_PECR_PEC_5                        (((uint32_t)0x20))
#define I2C_PECR_PEC_6                        (((uint32_t)0x40))
#define I2C_PECR_PEC_7                        (((uint32_t)0x80))

/************************************* I2C->RXDR  ***************************************/
#define I2C_RXDR_RXDATA_Pos                   ((uint32_t)0)                     /* 8-bit receive data */
#define I2C_RXDR_RXDATA_Mask                  (((uint32_t)0xFF) << 0)
#define I2C_RXDR_RXDATA                       I2C_RXDR_RXDATA_Mask
#define I2C_RXDR_RXDATA_0                     (((uint32_t)0x1))
#define I2C_RXDR_RXDATA_1                     (((uint32_t)0x2))
#define I2C_RXDR_RXDATA_2                     (((uint32_t)0x4))
#define I2C_RXDR_RXDATA_3                     (((uint32_t)0x8))
#define I2C_RXDR_RXDATA_4                     (((uint32_t)0x10))
#define I2C_RXDR_RXDATA_5                     (((uint32_t)0x20))
#define I2C_RXDR_RXDATA_6                     (((uint32_t)0x40))
#define I2C_RXDR_RXDATA_7                     (((uint32_t)0x80))

/************************************* I2C->TXDR  ***************************************/
#define I2C_TXDR_TXDATA_Pos                   ((uint32_t)0)                     /* 8-bit transmit data */
#define I2C_TXDR_TXDATA_Mask                  (((uint32_t)0xFF) << 0)
#define I2C_TXDR_TXDATA                       I2C_TXDR_TXDATA_Mask
#define I2C_TXDR_TXDATA_0                     (((uint32_t)0x1))
#define I2C_TXDR_TXDATA_1                     (((uint32_t)0x2))
#define I2C_TXDR_TXDATA_2                     (((uint32_t)0x4))
#define I2C_TXDR_TXDATA_3                     (((uint32_t)0x8))
#define I2C_TXDR_TXDATA_4                     (((uint32_t)0x10))
#define I2C_TXDR_TXDATA_5                     (((uint32_t)0x20))
#define I2C_TXDR_TXDATA_6                     (((uint32_t)0x40))
#define I2C_TXDR_TXDATA_7                     (((uint32_t)0x80))

/*****************************************************************************************
*                                     Peripheral IWDG                                    *
*****************************************************************************************/
typedef struct{
  __O  uint32_t KR;                     /* Key register */
  __IO uint32_t PR;                     /* Prescaler register */
  __IO uint32_t RLR;                    /* Reload register */
  __I  uint32_t SR;                     /* Status register */
  __IO uint32_t WINR;                   /* Window register */
}IWDG_TypeDef;

/************************************** IWDG->KR  ***************************************/
#define IWDG_KR_KEY_Pos                       ((uint32_t)0)                     /* Key value */
#define IWDG_KR_KEY_Mask                      (((uint32_t)0xFFFF) << 0)
#define IWDG_KR_KEY                           IWDG_KR_KEY_Mask

/************************************** IWDG->PR  ***************************************/
#define IWDG_PR_PR_Pos                        ((uint32_t)0)                     /* Prescaler divider */
#define IWDG_PR_PR_Mask                       (((uint32_t)0x07) << 0)
#define IWDG_PR_PR                            IWDG_PR_PR_Mask
#define IWDG_PR_PR_0                          (((uint32_t)0x1))
#define IWDG_PR_PR_1                          (((uint32_t)0x2))
#define IWDG_PR_PR_2                          (((uint32_t)0x4))

/************************************* IWDG->RLR  ***************************************/
#define IWDG_RLR_RL_Pos                       ((uint32_t)0)                     /* Watchdog counter reload value */
#define IWDG_RLR_RL_Mask                      (((uint32_t)0x0FFF) << 0)
#define IWDG_RLR_RL                           IWDG_RLR_RL_Mask
#define IWDG_RLR_RL_0                         (((uint32_t)0x1))
#define IWDG_RLR_RL_1                         (((uint32_t)0x2))
#define IWDG_RLR_RL_2                         (((uint32_t)0x4))
#define IWDG_RLR_RL_3                         (((uint32_t)0x8))
#define IWDG_RLR_RL_4                         (((uint32_t)0x10))
#define IWDG_RLR_RL_5                         (((uint32_t)0x20))
#define IWDG_RLR_RL_6                         (((uint32_t)0x40))
#define IWDG_RLR_RL_7                         (((uint32_t)0x80))
#define IWDG_RLR_RL_8                         (((uint32_t)0x100))
#define IWDG_RLR_RL_9                         (((uint32_t)0x200))
#define IWDG_RLR_RL_10                        (((uint32_t)0x400))
#define IWDG_RLR_RL_11                        (((uint32_t)0x800))

/************************************** IWDG->SR  ***************************************/
#define IWDG_SR_PVU_Pos                       ((uint32_t)0)                     /* Watchdog prescaler value update */
#define IWDG_SR_PVU_Mask                      (((uint32_t)0x01) << 0)
#define IWDG_SR_PVU                           IWDG_SR_PVU_Mask
#define IWDG_SR_RVU_Pos                       ((uint32_t)1)                     /* Watchdog counter reload value update */
#define IWDG_SR_RVU_Mask                      (((uint32_t)0x01) << 1)
#define IWDG_SR_RVU                           IWDG_SR_RVU_Mask
#define IWDG_SR_WVU_Pos                       ((uint32_t)2)                     /* Watchdog counter window value update */
#define IWDG_SR_WVU_Mask                      (((uint32_t)0x01) << 2)
#define IWDG_SR_WVU                           IWDG_SR_WVU_Mask

/************************************* IWDG->WINR  **************************************/
#define IWDG_WINR_WIN_Pos                     ((uint32_t)0)                     /* Watchdog counter window value */
#define IWDG_WINR_WIN_Mask                    (((uint32_t)0x0FFF) << 0)
#define IWDG_WINR_WIN                         IWDG_WINR_WIN_Mask
#define IWDG_WINR_WIN_0                       (((uint32_t)0x1))
#define IWDG_WINR_WIN_1                       (((uint32_t)0x2))
#define IWDG_WINR_WIN_2                       (((uint32_t)0x4))
#define IWDG_WINR_WIN_3                       (((uint32_t)0x8))
#define IWDG_WINR_WIN_4                       (((uint32_t)0x10))
#define IWDG_WINR_WIN_5                       (((uint32_t)0x20))
#define IWDG_WINR_WIN_6                       (((uint32_t)0x40))
#define IWDG_WINR_WIN_7                       (((uint32_t)0x80))
#define IWDG_WINR_WIN_8                       (((uint32_t)0x100))
#define IWDG_WINR_WIN_9                       (((uint32_t)0x200))
#define IWDG_WINR_WIN_10                      (((uint32_t)0x400))
#define IWDG_WINR_WIN_11                      (((uint32_t)0x800))

/*****************************************************************************************
*                                     Peripheral WWDG                                    *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR;                     /* Control register */
  __IO uint32_t CFR;                    /* Configuration register */
  __IO uint32_t SR;                     /* Status register */
}WWDG_TypeDef;

/************************************** WWDG->CR  ***************************************/
#define WWDG_CR_WDGA_Pos                      ((uint32_t)7)                     /* Activation bit */
#define WWDG_CR_WDGA_Mask                     (((uint32_t)0x01) << 7)
#define WWDG_CR_WDGA                          WWDG_CR_WDGA_Mask
#define WWDG_CR_T_Pos                         ((uint32_t)0)                     /* 7-bit counter */
#define WWDG_CR_T_Mask                        (((uint32_t)0x7F) << 0)
#define WWDG_CR_T                             WWDG_CR_T_Mask
#define WWDG_CR_T_0                           (((uint32_t)0x1))
#define WWDG_CR_T_1                           (((uint32_t)0x2))
#define WWDG_CR_T_2                           (((uint32_t)0x4))
#define WWDG_CR_T_3                           (((uint32_t)0x8))
#define WWDG_CR_T_4                           (((uint32_t)0x10))
#define WWDG_CR_T_5                           (((uint32_t)0x20))
#define WWDG_CR_T_6                           (((uint32_t)0x40))

/************************************* WWDG->CFR  ***************************************/
#define WWDG_CFR_EWI_Pos                      ((uint32_t)9)                     /* Early wakeup interrupt */
#define WWDG_CFR_EWI_Mask                     (((uint32_t)0x01) << 9)
#define WWDG_CFR_EWI                          WWDG_CFR_EWI_Mask
#define WWDG_CFR_WDGTB_Pos                    ((uint32_t)7)                     /* Timer base */
#define WWDG_CFR_WDGTB_Mask                   (((uint32_t)0x03) << 7)
#define WWDG_CFR_WDGTB                        WWDG_CFR_WDGTB_Mask
#define WWDG_CFR_WDGTB_0                      (((uint32_t)0x1 << WWDG_CFR_WDGTB_Pos))
#define WWDG_CFR_WDGTB_1                      (((uint32_t)0x2 << WWDG_CFR_WDGTB_Pos))
#define WWDG_CFR_W_Pos                        ((uint32_t)0)                     /* 7-bit window value */
#define WWDG_CFR_W_Mask                       (((uint32_t)0x7F) << 0)
#define WWDG_CFR_W                            WWDG_CFR_W_Mask
#define WWDG_CFR_W_0                          (((uint32_t)0x1))
#define WWDG_CFR_W_1                          (((uint32_t)0x2))
#define WWDG_CFR_W_2                          (((uint32_t)0x4))
#define WWDG_CFR_W_3                          (((uint32_t)0x8))
#define WWDG_CFR_W_4                          (((uint32_t)0x10))
#define WWDG_CFR_W_5                          (((uint32_t)0x20))
#define WWDG_CFR_W_6                          (((uint32_t)0x40))

/************************************** WWDG->SR  ***************************************/
#define WWDG_SR_EWIF_Pos                      ((uint32_t)0)                     /* Early wakeup interrupt flag */
#define WWDG_SR_EWIF_Mask                     (((uint32_t)0x01) << 0)
#define WWDG_SR_EWIF                          WWDG_SR_EWIF_Mask

/*****************************************************************************************
*                                     Peripheral TIM                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR1;                    /* control register 1 */
  __IO uint32_t CR2;                    /* control register 2 */
  __IO uint32_t SMCR;                   /* slave mode control register */
  __IO uint32_t DIER;                   /* DMA/Interrupt enable register */
  __IO uint32_t SR;                     /* status register */
  __O  uint32_t EGR;                    /* event generation register */
  union{
    __IO uint32_t CCMR1_Output;         /* capture/compare mode register (output mode) */
    __IO uint32_t CCMR1_Input;          /* capture/compare mode register 1 (input mode) */
  };
  union{
    __IO uint32_t CCMR2_Output;         /* capture/compare mode register (output mode) */
    __IO uint32_t CCMR2_Input;          /* capture/compare mode register 2 (input mode) */
  };
  __IO uint32_t CCER;                   /* capture/compare enable register */
  __IO uint32_t CNT;                    /* counter */
  __IO uint32_t PSC;                    /* prescaler */
  __IO uint32_t ARR;                    /* auto-reload register */
  __IO uint32_t RCR;                    /* repetition counter register */
  __IO uint32_t CCR1;                   /* capture/compare register 1 */
  __IO uint32_t CCR2;                   /* capture/compare register 2 */
  __IO uint32_t CCR3;                   /* capture/compare register 3 */
  __IO uint32_t CCR4;                   /* capture/compare register 4 */
  __IO uint32_t BDTR;                   /* break and dead-time register */
  __IO uint32_t DCR;                    /* DMA control register */
  __IO uint32_t DMAR;                   /* DMA address for full transfer */
  __IO uint32_t OR;                     /* option register */
}TIM_TypeDef;

/************************************** TIM->CR1  ***************************************/
#define TIM_CR1_CKD_Pos                       ((uint32_t)8)                     /* Clock division */
#define TIM_CR1_CKD_Mask                      (((uint32_t)0x03) << 8)
#define TIM_CR1_CKD                           TIM_CR1_CKD_Mask
#define TIM_CR1_CKD_0                         (((uint32_t)0x1 << TIM_CR1_CKD_Pos))
#define TIM_CR1_CKD_1                         (((uint32_t)0x2 << TIM_CR1_CKD_Pos))
#define TIM_CR1_ARPE_Pos                      ((uint32_t)7)                     /* Auto-reload preload enable */
#define TIM_CR1_ARPE_Mask                     (((uint32_t)0x01) << 7)
#define TIM_CR1_ARPE                          TIM_CR1_ARPE_Mask
#define TIM_CR1_CMS_Pos                       ((uint32_t)5)                     /* Center-aligned mode selection */
#define TIM_CR1_CMS_Mask                      (((uint32_t)0x03) << 5)
#define TIM_CR1_CMS                           TIM_CR1_CMS_Mask
#define TIM_CR1_CMS_0                         (((uint32_t)0x1 << TIM_CR1_CMS_Pos))
#define TIM_CR1_CMS_1                         (((uint32_t)0x2 << TIM_CR1_CMS_Pos))
#define TIM_CR1_DIR_Pos                       ((uint32_t)4)                     /* Direction */
#define TIM_CR1_DIR_Mask                      (((uint32_t)0x01) << 4)
#define TIM_CR1_DIR                           TIM_CR1_DIR_Mask
#define TIM_CR1_OPM_Pos                       ((uint32_t)3)                     /* One-pulse mode */
#define TIM_CR1_OPM_Mask                      (((uint32_t)0x01) << 3)
#define TIM_CR1_OPM                           TIM_CR1_OPM_Mask
#define TIM_CR1_URS_Pos                       ((uint32_t)2)                     /* Update request source */
#define TIM_CR1_URS_Mask                      (((uint32_t)0x01) << 2)
#define TIM_CR1_URS                           TIM_CR1_URS_Mask
#define TIM_CR1_UDIS_Pos                      ((uint32_t)1)                     /* Update disable */
#define TIM_CR1_UDIS_Mask                     (((uint32_t)0x01) << 1)
#define TIM_CR1_UDIS                          TIM_CR1_UDIS_Mask
#define TIM_CR1_CEN_Pos                       ((uint32_t)0)                     /* Counter enable */
#define TIM_CR1_CEN_Mask                      (((uint32_t)0x01) << 0)
#define TIM_CR1_CEN                           TIM_CR1_CEN_Mask

/************************************** TIM->CR2  ***************************************/
#define TIM_CR2_OIS4_Pos                      ((uint32_t)14)                    /* Output Idle state 4 */
#define TIM_CR2_OIS4_Mask                     (((uint32_t)0x01) << 14)
#define TIM_CR2_OIS4                          TIM_CR2_OIS4_Mask
#define TIM_CR2_OIS3N_Pos                     ((uint32_t)13)                    /* Output Idle state 3 */
#define TIM_CR2_OIS3N_Mask                    (((uint32_t)0x01) << 13)
#define TIM_CR2_OIS3N                         TIM_CR2_OIS3N_Mask
#define TIM_CR2_OIS3_Pos                      ((uint32_t)12)                    /* Output Idle state 3 */
#define TIM_CR2_OIS3_Mask                     (((uint32_t)0x01) << 12)
#define TIM_CR2_OIS3                          TIM_CR2_OIS3_Mask
#define TIM_CR2_OIS2N_Pos                     ((uint32_t)11)                    /* Output Idle state 2 */
#define TIM_CR2_OIS2N_Mask                    (((uint32_t)0x01) << 11)
#define TIM_CR2_OIS2N                         TIM_CR2_OIS2N_Mask
#define TIM_CR2_OIS2_Pos                      ((uint32_t)10)                    /* Output Idle state 2 */
#define TIM_CR2_OIS2_Mask                     (((uint32_t)0x01) << 10)
#define TIM_CR2_OIS2                          TIM_CR2_OIS2_Mask
#define TIM_CR2_OIS1N_Pos                     ((uint32_t)9)                     /* Output Idle state 1 */
#define TIM_CR2_OIS1N_Mask                    (((uint32_t)0x01) << 9)
#define TIM_CR2_OIS1N                         TIM_CR2_OIS1N_Mask
#define TIM_CR2_OIS1_Pos                      ((uint32_t)8)                     /* Output Idle state 1 */
#define TIM_CR2_OIS1_Mask                     (((uint32_t)0x01) << 8)
#define TIM_CR2_OIS1                          TIM_CR2_OIS1_Mask
#define TIM_CR2_TI1S_Pos                      ((uint32_t)7)                     /* TI1 selection */
#define TIM_CR2_TI1S_Mask                     (((uint32_t)0x01) << 7)
#define TIM_CR2_TI1S                          TIM_CR2_TI1S_Mask
#define TIM_CR2_MMS_Pos                       ((uint32_t)4)                     /* Master mode selection */
#define TIM_CR2_MMS_Mask                      (((uint32_t)0x07) << 4)
#define TIM_CR2_MMS                           TIM_CR2_MMS_Mask
#define TIM_CR2_MMS_0                         (((uint32_t)0x1 << TIM_CR2_MMS_Pos))
#define TIM_CR2_MMS_1                         (((uint32_t)0x2 << TIM_CR2_MMS_Pos))
#define TIM_CR2_MMS_2                         (((uint32_t)0x4 << TIM_CR2_MMS_Pos))
#define TIM_CR2_CCDS_Pos                      ((uint32_t)3)                     /* Capture/compare DMA selection */
#define TIM_CR2_CCDS_Mask                     (((uint32_t)0x01) << 3)
#define TIM_CR2_CCDS                          TIM_CR2_CCDS_Mask
#define TIM_CR2_CCUS_Pos                      ((uint32_t)2)                     /* Capture/compare control update selection */
#define TIM_CR2_CCUS_Mask                     (((uint32_t)0x01) << 2)
#define TIM_CR2_CCUS                          TIM_CR2_CCUS_Mask
#define TIM_CR2_CCPC_Pos                      ((uint32_t)0)                     /* Capture/compare preloaded control */
#define TIM_CR2_CCPC_Mask                     (((uint32_t)0x01) << 0)
#define TIM_CR2_CCPC                          TIM_CR2_CCPC_Mask

/************************************* TIM->SMCR  ***************************************/
#define TIM_SMCR_TS5_3_Pos                    ((uint32_t)19)                    /* Trigger selection */
#define TIM_SMCR_TS5_3_Mask                   (((uint32_t)0x07) << 19)
#define TIM_SMCR_TS5_3                        TIM_SMCR_TS5_3_Mask
#define TIM_SMCR_TS5_3_0                      (((uint32_t)0x1 << TIM_SMCR_TS5_3_Pos))
#define TIM_SMCR_TS5_3_1                      (((uint32_t)0x2 << TIM_SMCR_TS5_3_Pos))
#define TIM_SMCR_TS5_3_2                      (((uint32_t)0x4 << TIM_SMCR_TS5_3_Pos))
#define TIM_SMCR_ETP_Pos                      ((uint32_t)15)                    /* External trigger polarity */
#define TIM_SMCR_ETP_Mask                     (((uint32_t)0x01) << 15)
#define TIM_SMCR_ETP                          TIM_SMCR_ETP_Mask
#define TIM_SMCR_ECE_Pos                      ((uint32_t)14)                    /* External clock enable */
#define TIM_SMCR_ECE_Mask                     (((uint32_t)0x01) << 14)
#define TIM_SMCR_ECE                          TIM_SMCR_ECE_Mask
#define TIM_SMCR_ETPS_Pos                     ((uint32_t)12)                    /* External trigger prescaler */
#define TIM_SMCR_ETPS_Mask                    (((uint32_t)0x03) << 12)
#define TIM_SMCR_ETPS                         TIM_SMCR_ETPS_Mask
#define TIM_SMCR_ETPS_0                       (((uint32_t)0x1 << TIM_SMCR_ETPS_Pos))
#define TIM_SMCR_ETPS_1                       (((uint32_t)0x2 << TIM_SMCR_ETPS_Pos))
#define TIM_SMCR_ETF_Pos                      ((uint32_t)8)                     /* External trigger filter */
#define TIM_SMCR_ETF_Mask                     (((uint32_t)0x0F) << 8)
#define TIM_SMCR_ETF                          TIM_SMCR_ETF_Mask
#define TIM_SMCR_ETF_0                        (((uint32_t)0x1 << TIM_SMCR_ETF_Pos))
#define TIM_SMCR_ETF_1                        (((uint32_t)0x2 << TIM_SMCR_ETF_Pos))
#define TIM_SMCR_ETF_2                        (((uint32_t)0x4 << TIM_SMCR_ETF_Pos))
#define TIM_SMCR_ETF_3                        (((uint32_t)0x8 << TIM_SMCR_ETF_Pos))
#define TIM_SMCR_MSM_Pos                      ((uint32_t)7)                     /* Master/Slave mode */
#define TIM_SMCR_MSM_Mask                     (((uint32_t)0x01) << 7)
#define TIM_SMCR_MSM                          TIM_SMCR_MSM_Mask
#define TIM_SMCR_TS2_0_Pos                    ((uint32_t)4)                     /* Trigger selection */
#define TIM_SMCR_TS2_0_Mask                   (((uint32_t)0x07) << 4)
#define TIM_SMCR_TS2_0                        TIM_SMCR_TS2_0_Mask
#define TIM_SMCR_TS2_0_0                      (((uint32_t)0x1 << TIM_SMCR_TS2_0_Pos))
#define TIM_SMCR_TS2_0_1                      (((uint32_t)0x2 << TIM_SMCR_TS2_0_Pos))
#define TIM_SMCR_TS2_0_2                      (((uint32_t)0x4 << TIM_SMCR_TS2_0_Pos))
#define TIM_SMCR_OCCS_Pos                     ((uint32_t)3)                     /*  OCREF clear selection */
#define TIM_SMCR_OCCS_Mask                    (((uint32_t)0x01) << 3)
#define TIM_SMCR_OCCS                         TIM_SMCR_OCCS_Mask
#define TIM_SMCR_SMS_Pos                      ((uint32_t)0)                     /* Slave mode selection */
#define TIM_SMCR_SMS_Mask                     (((uint32_t)0x07) << 0)
#define TIM_SMCR_SMS                          TIM_SMCR_SMS_Mask
#define TIM_SMCR_SMS_0                        (((uint32_t)0x1))
#define TIM_SMCR_SMS_1                        (((uint32_t)0x2))
#define TIM_SMCR_SMS_2                        (((uint32_t)0x4))
#define TIM_SMCR_TS_Pos                       ((uint32_t)4)                     /* Trigger selection */
#define TIM_SMCR_TS_Mask                      (((uint32_t)0x07) << 4)
#define TIM_SMCR_TS                           TIM_SMCR_TS_Mask
#define TIM_SMCR_TS_0                         (((uint32_t)0x1 << TIM_SMCR_TS_Pos))
#define TIM_SMCR_TS_1                         (((uint32_t)0x2 << TIM_SMCR_TS_Pos))
#define TIM_SMCR_TS_2                         (((uint32_t)0x4 << TIM_SMCR_TS_Pos))

/************************************* TIM->DIER  ***************************************/
#define TIM_DIER_TDE_Pos                      ((uint32_t)14)                    /* Trigger DMA request enable */
#define TIM_DIER_TDE_Mask                     (((uint32_t)0x01) << 14)
#define TIM_DIER_TDE                          TIM_DIER_TDE_Mask
#define TIM_DIER_COMDE_Pos                    ((uint32_t)13)                    /* COM DMA request enable */
#define TIM_DIER_COMDE_Mask                   (((uint32_t)0x01) << 13)
#define TIM_DIER_COMDE                        TIM_DIER_COMDE_Mask
#define TIM_DIER_CC4DE_Pos                    ((uint32_t)12)                    /* Capture/Compare 4 DMA request enable */
#define TIM_DIER_CC4DE_Mask                   (((uint32_t)0x01) << 12)
#define TIM_DIER_CC4DE                        TIM_DIER_CC4DE_Mask
#define TIM_DIER_CC3DE_Pos                    ((uint32_t)11)                    /* Capture/Compare 3 DMA request enable */
#define TIM_DIER_CC3DE_Mask                   (((uint32_t)0x01) << 11)
#define TIM_DIER_CC3DE                        TIM_DIER_CC3DE_Mask
#define TIM_DIER_CC2DE_Pos                    ((uint32_t)10)                    /* Capture/Compare 2 DMA request enable */
#define TIM_DIER_CC2DE_Mask                   (((uint32_t)0x01) << 10)
#define TIM_DIER_CC2DE                        TIM_DIER_CC2DE_Mask
#define TIM_DIER_CC1DE_Pos                    ((uint32_t)9)                     /* Capture/Compare 1 DMA request enable */
#define TIM_DIER_CC1DE_Mask                   (((uint32_t)0x01) << 9)
#define TIM_DIER_CC1DE                        TIM_DIER_CC1DE_Mask
#define TIM_DIER_UDE_Pos                      ((uint32_t)8)                     /* Update DMA request enable */
#define TIM_DIER_UDE_Mask                     (((uint32_t)0x01) << 8)
#define TIM_DIER_UDE                          TIM_DIER_UDE_Mask
#define TIM_DIER_BIE_Pos                      ((uint32_t)7)                     /* Break interrupt enable */
#define TIM_DIER_BIE_Mask                     (((uint32_t)0x01) << 7)
#define TIM_DIER_BIE                          TIM_DIER_BIE_Mask
#define TIM_DIER_TIE_Pos                      ((uint32_t)6)                     /* Trigger interrupt enable */
#define TIM_DIER_TIE_Mask                     (((uint32_t)0x01) << 6)
#define TIM_DIER_TIE                          TIM_DIER_TIE_Mask
#define TIM_DIER_COMIE_Pos                    ((uint32_t)5)                     /* COM interrupt enable */
#define TIM_DIER_COMIE_Mask                   (((uint32_t)0x01) << 5)
#define TIM_DIER_COMIE                        TIM_DIER_COMIE_Mask
#define TIM_DIER_CC4IE_Pos                    ((uint32_t)4)                     /* Capture/Compare 4 interrupt enable */
#define TIM_DIER_CC4IE_Mask                   (((uint32_t)0x01) << 4)
#define TIM_DIER_CC4IE                        TIM_DIER_CC4IE_Mask
#define TIM_DIER_CC3IE_Pos                    ((uint32_t)3)                     /* Capture/Compare 3 interrupt enable */
#define TIM_DIER_CC3IE_Mask                   (((uint32_t)0x01) << 3)
#define TIM_DIER_CC3IE                        TIM_DIER_CC3IE_Mask
#define TIM_DIER_CC2IE_Pos                    ((uint32_t)2)                     /* Capture/Compare 2 interrupt enable */
#define TIM_DIER_CC2IE_Mask                   (((uint32_t)0x01) << 2)
#define TIM_DIER_CC2IE                        TIM_DIER_CC2IE_Mask
#define TIM_DIER_CC1IE_Pos                    ((uint32_t)1)                     /* Capture/Compare 1 interrupt enable */
#define TIM_DIER_CC1IE_Mask                   (((uint32_t)0x01) << 1)
#define TIM_DIER_CC1IE                        TIM_DIER_CC1IE_Mask
#define TIM_DIER_UIE_Pos                      ((uint32_t)0)                     /* Update interrupt enable */
#define TIM_DIER_UIE_Mask                     (((uint32_t)0x01) << 0)
#define TIM_DIER_UIE                          TIM_DIER_UIE_Mask

/************************************** TIM->SR  ****************************************/
#define TIM_SR_CC4OF_Pos                      ((uint32_t)12)                    /* Capture/Compare 4 overcapture flag */
#define TIM_SR_CC4OF_Mask                     (((uint32_t)0x01) << 12)
#define TIM_SR_CC4OF                          TIM_SR_CC4OF_Mask
#define TIM_SR_CC3OF_Pos                      ((uint32_t)11)                    /* Capture/Compare 3 overcapture flag */
#define TIM_SR_CC3OF_Mask                     (((uint32_t)0x01) << 11)
#define TIM_SR_CC3OF                          TIM_SR_CC3OF_Mask
#define TIM_SR_CC2OF_Pos                      ((uint32_t)10)                    /* Capture/compare 2 overcapture flag */
#define TIM_SR_CC2OF_Mask                     (((uint32_t)0x01) << 10)
#define TIM_SR_CC2OF                          TIM_SR_CC2OF_Mask
#define TIM_SR_CC1OF_Pos                      ((uint32_t)9)                     /* Capture/Compare 1 overcapture flag */
#define TIM_SR_CC1OF_Mask                     (((uint32_t)0x01) << 9)
#define TIM_SR_CC1OF                          TIM_SR_CC1OF_Mask
#define TIM_SR_BIF_Pos                        ((uint32_t)7)                     /* Break interrupt flag */
#define TIM_SR_BIF_Mask                       (((uint32_t)0x01) << 7)
#define TIM_SR_BIF                            TIM_SR_BIF_Mask
#define TIM_SR_TIF_Pos                        ((uint32_t)6)                     /* Trigger interrupt flag */
#define TIM_SR_TIF_Mask                       (((uint32_t)0x01) << 6)
#define TIM_SR_TIF                            TIM_SR_TIF_Mask
#define TIM_SR_COMIF_Pos                      ((uint32_t)5)                     /* COM interrupt flag */
#define TIM_SR_COMIF_Mask                     (((uint32_t)0x01) << 5)
#define TIM_SR_COMIF                          TIM_SR_COMIF_Mask
#define TIM_SR_CC4IF_Pos                      ((uint32_t)4)                     /* Capture/Compare 4 interrupt flag */
#define TIM_SR_CC4IF_Mask                     (((uint32_t)0x01) << 4)
#define TIM_SR_CC4IF                          TIM_SR_CC4IF_Mask
#define TIM_SR_CC3IF_Pos                      ((uint32_t)3)                     /* Capture/Compare 3 interrupt flag */
#define TIM_SR_CC3IF_Mask                     (((uint32_t)0x01) << 3)
#define TIM_SR_CC3IF                          TIM_SR_CC3IF_Mask
#define TIM_SR_CC2IF_Pos                      ((uint32_t)2)                     /* Capture/Compare 2 interrupt flag */
#define TIM_SR_CC2IF_Mask                     (((uint32_t)0x01) << 2)
#define TIM_SR_CC2IF                          TIM_SR_CC2IF_Mask
#define TIM_SR_CC1IF_Pos                      ((uint32_t)1)                     /* Capture/compare 1 interrupt flag */
#define TIM_SR_CC1IF_Mask                     (((uint32_t)0x01) << 1)
#define TIM_SR_CC1IF                          TIM_SR_CC1IF_Mask
#define TIM_SR_UIF_Pos                        ((uint32_t)0)                     /* Update interrupt flag */
#define TIM_SR_UIF_Mask                       (((uint32_t)0x01) << 0)
#define TIM_SR_UIF                            TIM_SR_UIF_Mask

/************************************** TIM->EGR  ***************************************/
#define TIM_EGR_BG_Pos                        ((uint32_t)7)                     /* Break generation */
#define TIM_EGR_BG_Mask                       (((uint32_t)0x01) << 7)
#define TIM_EGR_BG                            TIM_EGR_BG_Mask
#define TIM_EGR_TG_Pos                        ((uint32_t)6)                     /* Trigger generation */
#define TIM_EGR_TG_Mask                       (((uint32_t)0x01) << 6)
#define TIM_EGR_TG                            TIM_EGR_TG_Mask
#define TIM_EGR_COMG_Pos                      ((uint32_t)5)                     /* Capture/Compare control update generation */
#define TIM_EGR_COMG_Mask                     (((uint32_t)0x01) << 5)
#define TIM_EGR_COMG                          TIM_EGR_COMG_Mask
#define TIM_EGR_CC4G_Pos                      ((uint32_t)4)                     /* Capture/compare 4 generation */
#define TIM_EGR_CC4G_Mask                     (((uint32_t)0x01) << 4)
#define TIM_EGR_CC4G                          TIM_EGR_CC4G_Mask
#define TIM_EGR_CC3G_Pos                      ((uint32_t)3)                     /* Capture/compare 3 generation */
#define TIM_EGR_CC3G_Mask                     (((uint32_t)0x01) << 3)
#define TIM_EGR_CC3G                          TIM_EGR_CC3G_Mask
#define TIM_EGR_CC2G_Pos                      ((uint32_t)2)                     /* Capture/compare 2 generation */
#define TIM_EGR_CC2G_Mask                     (((uint32_t)0x01) << 2)
#define TIM_EGR_CC2G                          TIM_EGR_CC2G_Mask
#define TIM_EGR_CC1G_Pos                      ((uint32_t)1)                     /* Capture/compare 1 generation */
#define TIM_EGR_CC1G_Mask                     (((uint32_t)0x01) << 1)
#define TIM_EGR_CC1G                          TIM_EGR_CC1G_Mask
#define TIM_EGR_UG_Pos                        ((uint32_t)0)                     /* Update generation */
#define TIM_EGR_UG_Mask                       (((uint32_t)0x01) << 0)
#define TIM_EGR_UG                            TIM_EGR_UG_Mask

/********************************* TIM->CCMR1_Output  ***********************************/
#define TIM_CCMR1_Output_OC2CE_Pos            ((uint32_t)15)                    /* Output Compare 2 clear enable */
#define TIM_CCMR1_Output_OC2CE_Mask           (((uint32_t)0x01) << 15)
#define TIM_CCMR1_Output_OC2CE                TIM_CCMR1_Output_OC2CE_Mask
#define TIM_CCMR1_Output_OC2M_Pos             ((uint32_t)12)                    /* Output Compare 2 mode */
#define TIM_CCMR1_Output_OC2M_Mask            (((uint32_t)0x07) << 12)
#define TIM_CCMR1_Output_OC2M                 TIM_CCMR1_Output_OC2M_Mask
#define TIM_CCMR1_Output_OC2M_0               (((uint32_t)0x1 << TIM_CCMR1_Output_OC2M_Pos))
#define TIM_CCMR1_Output_OC2M_1               (((uint32_t)0x2 << TIM_CCMR1_Output_OC2M_Pos))
#define TIM_CCMR1_Output_OC2M_2               (((uint32_t)0x4 << TIM_CCMR1_Output_OC2M_Pos))
#define TIM_CCMR1_Output_OC2PE_Pos            ((uint32_t)11)                    /* Output Compare 2 preload enable */
#define TIM_CCMR1_Output_OC2PE_Mask           (((uint32_t)0x01) << 11)
#define TIM_CCMR1_Output_OC2PE                TIM_CCMR1_Output_OC2PE_Mask
#define TIM_CCMR1_Output_OC2FE_Pos            ((uint32_t)10)                    /* Output Compare 2 fast enable */
#define TIM_CCMR1_Output_OC2FE_Mask           (((uint32_t)0x01) << 10)
#define TIM_CCMR1_Output_OC2FE                TIM_CCMR1_Output_OC2FE_Mask
#define TIM_CCMR1_Output_CC2S_Pos             ((uint32_t)8)                     /* Capture/Compare 2 selection */
#define TIM_CCMR1_Output_CC2S_Mask            (((uint32_t)0x03) << 8)
#define TIM_CCMR1_Output_CC2S                 TIM_CCMR1_Output_CC2S_Mask
#define TIM_CCMR1_Output_CC2S_0               (((uint32_t)0x1 << TIM_CCMR1_Output_CC2S_Pos))
#define TIM_CCMR1_Output_CC2S_1               (((uint32_t)0x2 << TIM_CCMR1_Output_CC2S_Pos))
#define TIM_CCMR1_Output_OC1CE_Pos            ((uint32_t)7)                     /* Output Compare 1 clear enable */
#define TIM_CCMR1_Output_OC1CE_Mask           (((uint32_t)0x01) << 7)
#define TIM_CCMR1_Output_OC1CE                TIM_CCMR1_Output_OC1CE_Mask
#define TIM_CCMR1_Output_OC1M_Pos             ((uint32_t)4)                     /* Output Compare 1 mode */
#define TIM_CCMR1_Output_OC1M_Mask            (((uint32_t)0x07) << 4)
#define TIM_CCMR1_Output_OC1M                 TIM_CCMR1_Output_OC1M_Mask
#define TIM_CCMR1_Output_OC1M_0               (((uint32_t)0x1 << TIM_CCMR1_Output_OC1M_Pos))
#define TIM_CCMR1_Output_OC1M_1               (((uint32_t)0x2 << TIM_CCMR1_Output_OC1M_Pos))
#define TIM_CCMR1_Output_OC1M_2               (((uint32_t)0x4 << TIM_CCMR1_Output_OC1M_Pos))
#define TIM_CCMR1_Output_OC1PE_Pos            ((uint32_t)3)                     /* Output Compare 1 preload enable */
#define TIM_CCMR1_Output_OC1PE_Mask           (((uint32_t)0x01) << 3)
#define TIM_CCMR1_Output_OC1PE                TIM_CCMR1_Output_OC1PE_Mask
#define TIM_CCMR1_Output_OC1FE_Pos            ((uint32_t)2)                     /* Output Compare 1 fast enable */
#define TIM_CCMR1_Output_OC1FE_Mask           (((uint32_t)0x01) << 2)
#define TIM_CCMR1_Output_OC1FE                TIM_CCMR1_Output_OC1FE_Mask
#define TIM_CCMR1_Output_CC1S_Pos             ((uint32_t)0)                     /* Capture/Compare 1 selection */
#define TIM_CCMR1_Output_CC1S_Mask            (((uint32_t)0x03) << 0)
#define TIM_CCMR1_Output_CC1S                 TIM_CCMR1_Output_CC1S_Mask
#define TIM_CCMR1_Output_CC1S_0               (((uint32_t)0x1))
#define TIM_CCMR1_Output_CC1S_1               (((uint32_t)0x2))

/********************************** TIM->CCMR1_Input  ***********************************/
#define TIM_CCMR1_Input_IC2F_Pos              ((uint32_t)12)                    /* Input capture 2 filter */
#define TIM_CCMR1_Input_IC2F_Mask             (((uint32_t)0x0F) << 12)
#define TIM_CCMR1_Input_IC2F                  TIM_CCMR1_Input_IC2F_Mask
#define TIM_CCMR1_Input_IC2F_0                (((uint32_t)0x1 << TIM_CCMR1_Input_IC2F_Pos))
#define TIM_CCMR1_Input_IC2F_1                (((uint32_t)0x2 << TIM_CCMR1_Input_IC2F_Pos))
#define TIM_CCMR1_Input_IC2F_2                (((uint32_t)0x4 << TIM_CCMR1_Input_IC2F_Pos))
#define TIM_CCMR1_Input_IC2F_3                (((uint32_t)0x8 << TIM_CCMR1_Input_IC2F_Pos))
#define TIM_CCMR1_Input_IC2PCS_Pos            ((uint32_t)10)                    /* Input capture 2 prescaler */
#define TIM_CCMR1_Input_IC2PCS_Mask           (((uint32_t)0x03) << 10)
#define TIM_CCMR1_Input_IC2PCS                TIM_CCMR1_Input_IC2PCS_Mask
#define TIM_CCMR1_Input_IC2PCS_0              (((uint32_t)0x1 << TIM_CCMR1_Input_IC2PCS_Pos))
#define TIM_CCMR1_Input_IC2PCS_1              (((uint32_t)0x2 << TIM_CCMR1_Input_IC2PCS_Pos))
#define TIM_CCMR1_Input_CC2S_Pos              ((uint32_t)8)                     /* Capture/Compare 2 selection */
#define TIM_CCMR1_Input_CC2S_Mask             (((uint32_t)0x03) << 8)
#define TIM_CCMR1_Input_CC2S                  TIM_CCMR1_Input_CC2S_Mask
#define TIM_CCMR1_Input_CC2S_0                (((uint32_t)0x1 << TIM_CCMR1_Input_CC2S_Pos))
#define TIM_CCMR1_Input_CC2S_1                (((uint32_t)0x2 << TIM_CCMR1_Input_CC2S_Pos))
#define TIM_CCMR1_Input_IC1F_Pos              ((uint32_t)4)                     /* Input capture 1 filter */
#define TIM_CCMR1_Input_IC1F_Mask             (((uint32_t)0x0F) << 4)
#define TIM_CCMR1_Input_IC1F                  TIM_CCMR1_Input_IC1F_Mask
#define TIM_CCMR1_Input_IC1F_0                (((uint32_t)0x1 << TIM_CCMR1_Input_IC1F_Pos))
#define TIM_CCMR1_Input_IC1F_1                (((uint32_t)0x2 << TIM_CCMR1_Input_IC1F_Pos))
#define TIM_CCMR1_Input_IC1F_2                (((uint32_t)0x4 << TIM_CCMR1_Input_IC1F_Pos))
#define TIM_CCMR1_Input_IC1F_3                (((uint32_t)0x8 << TIM_CCMR1_Input_IC1F_Pos))
#define TIM_CCMR1_Input_IC1PCS_Pos            ((uint32_t)2)                     /* Input capture 1 prescaler */
#define TIM_CCMR1_Input_IC1PCS_Mask           (((uint32_t)0x03) << 2)
#define TIM_CCMR1_Input_IC1PCS                TIM_CCMR1_Input_IC1PCS_Mask
#define TIM_CCMR1_Input_IC1PCS_0              (((uint32_t)0x1 << TIM_CCMR1_Input_IC1PCS_Pos))
#define TIM_CCMR1_Input_IC1PCS_1              (((uint32_t)0x2 << TIM_CCMR1_Input_IC1PCS_Pos))
#define TIM_CCMR1_Input_CC1S_Pos              ((uint32_t)0)                     /* Capture/Compare 1 selection */
#define TIM_CCMR1_Input_CC1S_Mask             (((uint32_t)0x03) << 0)
#define TIM_CCMR1_Input_CC1S                  TIM_CCMR1_Input_CC1S_Mask
#define TIM_CCMR1_Input_CC1S_0                (((uint32_t)0x1))
#define TIM_CCMR1_Input_CC1S_1                (((uint32_t)0x2))
#define TIM_CCMR1_Input_IC2PSC_Pos            ((uint32_t)10)                    /* Input capture 2 prescaler */
#define TIM_CCMR1_Input_IC2PSC_Mask           (((uint32_t)0x03) << 10)
#define TIM_CCMR1_Input_IC2PSC                TIM_CCMR1_Input_IC2PSC_Mask
#define TIM_CCMR1_Input_IC2PSC_0              (((uint32_t)0x1 << TIM_CCMR1_Input_IC2PSC_Pos))
#define TIM_CCMR1_Input_IC2PSC_1              (((uint32_t)0x2 << TIM_CCMR1_Input_IC2PSC_Pos))
#define TIM_CCMR1_Input_IC1PSC_Pos            ((uint32_t)2)                     /* Input capture 1 prescaler */
#define TIM_CCMR1_Input_IC1PSC_Mask           (((uint32_t)0x03) << 2)
#define TIM_CCMR1_Input_IC1PSC                TIM_CCMR1_Input_IC1PSC_Mask
#define TIM_CCMR1_Input_IC1PSC_0              (((uint32_t)0x1 << TIM_CCMR1_Input_IC1PSC_Pos))
#define TIM_CCMR1_Input_IC1PSC_1              (((uint32_t)0x2 << TIM_CCMR1_Input_IC1PSC_Pos))

/********************************* TIM->CCMR2_Output  ***********************************/
#define TIM_CCMR2_Output_OC4CE_Pos            ((uint32_t)15)                    /* Output compare 4 clear enable */
#define TIM_CCMR2_Output_OC4CE_Mask           (((uint32_t)0x01) << 15)
#define TIM_CCMR2_Output_OC4CE                TIM_CCMR2_Output_OC4CE_Mask
#define TIM_CCMR2_Output_OC4M_Pos             ((uint32_t)12)                    /* Output compare 4 mode */
#define TIM_CCMR2_Output_OC4M_Mask            (((uint32_t)0x07) << 12)
#define TIM_CCMR2_Output_OC4M                 TIM_CCMR2_Output_OC4M_Mask
#define TIM_CCMR2_Output_OC4M_0               (((uint32_t)0x1 << TIM_CCMR2_Output_OC4M_Pos))
#define TIM_CCMR2_Output_OC4M_1               (((uint32_t)0x2 << TIM_CCMR2_Output_OC4M_Pos))
#define TIM_CCMR2_Output_OC4M_2               (((uint32_t)0x4 << TIM_CCMR2_Output_OC4M_Pos))
#define TIM_CCMR2_Output_OC4PE_Pos            ((uint32_t)11)                    /* Output compare 4 preload enable */
#define TIM_CCMR2_Output_OC4PE_Mask           (((uint32_t)0x01) << 11)
#define TIM_CCMR2_Output_OC4PE                TIM_CCMR2_Output_OC4PE_Mask
#define TIM_CCMR2_Output_OC4FE_Pos            ((uint32_t)10)                    /* Output compare 4 fast enable */
#define TIM_CCMR2_Output_OC4FE_Mask           (((uint32_t)0x01) << 10)
#define TIM_CCMR2_Output_OC4FE                TIM_CCMR2_Output_OC4FE_Mask
#define TIM_CCMR2_Output_CC4S_Pos             ((uint32_t)8)                     /* Capture/Compare 4 selection */
#define TIM_CCMR2_Output_CC4S_Mask            (((uint32_t)0x03) << 8)
#define TIM_CCMR2_Output_CC4S                 TIM_CCMR2_Output_CC4S_Mask
#define TIM_CCMR2_Output_CC4S_0               (((uint32_t)0x1 << TIM_CCMR2_Output_CC4S_Pos))
#define TIM_CCMR2_Output_CC4S_1               (((uint32_t)0x2 << TIM_CCMR2_Output_CC4S_Pos))
#define TIM_CCMR2_Output_OC3CE_Pos            ((uint32_t)7)                     /* Output compare 3 clear enable */
#define TIM_CCMR2_Output_OC3CE_Mask           (((uint32_t)0x01) << 7)
#define TIM_CCMR2_Output_OC3CE                TIM_CCMR2_Output_OC3CE_Mask
#define TIM_CCMR2_Output_OC3M_Pos             ((uint32_t)4)                     /* Output compare 3 mode */
#define TIM_CCMR2_Output_OC3M_Mask            (((uint32_t)0x07) << 4)
#define TIM_CCMR2_Output_OC3M                 TIM_CCMR2_Output_OC3M_Mask
#define TIM_CCMR2_Output_OC3M_0               (((uint32_t)0x1 << TIM_CCMR2_Output_OC3M_Pos))
#define TIM_CCMR2_Output_OC3M_1               (((uint32_t)0x2 << TIM_CCMR2_Output_OC3M_Pos))
#define TIM_CCMR2_Output_OC3M_2               (((uint32_t)0x4 << TIM_CCMR2_Output_OC3M_Pos))
#define TIM_CCMR2_Output_OC3PE_Pos            ((uint32_t)3)                     /* Output compare 3 preload enable */
#define TIM_CCMR2_Output_OC3PE_Mask           (((uint32_t)0x01) << 3)
#define TIM_CCMR2_Output_OC3PE                TIM_CCMR2_Output_OC3PE_Mask
#define TIM_CCMR2_Output_OC3FE_Pos            ((uint32_t)2)                     /* Output compare 3 fast enable */
#define TIM_CCMR2_Output_OC3FE_Mask           (((uint32_t)0x01) << 2)
#define TIM_CCMR2_Output_OC3FE                TIM_CCMR2_Output_OC3FE_Mask
#define TIM_CCMR2_Output_CC3S_Pos             ((uint32_t)0)                     /* Capture/Compare 3 selection */
#define TIM_CCMR2_Output_CC3S_Mask            (((uint32_t)0x03) << 0)
#define TIM_CCMR2_Output_CC3S                 TIM_CCMR2_Output_CC3S_Mask
#define TIM_CCMR2_Output_CC3S_0               (((uint32_t)0x1))
#define TIM_CCMR2_Output_CC3S_1               (((uint32_t)0x2))

/********************************** TIM->CCMR2_Input  ***********************************/
#define TIM_CCMR2_Input_IC4F_Pos              ((uint32_t)12)                    /* Input capture 4 filter */
#define TIM_CCMR2_Input_IC4F_Mask             (((uint32_t)0x0F) << 12)
#define TIM_CCMR2_Input_IC4F                  TIM_CCMR2_Input_IC4F_Mask
#define TIM_CCMR2_Input_IC4F_0                (((uint32_t)0x1 << TIM_CCMR2_Input_IC4F_Pos))
#define TIM_CCMR2_Input_IC4F_1                (((uint32_t)0x2 << TIM_CCMR2_Input_IC4F_Pos))
#define TIM_CCMR2_Input_IC4F_2                (((uint32_t)0x4 << TIM_CCMR2_Input_IC4F_Pos))
#define TIM_CCMR2_Input_IC4F_3                (((uint32_t)0x8 << TIM_CCMR2_Input_IC4F_Pos))
#define TIM_CCMR2_Input_IC4PSC_Pos            ((uint32_t)10)                    /* Input capture 4 prescaler */
#define TIM_CCMR2_Input_IC4PSC_Mask           (((uint32_t)0x03) << 10)
#define TIM_CCMR2_Input_IC4PSC                TIM_CCMR2_Input_IC4PSC_Mask
#define TIM_CCMR2_Input_IC4PSC_0              (((uint32_t)0x1 << TIM_CCMR2_Input_IC4PSC_Pos))
#define TIM_CCMR2_Input_IC4PSC_1              (((uint32_t)0x2 << TIM_CCMR2_Input_IC4PSC_Pos))
#define TIM_CCMR2_Input_CC4S_Pos              ((uint32_t)8)                     /* Capture/Compare 4 selection */
#define TIM_CCMR2_Input_CC4S_Mask             (((uint32_t)0x03) << 8)
#define TIM_CCMR2_Input_CC4S                  TIM_CCMR2_Input_CC4S_Mask
#define TIM_CCMR2_Input_CC4S_0                (((uint32_t)0x1 << TIM_CCMR2_Input_CC4S_Pos))
#define TIM_CCMR2_Input_CC4S_1                (((uint32_t)0x2 << TIM_CCMR2_Input_CC4S_Pos))
#define TIM_CCMR2_Input_IC3F_Pos              ((uint32_t)4)                     /* Input capture 3 filter */
#define TIM_CCMR2_Input_IC3F_Mask             (((uint32_t)0x0F) << 4)
#define TIM_CCMR2_Input_IC3F                  TIM_CCMR2_Input_IC3F_Mask
#define TIM_CCMR2_Input_IC3F_0                (((uint32_t)0x1 << TIM_CCMR2_Input_IC3F_Pos))
#define TIM_CCMR2_Input_IC3F_1                (((uint32_t)0x2 << TIM_CCMR2_Input_IC3F_Pos))
#define TIM_CCMR2_Input_IC3F_2                (((uint32_t)0x4 << TIM_CCMR2_Input_IC3F_Pos))
#define TIM_CCMR2_Input_IC3F_3                (((uint32_t)0x8 << TIM_CCMR2_Input_IC3F_Pos))
#define TIM_CCMR2_Input_IC3PSC_Pos            ((uint32_t)2)                     /* Input capture 3 prescaler */
#define TIM_CCMR2_Input_IC3PSC_Mask           (((uint32_t)0x03) << 2)
#define TIM_CCMR2_Input_IC3PSC                TIM_CCMR2_Input_IC3PSC_Mask
#define TIM_CCMR2_Input_IC3PSC_0              (((uint32_t)0x1 << TIM_CCMR2_Input_IC3PSC_Pos))
#define TIM_CCMR2_Input_IC3PSC_1              (((uint32_t)0x2 << TIM_CCMR2_Input_IC3PSC_Pos))
#define TIM_CCMR2_Input_CC3S_Pos              ((uint32_t)0)                     /* Capture/compare 3 selection */
#define TIM_CCMR2_Input_CC3S_Mask             (((uint32_t)0x03) << 0)
#define TIM_CCMR2_Input_CC3S                  TIM_CCMR2_Input_CC3S_Mask
#define TIM_CCMR2_Input_CC3S_0                (((uint32_t)0x1))
#define TIM_CCMR2_Input_CC3S_1                (((uint32_t)0x2))

/************************************* TIM->CCER  ***************************************/
#define TIM_CCER_CC4P_Pos                     ((uint32_t)13)                    /* Capture/Compare 3 output Polarity */
#define TIM_CCER_CC4P_Mask                    (((uint32_t)0x01) << 13)
#define TIM_CCER_CC4P                         TIM_CCER_CC4P_Mask
#define TIM_CCER_CC4E_Pos                     ((uint32_t)12)                    /* Capture/Compare 4 output enable */
#define TIM_CCER_CC4E_Mask                    (((uint32_t)0x01) << 12)
#define TIM_CCER_CC4E                         TIM_CCER_CC4E_Mask
#define TIM_CCER_CC3NP_Pos                    ((uint32_t)11)                    /* Capture/Compare 3 output Polarity */
#define TIM_CCER_CC3NP_Mask                   (((uint32_t)0x01) << 11)
#define TIM_CCER_CC3NP                        TIM_CCER_CC3NP_Mask
#define TIM_CCER_CC3NE_Pos                    ((uint32_t)10)                    /* Capture/Compare 3 complementary output enable */
#define TIM_CCER_CC3NE_Mask                   (((uint32_t)0x01) << 10)
#define TIM_CCER_CC3NE                        TIM_CCER_CC3NE_Mask
#define TIM_CCER_CC3P_Pos                     ((uint32_t)9)                     /* Capture/Compare 3 output Polarity */
#define TIM_CCER_CC3P_Mask                    (((uint32_t)0x01) << 9)
#define TIM_CCER_CC3P                         TIM_CCER_CC3P_Mask
#define TIM_CCER_CC3E_Pos                     ((uint32_t)8)                     /* Capture/Compare 3 output enable */
#define TIM_CCER_CC3E_Mask                    (((uint32_t)0x01) << 8)
#define TIM_CCER_CC3E                         TIM_CCER_CC3E_Mask
#define TIM_CCER_CC2NP_Pos                    ((uint32_t)7)                     /* Capture/Compare 2 output Polarity */
#define TIM_CCER_CC2NP_Mask                   (((uint32_t)0x01) << 7)
#define TIM_CCER_CC2NP                        TIM_CCER_CC2NP_Mask
#define TIM_CCER_CC2NE_Pos                    ((uint32_t)6)                     /* Capture/Compare 2 complementary output enable */
#define TIM_CCER_CC2NE_Mask                   (((uint32_t)0x01) << 6)
#define TIM_CCER_CC2NE                        TIM_CCER_CC2NE_Mask
#define TIM_CCER_CC2P_Pos                     ((uint32_t)5)                     /* Capture/Compare 2 output Polarity */
#define TIM_CCER_CC2P_Mask                    (((uint32_t)0x01) << 5)
#define TIM_CCER_CC2P                         TIM_CCER_CC2P_Mask
#define TIM_CCER_CC2E_Pos                     ((uint32_t)4)                     /* Capture/Compare 2 output enable */
#define TIM_CCER_CC2E_Mask                    (((uint32_t)0x01) << 4)
#define TIM_CCER_CC2E                         TIM_CCER_CC2E_Mask
#define TIM_CCER_CC1NP_Pos                    ((uint32_t)3)                     /* Capture/Compare 1 output Polarity */
#define TIM_CCER_CC1NP_Mask                   (((uint32_t)0x01) << 3)
#define TIM_CCER_CC1NP                        TIM_CCER_CC1NP_Mask
#define TIM_CCER_CC1NE_Pos                    ((uint32_t)2)                     /* Capture/Compare 1 complementary output enable */
#define TIM_CCER_CC1NE_Mask                   (((uint32_t)0x01) << 2)
#define TIM_CCER_CC1NE                        TIM_CCER_CC1NE_Mask
#define TIM_CCER_CC1P_Pos                     ((uint32_t)1)                     /* Capture/Compare 1 output Polarity */
#define TIM_CCER_CC1P_Mask                    (((uint32_t)0x01) << 1)
#define TIM_CCER_CC1P                         TIM_CCER_CC1P_Mask
#define TIM_CCER_CC1E_Pos                     ((uint32_t)0)                     /* Capture/Compare 1 output enable */
#define TIM_CCER_CC1E_Mask                    (((uint32_t)0x01) << 0)
#define TIM_CCER_CC1E                         TIM_CCER_CC1E_Mask

/************************************** TIM->CNT  ***************************************/
#define TIM_CNT_CNT_Pos                       ((uint32_t)0)                     /* counter value */
#define TIM_CNT_CNT_Mask                      (((uint32_t)0xFFFF) << 0)
#define TIM_CNT_CNT                           TIM_CNT_CNT_Mask
#define TIM_CNT_CNT_H_Pos                     ((uint32_t)16)                    /* High counter value (TIM2 only) */
#define TIM_CNT_CNT_H_Mask                    (((uint32_t)0xFFFF) << 16)
#define TIM_CNT_CNT_H                         TIM_CNT_CNT_H_Mask
#define TIM_CNT_CNT_L_Pos                     ((uint32_t)0)                     /* Low counter value */
#define TIM_CNT_CNT_L_Mask                    (((uint32_t)0xFFFF) << 0)
#define TIM_CNT_CNT_L                         TIM_CNT_CNT_L_Mask

/************************************** TIM->PSC  ***************************************/
#define TIM_PSC_PSC_Pos                       ((uint32_t)0)                     /* Prescaler value */
#define TIM_PSC_PSC_Mask                      (((uint32_t)0xFFFF) << 0)
#define TIM_PSC_PSC                           TIM_PSC_PSC_Mask

/************************************** TIM->ARR  ***************************************/
#define TIM_ARR_ARR_Pos                       ((uint32_t)0)                     /* Auto-reload value */
#define TIM_ARR_ARR_Mask                      (((uint32_t)0xFFFF) << 0)
#define TIM_ARR_ARR                           TIM_ARR_ARR_Mask
#define TIM_ARR_ARR_H_Pos                     ((uint32_t)16)                    /* High Auto-reload value (TIM2 only) */
#define TIM_ARR_ARR_H_Mask                    (((uint32_t)0xFFFF) << 16)
#define TIM_ARR_ARR_H                         TIM_ARR_ARR_H_Mask
#define TIM_ARR_ARR_L_Pos                     ((uint32_t)0)                     /* Low Auto-reload value */
#define TIM_ARR_ARR_L_Mask                    (((uint32_t)0xFFFF) << 0)
#define TIM_ARR_ARR_L                         TIM_ARR_ARR_L_Mask

/************************************** TIM->RCR  ***************************************/
#define TIM_RCR_REP_Pos                       ((uint32_t)0)                     /* Repetition counter value */
#define TIM_RCR_REP_Mask                      (((uint32_t)0xFF) << 0)
#define TIM_RCR_REP                           TIM_RCR_REP_Mask
#define TIM_RCR_REP_0                         (((uint32_t)0x1))
#define TIM_RCR_REP_1                         (((uint32_t)0x2))
#define TIM_RCR_REP_2                         (((uint32_t)0x4))
#define TIM_RCR_REP_3                         (((uint32_t)0x8))
#define TIM_RCR_REP_4                         (((uint32_t)0x10))
#define TIM_RCR_REP_5                         (((uint32_t)0x20))
#define TIM_RCR_REP_6                         (((uint32_t)0x40))
#define TIM_RCR_REP_7                         (((uint32_t)0x80))

/************************************* TIM->CCR1  ***************************************/
#define TIM_CCR1_CCR1_Pos                     ((uint32_t)0)                     /* Capture/Compare 1 value */
#define TIM_CCR1_CCR1_Mask                    (((uint32_t)0xFFFF) << 0)
#define TIM_CCR1_CCR1                         TIM_CCR1_CCR1_Mask
#define TIM_CCR1_CCR1_H_Pos                   ((uint32_t)16)                    /* High Capture/Compare 1 value (TIM2 only) */
#define TIM_CCR1_CCR1_H_Mask                  (((uint32_t)0xFFFF) << 16)
#define TIM_CCR1_CCR1_H                       TIM_CCR1_CCR1_H_Mask
#define TIM_CCR1_CCR1_L_Pos                   ((uint32_t)0)                     /* Low Capture/Compare 1 value */
#define TIM_CCR1_CCR1_L_Mask                  (((uint32_t)0xFFFF) << 0)
#define TIM_CCR1_CCR1_L                       TIM_CCR1_CCR1_L_Mask

/************************************* TIM->CCR2  ***************************************/
#define TIM_CCR2_CCR2_Pos                     ((uint32_t)0)                     /* Capture/Compare 2 value */
#define TIM_CCR2_CCR2_Mask                    (((uint32_t)0xFFFF) << 0)
#define TIM_CCR2_CCR2                         TIM_CCR2_CCR2_Mask
#define TIM_CCR2_CCR2_H_Pos                   ((uint32_t)16)                    /* High Capture/Compare 2 value (TIM2 only) */
#define TIM_CCR2_CCR2_H_Mask                  (((uint32_t)0xFFFF) << 16)
#define TIM_CCR2_CCR2_H                       TIM_CCR2_CCR2_H_Mask
#define TIM_CCR2_CCR2_L_Pos                   ((uint32_t)0)                     /* Low Capture/Compare 2 value */
#define TIM_CCR2_CCR2_L_Mask                  (((uint32_t)0xFFFF) << 0)
#define TIM_CCR2_CCR2_L                       TIM_CCR2_CCR2_L_Mask

/************************************* TIM->CCR3  ***************************************/
#define TIM_CCR3_CCR3_Pos                     ((uint32_t)0)                     /* Capture/Compare 3 value */
#define TIM_CCR3_CCR3_Mask                    (((uint32_t)0xFFFF) << 0)
#define TIM_CCR3_CCR3                         TIM_CCR3_CCR3_Mask
#define TIM_CCR3_CCR3_H_Pos                   ((uint32_t)16)                    /* High Capture/Compare value (TIM2 only) */
#define TIM_CCR3_CCR3_H_Mask                  (((uint32_t)0xFFFF) << 16)
#define TIM_CCR3_CCR3_H                       TIM_CCR3_CCR3_H_Mask
#define TIM_CCR3_CCR3_L_Pos                   ((uint32_t)0)                     /* Low Capture/Compare value */
#define TIM_CCR3_CCR3_L_Mask                  (((uint32_t)0xFFFF) << 0)
#define TIM_CCR3_CCR3_L                       TIM_CCR3_CCR3_L_Mask

/************************************* TIM->CCR4  ***************************************/
#define TIM_CCR4_CCR4_Pos                     ((uint32_t)0)                     /* Capture/Compare 4 value */
#define TIM_CCR4_CCR4_Mask                    (((uint32_t)0xFFFF) << 0)
#define TIM_CCR4_CCR4                         TIM_CCR4_CCR4_Mask
#define TIM_CCR4_CCR4_H_Pos                   ((uint32_t)16)                    /* High Capture/Compare value (TIM2 only) */
#define TIM_CCR4_CCR4_H_Mask                  (((uint32_t)0xFFFF) << 16)
#define TIM_CCR4_CCR4_H                       TIM_CCR4_CCR4_H_Mask
#define TIM_CCR4_CCR4_L_Pos                   ((uint32_t)0)                     /* Low Capture/Compare value */
#define TIM_CCR4_CCR4_L_Mask                  (((uint32_t)0xFFFF) << 0)
#define TIM_CCR4_CCR4_L                       TIM_CCR4_CCR4_L_Mask

/************************************* TIM->BDTR  ***************************************/
#define TIM_BDTR_MOE_Pos                      ((uint32_t)15)                    /* Main output enable */
#define TIM_BDTR_MOE_Mask                     (((uint32_t)0x01) << 15)
#define TIM_BDTR_MOE                          TIM_BDTR_MOE_Mask
#define TIM_BDTR_AOE_Pos                      ((uint32_t)14)                    /* Automatic output enable */
#define TIM_BDTR_AOE_Mask                     (((uint32_t)0x01) << 14)
#define TIM_BDTR_AOE                          TIM_BDTR_AOE_Mask
#define TIM_BDTR_BKP_Pos                      ((uint32_t)13)                    /* Break polarity */
#define TIM_BDTR_BKP_Mask                     (((uint32_t)0x01) << 13)
#define TIM_BDTR_BKP                          TIM_BDTR_BKP_Mask
#define TIM_BDTR_BKE_Pos                      ((uint32_t)12)                    /* Break enable */
#define TIM_BDTR_BKE_Mask                     (((uint32_t)0x01) << 12)
#define TIM_BDTR_BKE                          TIM_BDTR_BKE_Mask
#define TIM_BDTR_OSSR_Pos                     ((uint32_t)11)                    /* Off-state selection for Run mode */
#define TIM_BDTR_OSSR_Mask                    (((uint32_t)0x01) << 11)
#define TIM_BDTR_OSSR                         TIM_BDTR_OSSR_Mask
#define TIM_BDTR_OSSI_Pos                     ((uint32_t)10)                    /* Off-state selection for Idle mode */
#define TIM_BDTR_OSSI_Mask                    (((uint32_t)0x01) << 10)
#define TIM_BDTR_OSSI                         TIM_BDTR_OSSI_Mask
#define TIM_BDTR_LOCK_Pos                     ((uint32_t)8)                     /* Lock configuration */
#define TIM_BDTR_LOCK_Mask                    (((uint32_t)0x03) << 8)
#define TIM_BDTR_LOCK                         TIM_BDTR_LOCK_Mask
#define TIM_BDTR_LOCK_0                       (((uint32_t)0x1 << TIM_BDTR_LOCK_Pos))
#define TIM_BDTR_LOCK_1                       (((uint32_t)0x2 << TIM_BDTR_LOCK_Pos))
#define TIM_BDTR_DTG_Pos                      ((uint32_t)0)                     /* Dead-time generator setup */
#define TIM_BDTR_DTG_Mask                     (((uint32_t)0xFF) << 0)
#define TIM_BDTR_DTG                          TIM_BDTR_DTG_Mask
#define TIM_BDTR_DTG_0                        (((uint32_t)0x1))
#define TIM_BDTR_DTG_1                        (((uint32_t)0x2))
#define TIM_BDTR_DTG_2                        (((uint32_t)0x4))
#define TIM_BDTR_DTG_3                        (((uint32_t)0x8))
#define TIM_BDTR_DTG_4                        (((uint32_t)0x10))
#define TIM_BDTR_DTG_5                        (((uint32_t)0x20))
#define TIM_BDTR_DTG_6                        (((uint32_t)0x40))
#define TIM_BDTR_DTG_7                        (((uint32_t)0x80))

/************************************** TIM->DCR  ***************************************/
#define TIM_DCR_DBL_Pos                       ((uint32_t)8)                     /* DMA burst length */
#define TIM_DCR_DBL_Mask                      (((uint32_t)0x1F) << 8)
#define TIM_DCR_DBL                           TIM_DCR_DBL_Mask
#define TIM_DCR_DBL_0                         (((uint32_t)0x1 << TIM_DCR_DBL_Pos))
#define TIM_DCR_DBL_1                         (((uint32_t)0x2 << TIM_DCR_DBL_Pos))
#define TIM_DCR_DBL_2                         (((uint32_t)0x4 << TIM_DCR_DBL_Pos))
#define TIM_DCR_DBL_3                         (((uint32_t)0x8 << TIM_DCR_DBL_Pos))
#define TIM_DCR_DBL_4                         (((uint32_t)0x10 << TIM_DCR_DBL_Pos))
#define TIM_DCR_DBA_Pos                       ((uint32_t)0)                     /* DMA base address */
#define TIM_DCR_DBA_Mask                      (((uint32_t)0x1F) << 0)
#define TIM_DCR_DBA                           TIM_DCR_DBA_Mask
#define TIM_DCR_DBA_0                         (((uint32_t)0x1))
#define TIM_DCR_DBA_1                         (((uint32_t)0x2))
#define TIM_DCR_DBA_2                         (((uint32_t)0x4))
#define TIM_DCR_DBA_3                         (((uint32_t)0x8))
#define TIM_DCR_DBA_4                         (((uint32_t)0x10))

/************************************* TIM->DMAR  ***************************************/
#define TIM_DMAR_DMAB_Pos                     ((uint32_t)0)                     /* DMA register for burst accesses */
#define TIM_DMAR_DMAB_Mask                    (((uint32_t)0xFFFF) << 0)
#define TIM_DMAR_DMAB                         TIM_DMAR_DMAB_Mask
#define TIM_DMAR_DMAR_Pos                     ((uint32_t)0)                     /* DMA register for burst accesses */
#define TIM_DMAR_DMAR_Mask                    (((uint32_t)0xFFFF) << 0)
#define TIM_DMAR_DMAR                         TIM_DMAR_DMAR_Mask

/************************************** TIM->OR  ****************************************/
#define TIM_OR_RMP_Pos                        ((uint32_t)0)                     /* Timer input 1 remap */
#define TIM_OR_RMP_Mask                       (((uint32_t)0x03) << 0)
#define TIM_OR_RMP                            TIM_OR_RMP_Mask
#define TIM_OR_RMP_0                          (((uint32_t)0x1))
#define TIM_OR_RMP_1                          (((uint32_t)0x2))

/*****************************************************************************************
*                                     Peripheral NVIC                                    *
*****************************************************************************************/
typedef struct{
  __IO uint32_t ISER;                   /* Interrupt Set Enable Register */
       uint16_t RESERVED1[62];
  __IO uint32_t ICER;                   /* Interrupt Clear Enable Register */
       uint16_t RESERVED2[62];
  __IO uint32_t ISPR;                   /* Interrupt Set-Pending Register */
       uint16_t RESERVED3[62];
  __IO uint32_t ICPR;                   /* Interrupt Clear-Pending Register */
       uint16_t RESERVED4[190];
  __IO uint32_t IPR0;                   /* Interrupt Priority Register 0 */
  __IO uint32_t IPR1;                   /* Interrupt Priority Register 1 */
  __IO uint32_t IPR2;                   /* Interrupt Priority Register 2 */
  __IO uint32_t IPR3;                   /* Interrupt Priority Register 3 */
  __IO uint32_t IPR4;                   /* Interrupt Priority Register 4 */
  __IO uint32_t IPR5;                   /* Interrupt Priority Register 5 */
  __IO uint32_t IPR6;                   /* Interrupt Priority Register 6 */
  __IO uint32_t IPR7;                   /* Interrupt Priority Register 7 */
}NVIC_TypeDef;

/************************************* NVIC->ISER  **************************************/
#define NVIC_ISER_SETENA_Pos                  ((uint32_t)0)                     /* SETENA */
#define NVIC_ISER_SETENA_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define NVIC_ISER_SETENA                      NVIC_ISER_SETENA_Mask

/************************************* NVIC->ICER  **************************************/
#define NVIC_ICER_CLRENA_Pos                  ((uint32_t)0)                     /* CLRENA */
#define NVIC_ICER_CLRENA_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define NVIC_ICER_CLRENA                      NVIC_ICER_CLRENA_Mask

/************************************* NVIC->ISPR  **************************************/
#define NVIC_ISPR_SETPEND_Pos                 ((uint32_t)0)                     /* SETPEND */
#define NVIC_ISPR_SETPEND_Mask                (((uint32_t)0xFFFFFFFF) << 0)
#define NVIC_ISPR_SETPEND                     NVIC_ISPR_SETPEND_Mask

/************************************* NVIC->ICPR  **************************************/
#define NVIC_ICPR_CLRPEND_Pos                 ((uint32_t)0)                     /* CLRPEND */
#define NVIC_ICPR_CLRPEND_Mask                (((uint32_t)0xFFFFFFFF) << 0)
#define NVIC_ICPR_CLRPEND                     NVIC_ICPR_CLRPEND_Mask

/************************************* NVIC->IPR0  **************************************/
#define NVIC_IPR0_PRI_00_Pos                  ((uint32_t)6)                     /* PRI_00 */
#define NVIC_IPR0_PRI_00_Mask                 (((uint32_t)0x03) << 6)
#define NVIC_IPR0_PRI_00                      NVIC_IPR0_PRI_00_Mask
#define NVIC_IPR0_PRI_00_0                    (((uint32_t)0x1 << NVIC_IPR0_PRI_00_Pos))
#define NVIC_IPR0_PRI_00_1                    (((uint32_t)0x2 << NVIC_IPR0_PRI_00_Pos))
#define NVIC_IPR0_PRI_01_Pos                  ((uint32_t)14)                    /* PRI_01 */
#define NVIC_IPR0_PRI_01_Mask                 (((uint32_t)0x03) << 14)
#define NVIC_IPR0_PRI_01                      NVIC_IPR0_PRI_01_Mask
#define NVIC_IPR0_PRI_01_0                    (((uint32_t)0x1 << NVIC_IPR0_PRI_01_Pos))
#define NVIC_IPR0_PRI_01_1                    (((uint32_t)0x2 << NVIC_IPR0_PRI_01_Pos))
#define NVIC_IPR0_PRI_02_Pos                  ((uint32_t)22)                    /* PRI_02 */
#define NVIC_IPR0_PRI_02_Mask                 (((uint32_t)0x03) << 22)
#define NVIC_IPR0_PRI_02                      NVIC_IPR0_PRI_02_Mask
#define NVIC_IPR0_PRI_02_0                    (((uint32_t)0x1 << NVIC_IPR0_PRI_02_Pos))
#define NVIC_IPR0_PRI_02_1                    (((uint32_t)0x2 << NVIC_IPR0_PRI_02_Pos))
#define NVIC_IPR0_PRI_03_Pos                  ((uint32_t)30)                    /* PRI_03 */
#define NVIC_IPR0_PRI_03_Mask                 (((uint32_t)0x03) << 30)
#define NVIC_IPR0_PRI_03                      NVIC_IPR0_PRI_03_Mask
#define NVIC_IPR0_PRI_03_0                    (((uint32_t)0x1 << NVIC_IPR0_PRI_03_Pos))
#define NVIC_IPR0_PRI_03_1                    (((uint32_t)0x2 << NVIC_IPR0_PRI_03_Pos))

/************************************* NVIC->IPR1  **************************************/
#define NVIC_IPR1_PRI_40_Pos                  ((uint32_t)6)                     /* PRI_40 */
#define NVIC_IPR1_PRI_40_Mask                 (((uint32_t)0x03) << 6)
#define NVIC_IPR1_PRI_40                      NVIC_IPR1_PRI_40_Mask
#define NVIC_IPR1_PRI_40_0                    (((uint32_t)0x1 << NVIC_IPR1_PRI_40_Pos))
#define NVIC_IPR1_PRI_40_1                    (((uint32_t)0x2 << NVIC_IPR1_PRI_40_Pos))
#define NVIC_IPR1_PRI_41_Pos                  ((uint32_t)14)                    /* PRI_41 */
#define NVIC_IPR1_PRI_41_Mask                 (((uint32_t)0x03) << 14)
#define NVIC_IPR1_PRI_41                      NVIC_IPR1_PRI_41_Mask
#define NVIC_IPR1_PRI_41_0                    (((uint32_t)0x1 << NVIC_IPR1_PRI_41_Pos))
#define NVIC_IPR1_PRI_41_1                    (((uint32_t)0x2 << NVIC_IPR1_PRI_41_Pos))
#define NVIC_IPR1_PRI_42_Pos                  ((uint32_t)22)                    /* PRI_42 */
#define NVIC_IPR1_PRI_42_Mask                 (((uint32_t)0x03) << 22)
#define NVIC_IPR1_PRI_42                      NVIC_IPR1_PRI_42_Mask
#define NVIC_IPR1_PRI_42_0                    (((uint32_t)0x1 << NVIC_IPR1_PRI_42_Pos))
#define NVIC_IPR1_PRI_42_1                    (((uint32_t)0x2 << NVIC_IPR1_PRI_42_Pos))
#define NVIC_IPR1_PRI_43_Pos                  ((uint32_t)30)                    /* PRI_43 */
#define NVIC_IPR1_PRI_43_Mask                 (((uint32_t)0x03) << 30)
#define NVIC_IPR1_PRI_43                      NVIC_IPR1_PRI_43_Mask
#define NVIC_IPR1_PRI_43_0                    (((uint32_t)0x1 << NVIC_IPR1_PRI_43_Pos))
#define NVIC_IPR1_PRI_43_1                    (((uint32_t)0x2 << NVIC_IPR1_PRI_43_Pos))

/************************************* NVIC->IPR2  **************************************/
#define NVIC_IPR2_PRI_80_Pos                  ((uint32_t)6)                     /* PRI_80 */
#define NVIC_IPR2_PRI_80_Mask                 (((uint32_t)0x03) << 6)
#define NVIC_IPR2_PRI_80                      NVIC_IPR2_PRI_80_Mask
#define NVIC_IPR2_PRI_80_0                    (((uint32_t)0x1 << NVIC_IPR2_PRI_80_Pos))
#define NVIC_IPR2_PRI_80_1                    (((uint32_t)0x2 << NVIC_IPR2_PRI_80_Pos))
#define NVIC_IPR2_PRI_81_Pos                  ((uint32_t)14)                    /* PRI_81 */
#define NVIC_IPR2_PRI_81_Mask                 (((uint32_t)0x03) << 14)
#define NVIC_IPR2_PRI_81                      NVIC_IPR2_PRI_81_Mask
#define NVIC_IPR2_PRI_81_0                    (((uint32_t)0x1 << NVIC_IPR2_PRI_81_Pos))
#define NVIC_IPR2_PRI_81_1                    (((uint32_t)0x2 << NVIC_IPR2_PRI_81_Pos))
#define NVIC_IPR2_PRI_82_Pos                  ((uint32_t)22)                    /* PRI_82 */
#define NVIC_IPR2_PRI_82_Mask                 (((uint32_t)0x03) << 22)
#define NVIC_IPR2_PRI_82                      NVIC_IPR2_PRI_82_Mask
#define NVIC_IPR2_PRI_82_0                    (((uint32_t)0x1 << NVIC_IPR2_PRI_82_Pos))
#define NVIC_IPR2_PRI_82_1                    (((uint32_t)0x2 << NVIC_IPR2_PRI_82_Pos))
#define NVIC_IPR2_PRI_83_Pos                  ((uint32_t)30)                    /* PRI_83 */
#define NVIC_IPR2_PRI_83_Mask                 (((uint32_t)0x03) << 30)
#define NVIC_IPR2_PRI_83                      NVIC_IPR2_PRI_83_Mask
#define NVIC_IPR2_PRI_83_0                    (((uint32_t)0x1 << NVIC_IPR2_PRI_83_Pos))
#define NVIC_IPR2_PRI_83_1                    (((uint32_t)0x2 << NVIC_IPR2_PRI_83_Pos))

/************************************* NVIC->IPR3  **************************************/
#define NVIC_IPR3_PRI_120_Pos                 ((uint32_t)6)                     /* PRI_120 */
#define NVIC_IPR3_PRI_120_Mask                (((uint32_t)0x03) << 6)
#define NVIC_IPR3_PRI_120                     NVIC_IPR3_PRI_120_Mask
#define NVIC_IPR3_PRI_120_0                   (((uint32_t)0x1 << NVIC_IPR3_PRI_120_Pos))
#define NVIC_IPR3_PRI_120_1                   (((uint32_t)0x2 << NVIC_IPR3_PRI_120_Pos))
#define NVIC_IPR3_PRI_121_Pos                 ((uint32_t)14)                    /* PRI_121 */
#define NVIC_IPR3_PRI_121_Mask                (((uint32_t)0x03) << 14)
#define NVIC_IPR3_PRI_121                     NVIC_IPR3_PRI_121_Mask
#define NVIC_IPR3_PRI_121_0                   (((uint32_t)0x1 << NVIC_IPR3_PRI_121_Pos))
#define NVIC_IPR3_PRI_121_1                   (((uint32_t)0x2 << NVIC_IPR3_PRI_121_Pos))
#define NVIC_IPR3_PRI_122_Pos                 ((uint32_t)22)                    /* PRI_122 */
#define NVIC_IPR3_PRI_122_Mask                (((uint32_t)0x03) << 22)
#define NVIC_IPR3_PRI_122                     NVIC_IPR3_PRI_122_Mask
#define NVIC_IPR3_PRI_122_0                   (((uint32_t)0x1 << NVIC_IPR3_PRI_122_Pos))
#define NVIC_IPR3_PRI_122_1                   (((uint32_t)0x2 << NVIC_IPR3_PRI_122_Pos))
#define NVIC_IPR3_PRI_123_Pos                 ((uint32_t)30)                    /* PRI_123 */
#define NVIC_IPR3_PRI_123_Mask                (((uint32_t)0x03) << 30)
#define NVIC_IPR3_PRI_123                     NVIC_IPR3_PRI_123_Mask
#define NVIC_IPR3_PRI_123_0                   (((uint32_t)0x1 << NVIC_IPR3_PRI_123_Pos))
#define NVIC_IPR3_PRI_123_1                   (((uint32_t)0x2 << NVIC_IPR3_PRI_123_Pos))

/************************************* NVIC->IPR4  **************************************/
#define NVIC_IPR4_PRI_160_Pos                 ((uint32_t)6)                     /* PRI_160 */
#define NVIC_IPR4_PRI_160_Mask                (((uint32_t)0x03) << 6)
#define NVIC_IPR4_PRI_160                     NVIC_IPR4_PRI_160_Mask
#define NVIC_IPR4_PRI_160_0                   (((uint32_t)0x1 << NVIC_IPR4_PRI_160_Pos))
#define NVIC_IPR4_PRI_160_1                   (((uint32_t)0x2 << NVIC_IPR4_PRI_160_Pos))
#define NVIC_IPR4_PRI_161_Pos                 ((uint32_t)14)                    /* PRI_161 */
#define NVIC_IPR4_PRI_161_Mask                (((uint32_t)0x03) << 14)
#define NVIC_IPR4_PRI_161                     NVIC_IPR4_PRI_161_Mask
#define NVIC_IPR4_PRI_161_0                   (((uint32_t)0x1 << NVIC_IPR4_PRI_161_Pos))
#define NVIC_IPR4_PRI_161_1                   (((uint32_t)0x2 << NVIC_IPR4_PRI_161_Pos))
#define NVIC_IPR4_PRI_162_Pos                 ((uint32_t)22)                    /* PRI_162 */
#define NVIC_IPR4_PRI_162_Mask                (((uint32_t)0x03) << 22)
#define NVIC_IPR4_PRI_162                     NVIC_IPR4_PRI_162_Mask
#define NVIC_IPR4_PRI_162_0                   (((uint32_t)0x1 << NVIC_IPR4_PRI_162_Pos))
#define NVIC_IPR4_PRI_162_1                   (((uint32_t)0x2 << NVIC_IPR4_PRI_162_Pos))
#define NVIC_IPR4_PRI_163_Pos                 ((uint32_t)30)                    /* PRI_163 */
#define NVIC_IPR4_PRI_163_Mask                (((uint32_t)0x03) << 30)
#define NVIC_IPR4_PRI_163                     NVIC_IPR4_PRI_163_Mask
#define NVIC_IPR4_PRI_163_0                   (((uint32_t)0x1 << NVIC_IPR4_PRI_163_Pos))
#define NVIC_IPR4_PRI_163_1                   (((uint32_t)0x2 << NVIC_IPR4_PRI_163_Pos))

/************************************* NVIC->IPR5  **************************************/
#define NVIC_IPR5_PRI_200_Pos                 ((uint32_t)6)                     /* PRI_200 */
#define NVIC_IPR5_PRI_200_Mask                (((uint32_t)0x03) << 6)
#define NVIC_IPR5_PRI_200                     NVIC_IPR5_PRI_200_Mask
#define NVIC_IPR5_PRI_200_0                   (((uint32_t)0x1 << NVIC_IPR5_PRI_200_Pos))
#define NVIC_IPR5_PRI_200_1                   (((uint32_t)0x2 << NVIC_IPR5_PRI_200_Pos))
#define NVIC_IPR5_PRI_201_Pos                 ((uint32_t)14)                    /* PRI_201 */
#define NVIC_IPR5_PRI_201_Mask                (((uint32_t)0x03) << 14)
#define NVIC_IPR5_PRI_201                     NVIC_IPR5_PRI_201_Mask
#define NVIC_IPR5_PRI_201_0                   (((uint32_t)0x1 << NVIC_IPR5_PRI_201_Pos))
#define NVIC_IPR5_PRI_201_1                   (((uint32_t)0x2 << NVIC_IPR5_PRI_201_Pos))
#define NVIC_IPR5_PRI_202_Pos                 ((uint32_t)22)                    /* PRI_202 */
#define NVIC_IPR5_PRI_202_Mask                (((uint32_t)0x03) << 22)
#define NVIC_IPR5_PRI_202                     NVIC_IPR5_PRI_202_Mask
#define NVIC_IPR5_PRI_202_0                   (((uint32_t)0x1 << NVIC_IPR5_PRI_202_Pos))
#define NVIC_IPR5_PRI_202_1                   (((uint32_t)0x2 << NVIC_IPR5_PRI_202_Pos))
#define NVIC_IPR5_PRI_203_Pos                 ((uint32_t)30)                    /* PRI_203 */
#define NVIC_IPR5_PRI_203_Mask                (((uint32_t)0x03) << 30)
#define NVIC_IPR5_PRI_203                     NVIC_IPR5_PRI_203_Mask
#define NVIC_IPR5_PRI_203_0                   (((uint32_t)0x1 << NVIC_IPR5_PRI_203_Pos))
#define NVIC_IPR5_PRI_203_1                   (((uint32_t)0x2 << NVIC_IPR5_PRI_203_Pos))

/************************************* NVIC->IPR6  **************************************/
#define NVIC_IPR6_PRI_240_Pos                 ((uint32_t)6)                     /* PRI_240 */
#define NVIC_IPR6_PRI_240_Mask                (((uint32_t)0x03) << 6)
#define NVIC_IPR6_PRI_240                     NVIC_IPR6_PRI_240_Mask
#define NVIC_IPR6_PRI_240_0                   (((uint32_t)0x1 << NVIC_IPR6_PRI_240_Pos))
#define NVIC_IPR6_PRI_240_1                   (((uint32_t)0x2 << NVIC_IPR6_PRI_240_Pos))
#define NVIC_IPR6_PRI_241_Pos                 ((uint32_t)14)                    /* PRI_241 */
#define NVIC_IPR6_PRI_241_Mask                (((uint32_t)0x03) << 14)
#define NVIC_IPR6_PRI_241                     NVIC_IPR6_PRI_241_Mask
#define NVIC_IPR6_PRI_241_0                   (((uint32_t)0x1 << NVIC_IPR6_PRI_241_Pos))
#define NVIC_IPR6_PRI_241_1                   (((uint32_t)0x2 << NVIC_IPR6_PRI_241_Pos))
#define NVIC_IPR6_PRI_242_Pos                 ((uint32_t)22)                    /* PRI_242 */
#define NVIC_IPR6_PRI_242_Mask                (((uint32_t)0x03) << 22)
#define NVIC_IPR6_PRI_242                     NVIC_IPR6_PRI_242_Mask
#define NVIC_IPR6_PRI_242_0                   (((uint32_t)0x1 << NVIC_IPR6_PRI_242_Pos))
#define NVIC_IPR6_PRI_242_1                   (((uint32_t)0x2 << NVIC_IPR6_PRI_242_Pos))
#define NVIC_IPR6_PRI_243_Pos                 ((uint32_t)30)                    /* PRI_243 */
#define NVIC_IPR6_PRI_243_Mask                (((uint32_t)0x03) << 30)
#define NVIC_IPR6_PRI_243                     NVIC_IPR6_PRI_243_Mask
#define NVIC_IPR6_PRI_243_0                   (((uint32_t)0x1 << NVIC_IPR6_PRI_243_Pos))
#define NVIC_IPR6_PRI_243_1                   (((uint32_t)0x2 << NVIC_IPR6_PRI_243_Pos))

/************************************* NVIC->IPR7  **************************************/
#define NVIC_IPR7_PRI_280_Pos                 ((uint32_t)6)                     /* PRI_280 */
#define NVIC_IPR7_PRI_280_Mask                (((uint32_t)0x03) << 6)
#define NVIC_IPR7_PRI_280                     NVIC_IPR7_PRI_280_Mask
#define NVIC_IPR7_PRI_280_0                   (((uint32_t)0x1 << NVIC_IPR7_PRI_280_Pos))
#define NVIC_IPR7_PRI_280_1                   (((uint32_t)0x2 << NVIC_IPR7_PRI_280_Pos))
#define NVIC_IPR7_PRI_281_Pos                 ((uint32_t)14)                    /* PRI_281 */
#define NVIC_IPR7_PRI_281_Mask                (((uint32_t)0x03) << 14)
#define NVIC_IPR7_PRI_281                     NVIC_IPR7_PRI_281_Mask
#define NVIC_IPR7_PRI_281_0                   (((uint32_t)0x1 << NVIC_IPR7_PRI_281_Pos))
#define NVIC_IPR7_PRI_281_1                   (((uint32_t)0x2 << NVIC_IPR7_PRI_281_Pos))
#define NVIC_IPR7_PRI_282_Pos                 ((uint32_t)22)                    /* PRI_282 */
#define NVIC_IPR7_PRI_282_Mask                (((uint32_t)0x03) << 22)
#define NVIC_IPR7_PRI_282                     NVIC_IPR7_PRI_282_Mask
#define NVIC_IPR7_PRI_282_0                   (((uint32_t)0x1 << NVIC_IPR7_PRI_282_Pos))
#define NVIC_IPR7_PRI_282_1                   (((uint32_t)0x2 << NVIC_IPR7_PRI_282_Pos))
#define NVIC_IPR7_PRI_283_Pos                 ((uint32_t)30)                    /* PRI_283 */
#define NVIC_IPR7_PRI_283_Mask                (((uint32_t)0x03) << 30)
#define NVIC_IPR7_PRI_283                     NVIC_IPR7_PRI_283_Mask
#define NVIC_IPR7_PRI_283_0                   (((uint32_t)0x1 << NVIC_IPR7_PRI_283_Pos))
#define NVIC_IPR7_PRI_283_1                   (((uint32_t)0x2 << NVIC_IPR7_PRI_283_Pos))

/*****************************************************************************************
*                                     Peripheral DMA                                     *
*****************************************************************************************/
typedef struct{
  __I  uint32_t ISR;                    /* DMA interrupt status register (DMA_ISR) */
  __O  uint32_t IFCR;                   /* DMA interrupt flag clear register (DMA_IFCR) */
  __IO uint32_t CCR;                    /* DMA channel configuration register 1 (DMA_CCR) */
  __IO uint32_t CNDTR;                  /* DMA channel 1 number of data register */
  __IO uint32_t CPAR;                   /* DMA channel 1 peripheral address register */
  __IO uint32_t CMAR;                   /* DMA channel 1 memory address register */
}DMA_TypeDef;

/************************************** DMA->ISR  ***************************************/
#define DMA_ISR_GIF1_Pos                      ((uint32_t)0)                     /* Channel 1 Global interrupt flag */
#define DMA_ISR_GIF1_Mask                     (((uint32_t)0x01) << 0)
#define DMA_ISR_GIF1                          DMA_ISR_GIF1_Mask
#define DMA_ISR_TCIF1_Pos                     ((uint32_t)1)                     /* Channel 1 Transfer Complete flag */
#define DMA_ISR_TCIF1_Mask                    (((uint32_t)0x01) << 1)
#define DMA_ISR_TCIF1                         DMA_ISR_TCIF1_Mask
#define DMA_ISR_HTIF1_Pos                     ((uint32_t)2)                     /* Channel 1 Half Transfer Complete flag */
#define DMA_ISR_HTIF1_Mask                    (((uint32_t)0x01) << 2)
#define DMA_ISR_HTIF1                         DMA_ISR_HTIF1_Mask
#define DMA_ISR_TEIF1_Pos                     ((uint32_t)3)                     /* Channel 1 Transfer Error flag */
#define DMA_ISR_TEIF1_Mask                    (((uint32_t)0x01) << 3)
#define DMA_ISR_TEIF1                         DMA_ISR_TEIF1_Mask
#define DMA_ISR_GIF2_Pos                      ((uint32_t)4)                     /* Channel 2 Global interrupt flag */
#define DMA_ISR_GIF2_Mask                     (((uint32_t)0x01) << 4)
#define DMA_ISR_GIF2                          DMA_ISR_GIF2_Mask
#define DMA_ISR_TCIF2_Pos                     ((uint32_t)5)                     /* Channel 2 Transfer Complete flag */
#define DMA_ISR_TCIF2_Mask                    (((uint32_t)0x01) << 5)
#define DMA_ISR_TCIF2                         DMA_ISR_TCIF2_Mask
#define DMA_ISR_HTIF2_Pos                     ((uint32_t)6)                     /* Channel 2 Half Transfer Complete flag */
#define DMA_ISR_HTIF2_Mask                    (((uint32_t)0x01) << 6)
#define DMA_ISR_HTIF2                         DMA_ISR_HTIF2_Mask
#define DMA_ISR_TEIF2_Pos                     ((uint32_t)7)                     /* Channel 2 Transfer Error flag */
#define DMA_ISR_TEIF2_Mask                    (((uint32_t)0x01) << 7)
#define DMA_ISR_TEIF2                         DMA_ISR_TEIF2_Mask
#define DMA_ISR_GIF3_Pos                      ((uint32_t)8)                     /* Channel 3 Global interrupt flag */
#define DMA_ISR_GIF3_Mask                     (((uint32_t)0x01) << 8)
#define DMA_ISR_GIF3                          DMA_ISR_GIF3_Mask
#define DMA_ISR_TCIF3_Pos                     ((uint32_t)9)                     /* Channel 3 Transfer Complete flag */
#define DMA_ISR_TCIF3_Mask                    (((uint32_t)0x01) << 9)
#define DMA_ISR_TCIF3                         DMA_ISR_TCIF3_Mask
#define DMA_ISR_HTIF3_Pos                     ((uint32_t)10)                    /* Channel 3 Half Transfer Complete flag */
#define DMA_ISR_HTIF3_Mask                    (((uint32_t)0x01) << 10)
#define DMA_ISR_HTIF3                         DMA_ISR_HTIF3_Mask
#define DMA_ISR_TEIF3_Pos                     ((uint32_t)11)                    /* Channel 3 Transfer Error flag */
#define DMA_ISR_TEIF3_Mask                    (((uint32_t)0x01) << 11)
#define DMA_ISR_TEIF3                         DMA_ISR_TEIF3_Mask
#define DMA_ISR_GIF4_Pos                      ((uint32_t)12)                    /* Channel 4 Global interrupt flag */
#define DMA_ISR_GIF4_Mask                     (((uint32_t)0x01) << 12)
#define DMA_ISR_GIF4                          DMA_ISR_GIF4_Mask
#define DMA_ISR_TCIF4_Pos                     ((uint32_t)13)                    /* Channel 4 Transfer Complete flag */
#define DMA_ISR_TCIF4_Mask                    (((uint32_t)0x01) << 13)
#define DMA_ISR_TCIF4                         DMA_ISR_TCIF4_Mask
#define DMA_ISR_HTIF4_Pos                     ((uint32_t)14)                    /* Channel 4 Half Transfer Complete flag */
#define DMA_ISR_HTIF4_Mask                    (((uint32_t)0x01) << 14)
#define DMA_ISR_HTIF4                         DMA_ISR_HTIF4_Mask
#define DMA_ISR_TEIF4_Pos                     ((uint32_t)15)                    /* Channel 4 Transfer Error flag */
#define DMA_ISR_TEIF4_Mask                    (((uint32_t)0x01) << 15)
#define DMA_ISR_TEIF4                         DMA_ISR_TEIF4_Mask
#define DMA_ISR_GIF5_Pos                      ((uint32_t)16)                    /* Channel 5 Global interrupt flag */
#define DMA_ISR_GIF5_Mask                     (((uint32_t)0x01) << 16)
#define DMA_ISR_GIF5                          DMA_ISR_GIF5_Mask
#define DMA_ISR_TCIF5_Pos                     ((uint32_t)17)                    /* Channel 5 Transfer Complete flag */
#define DMA_ISR_TCIF5_Mask                    (((uint32_t)0x01) << 17)
#define DMA_ISR_TCIF5                         DMA_ISR_TCIF5_Mask
#define DMA_ISR_HTIF5_Pos                     ((uint32_t)18)                    /* Channel 5 Half Transfer Complete flag */
#define DMA_ISR_HTIF5_Mask                    (((uint32_t)0x01) << 18)
#define DMA_ISR_HTIF5                         DMA_ISR_HTIF5_Mask
#define DMA_ISR_TEIF5_Pos                     ((uint32_t)19)                    /* Channel 5 Transfer Error flag */
#define DMA_ISR_TEIF5_Mask                    (((uint32_t)0x01) << 19)
#define DMA_ISR_TEIF5                         DMA_ISR_TEIF5_Mask
#define DMA_ISR_GIF6_Pos                      ((uint32_t)20)                    /* Channel 6 Global interrupt flag */
#define DMA_ISR_GIF6_Mask                     (((uint32_t)0x01) << 20)
#define DMA_ISR_GIF6                          DMA_ISR_GIF6_Mask
#define DMA_ISR_TCIF6_Pos                     ((uint32_t)21)                    /* Channel 6 Transfer Complete flag */
#define DMA_ISR_TCIF6_Mask                    (((uint32_t)0x01) << 21)
#define DMA_ISR_TCIF6                         DMA_ISR_TCIF6_Mask
#define DMA_ISR_HTIF6_Pos                     ((uint32_t)22)                    /* Channel 6 Half Transfer Complete flag */
#define DMA_ISR_HTIF6_Mask                    (((uint32_t)0x01) << 22)
#define DMA_ISR_HTIF6                         DMA_ISR_HTIF6_Mask
#define DMA_ISR_TEIF6_Pos                     ((uint32_t)23)                    /* Channel 6 Transfer Error flag */
#define DMA_ISR_TEIF6_Mask                    (((uint32_t)0x01) << 23)
#define DMA_ISR_TEIF6                         DMA_ISR_TEIF6_Mask
#define DMA_ISR_GIF7_Pos                      ((uint32_t)24)                    /* Channel 7 Global interrupt flag */
#define DMA_ISR_GIF7_Mask                     (((uint32_t)0x01) << 24)
#define DMA_ISR_GIF7                          DMA_ISR_GIF7_Mask
#define DMA_ISR_TCIF7_Pos                     ((uint32_t)25)                    /* Channel 7 Transfer Complete flag */
#define DMA_ISR_TCIF7_Mask                    (((uint32_t)0x01) << 25)
#define DMA_ISR_TCIF7                         DMA_ISR_TCIF7_Mask
#define DMA_ISR_HTIF7_Pos                     ((uint32_t)26)                    /* Channel 7 Half Transfer Complete flag */
#define DMA_ISR_HTIF7_Mask                    (((uint32_t)0x01) << 26)
#define DMA_ISR_HTIF7                         DMA_ISR_HTIF7_Mask
#define DMA_ISR_TEIF7_Pos                     ((uint32_t)27)                    /* Channel 7 Transfer Error flag */
#define DMA_ISR_TEIF7_Mask                    (((uint32_t)0x01) << 27)
#define DMA_ISR_TEIF7                         DMA_ISR_TEIF7_Mask

/************************************* DMA->IFCR  ***************************************/
#define DMA_IFCR_CGIF1_Pos                    ((uint32_t)0)                     /* Channel 1 Global interrupt clear */
#define DMA_IFCR_CGIF1_Mask                   (((uint32_t)0x01) << 0)
#define DMA_IFCR_CGIF1                        DMA_IFCR_CGIF1_Mask
#define DMA_IFCR_CGIF2_Pos                    ((uint32_t)4)                     /* Channel 2 Global interrupt clear */
#define DMA_IFCR_CGIF2_Mask                   (((uint32_t)0x01) << 4)
#define DMA_IFCR_CGIF2                        DMA_IFCR_CGIF2_Mask
#define DMA_IFCR_CGIF3_Pos                    ((uint32_t)8)                     /* Channel 3 Global interrupt clear */
#define DMA_IFCR_CGIF3_Mask                   (((uint32_t)0x01) << 8)
#define DMA_IFCR_CGIF3                        DMA_IFCR_CGIF3_Mask
#define DMA_IFCR_CGIF4_Pos                    ((uint32_t)12)                    /* Channel 4 Global interrupt clear */
#define DMA_IFCR_CGIF4_Mask                   (((uint32_t)0x01) << 12)
#define DMA_IFCR_CGIF4                        DMA_IFCR_CGIF4_Mask
#define DMA_IFCR_CGIF5_Pos                    ((uint32_t)16)                    /* Channel 5 Global interrupt clear */
#define DMA_IFCR_CGIF5_Mask                   (((uint32_t)0x01) << 16)
#define DMA_IFCR_CGIF5                        DMA_IFCR_CGIF5_Mask
#define DMA_IFCR_CGIF6_Pos                    ((uint32_t)20)                    /* Channel 6 Global interrupt clear */
#define DMA_IFCR_CGIF6_Mask                   (((uint32_t)0x01) << 20)
#define DMA_IFCR_CGIF6                        DMA_IFCR_CGIF6_Mask
#define DMA_IFCR_CGIF7_Pos                    ((uint32_t)24)                    /* Channel 7 Global interrupt clear */
#define DMA_IFCR_CGIF7_Mask                   (((uint32_t)0x01) << 24)
#define DMA_IFCR_CGIF7                        DMA_IFCR_CGIF7_Mask
#define DMA_IFCR_CTCIF1_Pos                   ((uint32_t)1)                     /* Channel 1 Transfer Complete clear */
#define DMA_IFCR_CTCIF1_Mask                  (((uint32_t)0x01) << 1)
#define DMA_IFCR_CTCIF1                       DMA_IFCR_CTCIF1_Mask
#define DMA_IFCR_CTCIF2_Pos                   ((uint32_t)5)                     /* Channel 2 Transfer Complete clear */
#define DMA_IFCR_CTCIF2_Mask                  (((uint32_t)0x01) << 5)
#define DMA_IFCR_CTCIF2                       DMA_IFCR_CTCIF2_Mask
#define DMA_IFCR_CTCIF3_Pos                   ((uint32_t)9)                     /* Channel 3 Transfer Complete clear */
#define DMA_IFCR_CTCIF3_Mask                  (((uint32_t)0x01) << 9)
#define DMA_IFCR_CTCIF3                       DMA_IFCR_CTCIF3_Mask
#define DMA_IFCR_CTCIF4_Pos                   ((uint32_t)13)                    /* Channel 4 Transfer Complete clear */
#define DMA_IFCR_CTCIF4_Mask                  (((uint32_t)0x01) << 13)
#define DMA_IFCR_CTCIF4                       DMA_IFCR_CTCIF4_Mask
#define DMA_IFCR_CTCIF5_Pos                   ((uint32_t)17)                    /* Channel 5 Transfer Complete clear */
#define DMA_IFCR_CTCIF5_Mask                  (((uint32_t)0x01) << 17)
#define DMA_IFCR_CTCIF5                       DMA_IFCR_CTCIF5_Mask
#define DMA_IFCR_CTCIF6_Pos                   ((uint32_t)21)                    /* Channel 6 Transfer Complete clear */
#define DMA_IFCR_CTCIF6_Mask                  (((uint32_t)0x01) << 21)
#define DMA_IFCR_CTCIF6                       DMA_IFCR_CTCIF6_Mask
#define DMA_IFCR_CTCIF7_Pos                   ((uint32_t)25)                    /* Channel 7 Transfer Complete clear */
#define DMA_IFCR_CTCIF7_Mask                  (((uint32_t)0x01) << 25)
#define DMA_IFCR_CTCIF7                       DMA_IFCR_CTCIF7_Mask
#define DMA_IFCR_CHTIF1_Pos                   ((uint32_t)2)                     /* Channel 1 Half Transfer clear */
#define DMA_IFCR_CHTIF1_Mask                  (((uint32_t)0x01) << 2)
#define DMA_IFCR_CHTIF1                       DMA_IFCR_CHTIF1_Mask
#define DMA_IFCR_CHTIF2_Pos                   ((uint32_t)6)                     /* Channel 2 Half Transfer clear */
#define DMA_IFCR_CHTIF2_Mask                  (((uint32_t)0x01) << 6)
#define DMA_IFCR_CHTIF2                       DMA_IFCR_CHTIF2_Mask
#define DMA_IFCR_CHTIF3_Pos                   ((uint32_t)10)                    /* Channel 3 Half Transfer clear */
#define DMA_IFCR_CHTIF3_Mask                  (((uint32_t)0x01) << 10)
#define DMA_IFCR_CHTIF3                       DMA_IFCR_CHTIF3_Mask
#define DMA_IFCR_CHTIF4_Pos                   ((uint32_t)14)                    /* Channel 4 Half Transfer clear */
#define DMA_IFCR_CHTIF4_Mask                  (((uint32_t)0x01) << 14)
#define DMA_IFCR_CHTIF4                       DMA_IFCR_CHTIF4_Mask
#define DMA_IFCR_CHTIF5_Pos                   ((uint32_t)18)                    /* Channel 5 Half Transfer clear */
#define DMA_IFCR_CHTIF5_Mask                  (((uint32_t)0x01) << 18)
#define DMA_IFCR_CHTIF5                       DMA_IFCR_CHTIF5_Mask
#define DMA_IFCR_CHTIF6_Pos                   ((uint32_t)22)                    /* Channel 6 Half Transfer clear */
#define DMA_IFCR_CHTIF6_Mask                  (((uint32_t)0x01) << 22)
#define DMA_IFCR_CHTIF6                       DMA_IFCR_CHTIF6_Mask
#define DMA_IFCR_CHTIF7_Pos                   ((uint32_t)26)                    /* Channel 7 Half Transfer clear */
#define DMA_IFCR_CHTIF7_Mask                  (((uint32_t)0x01) << 26)
#define DMA_IFCR_CHTIF7                       DMA_IFCR_CHTIF7_Mask
#define DMA_IFCR_CTEIF1_Pos                   ((uint32_t)3)                     /* Channel 1 Transfer Error clear */
#define DMA_IFCR_CTEIF1_Mask                  (((uint32_t)0x01) << 3)
#define DMA_IFCR_CTEIF1                       DMA_IFCR_CTEIF1_Mask
#define DMA_IFCR_CTEIF2_Pos                   ((uint32_t)7)                     /* Channel 2 Transfer Error clear */
#define DMA_IFCR_CTEIF2_Mask                  (((uint32_t)0x01) << 7)
#define DMA_IFCR_CTEIF2                       DMA_IFCR_CTEIF2_Mask
#define DMA_IFCR_CTEIF3_Pos                   ((uint32_t)11)                    /* Channel 3 Transfer Error clear */
#define DMA_IFCR_CTEIF3_Mask                  (((uint32_t)0x01) << 11)
#define DMA_IFCR_CTEIF3                       DMA_IFCR_CTEIF3_Mask
#define DMA_IFCR_CTEIF4_Pos                   ((uint32_t)15)                    /* Channel 4 Transfer Error clear */
#define DMA_IFCR_CTEIF4_Mask                  (((uint32_t)0x01) << 15)
#define DMA_IFCR_CTEIF4                       DMA_IFCR_CTEIF4_Mask
#define DMA_IFCR_CTEIF5_Pos                   ((uint32_t)19)                    /* Channel 5 Transfer Error clear */
#define DMA_IFCR_CTEIF5_Mask                  (((uint32_t)0x01) << 19)
#define DMA_IFCR_CTEIF5                       DMA_IFCR_CTEIF5_Mask
#define DMA_IFCR_CTEIF6_Pos                   ((uint32_t)23)                    /* Channel 6 Transfer Error clear */
#define DMA_IFCR_CTEIF6_Mask                  (((uint32_t)0x01) << 23)
#define DMA_IFCR_CTEIF6                       DMA_IFCR_CTEIF6_Mask
#define DMA_IFCR_CTEIF7_Pos                   ((uint32_t)27)                    /* Channel 7 Transfer Error clear */
#define DMA_IFCR_CTEIF7_Mask                  (((uint32_t)0x01) << 27)
#define DMA_IFCR_CTEIF7                       DMA_IFCR_CTEIF7_Mask

/************************************** DMA->CCR  ***************************************/
#define DMA_CCR_EN_Pos                        ((uint32_t)0)                     /* Channel enable */
#define DMA_CCR_EN_Mask                       (((uint32_t)0x01) << 0)
#define DMA_CCR_EN                            DMA_CCR_EN_Mask
#define DMA_CCR_TCIE_Pos                      ((uint32_t)1)                     /* Transfer complete interrupt enable */
#define DMA_CCR_TCIE_Mask                     (((uint32_t)0x01) << 1)
#define DMA_CCR_TCIE                          DMA_CCR_TCIE_Mask
#define DMA_CCR_HTIE_Pos                      ((uint32_t)2)                     /* Half Transfer interrupt enable */
#define DMA_CCR_HTIE_Mask                     (((uint32_t)0x01) << 2)
#define DMA_CCR_HTIE                          DMA_CCR_HTIE_Mask
#define DMA_CCR_TEIE_Pos                      ((uint32_t)3)                     /* Transfer error interrupt enable */
#define DMA_CCR_TEIE_Mask                     (((uint32_t)0x01) << 3)
#define DMA_CCR_TEIE                          DMA_CCR_TEIE_Mask
#define DMA_CCR_DIR_Pos                       ((uint32_t)4)                     /* Data transfer direction */
#define DMA_CCR_DIR_Mask                      (((uint32_t)0x01) << 4)
#define DMA_CCR_DIR                           DMA_CCR_DIR_Mask
#define DMA_CCR_CIRC_Pos                      ((uint32_t)5)                     /* Circular mode */
#define DMA_CCR_CIRC_Mask                     (((uint32_t)0x01) << 5)
#define DMA_CCR_CIRC                          DMA_CCR_CIRC_Mask
#define DMA_CCR_PINC_Pos                      ((uint32_t)6)                     /* Peripheral increment mode */
#define DMA_CCR_PINC_Mask                     (((uint32_t)0x01) << 6)
#define DMA_CCR_PINC                          DMA_CCR_PINC_Mask
#define DMA_CCR_MINC_Pos                      ((uint32_t)7)                     /* Memory increment mode */
#define DMA_CCR_MINC_Mask                     (((uint32_t)0x01) << 7)
#define DMA_CCR_MINC                          DMA_CCR_MINC_Mask
#define DMA_CCR_PSIZE_Pos                     ((uint32_t)8)                     /* Peripheral size */
#define DMA_CCR_PSIZE_Mask                    (((uint32_t)0x03) << 8)
#define DMA_CCR_PSIZE                         DMA_CCR_PSIZE_Mask
#define DMA_CCR_PSIZE_0                       (((uint32_t)0x1 << DMA_CCR_PSIZE_Pos))
#define DMA_CCR_PSIZE_1                       (((uint32_t)0x2 << DMA_CCR_PSIZE_Pos))
#define DMA_CCR_MSIZE_Pos                     ((uint32_t)10)                    /* Memory size */
#define DMA_CCR_MSIZE_Mask                    (((uint32_t)0x03) << 10)
#define DMA_CCR_MSIZE                         DMA_CCR_MSIZE_Mask
#define DMA_CCR_MSIZE_0                       (((uint32_t)0x1 << DMA_CCR_MSIZE_Pos))
#define DMA_CCR_MSIZE_1                       (((uint32_t)0x2 << DMA_CCR_MSIZE_Pos))
#define DMA_CCR_PL_Pos                        ((uint32_t)12)                    /* Channel Priority level */
#define DMA_CCR_PL_Mask                       (((uint32_t)0x03) << 12)
#define DMA_CCR_PL                            DMA_CCR_PL_Mask
#define DMA_CCR_PL_0                          (((uint32_t)0x1 << DMA_CCR_PL_Pos))
#define DMA_CCR_PL_1                          (((uint32_t)0x2 << DMA_CCR_PL_Pos))
#define DMA_CCR_MEM2MEM_Pos                   ((uint32_t)14)                    /* Memory to memory mode */
#define DMA_CCR_MEM2MEM_Mask                  (((uint32_t)0x01) << 14)
#define DMA_CCR_MEM2MEM                       DMA_CCR_MEM2MEM_Mask

/************************************* DMA->CNDTR  **************************************/
#define DMA_CNDTR_NDT_Pos                     ((uint32_t)0)                     /* Number of data to transfer */
#define DMA_CNDTR_NDT_Mask                    (((uint32_t)0xFFFF) << 0)
#define DMA_CNDTR_NDT                         DMA_CNDTR_NDT_Mask

/************************************* DMA->CPAR  ***************************************/
#define DMA_CPAR_PA_Pos                       ((uint32_t)0)                     /* Peripheral address */
#define DMA_CPAR_PA_Mask                      (((uint32_t)0xFFFFFFFF) << 0)
#define DMA_CPAR_PA                           DMA_CPAR_PA_Mask

/************************************* DMA->CMAR  ***************************************/
#define DMA_CMAR_MA_Pos                       ((uint32_t)0)                     /* Memory address */
#define DMA_CMAR_MA_Mask                      (((uint32_t)0xFFFFFFFF) << 0)
#define DMA_CMAR_MA                           DMA_CMAR_MA_Mask

/*****************************************************************************************
*                                 Peripheral DMA_Channel                                 *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CCR;                    /* DMA channel configuration register 1 (DMA_CCR) */
  __IO uint32_t CNDTR;                  /* DMA channel 1 number of data register */
  __IO uint32_t CPAR;                   /* DMA channel 1 peripheral address register */
  __IO uint32_t CMAR;                   /* DMA channel 1 memory address register */
}DMA_Channel_TypeDef;

/********************************** DMA_Channel->CCR  ***********************************/
#define DMA_Channel_CCR_EN_Pos                ((uint32_t)0)                     /* Channel enable */
#define DMA_Channel_CCR_EN_Mask               (((uint32_t)0x01) << 0)
#define DMA_Channel_CCR_EN                    DMA_Channel_CCR_EN_Mask
#define DMA_Channel_CCR_TCIE_Pos              ((uint32_t)1)                     /* Transfer complete interrupt enable */
#define DMA_Channel_CCR_TCIE_Mask             (((uint32_t)0x01) << 1)
#define DMA_Channel_CCR_TCIE                  DMA_Channel_CCR_TCIE_Mask
#define DMA_Channel_CCR_HTIE_Pos              ((uint32_t)2)                     /* Half Transfer interrupt enable */
#define DMA_Channel_CCR_HTIE_Mask             (((uint32_t)0x01) << 2)
#define DMA_Channel_CCR_HTIE                  DMA_Channel_CCR_HTIE_Mask
#define DMA_Channel_CCR_TEIE_Pos              ((uint32_t)3)                     /* Transfer error interrupt enable */
#define DMA_Channel_CCR_TEIE_Mask             (((uint32_t)0x01) << 3)
#define DMA_Channel_CCR_TEIE                  DMA_Channel_CCR_TEIE_Mask
#define DMA_Channel_CCR_DIR_Pos               ((uint32_t)4)                     /* Data transfer direction */
#define DMA_Channel_CCR_DIR_Mask              (((uint32_t)0x01) << 4)
#define DMA_Channel_CCR_DIR                   DMA_Channel_CCR_DIR_Mask
#define DMA_Channel_CCR_CIRC_Pos              ((uint32_t)5)                     /* Circular mode */
#define DMA_Channel_CCR_CIRC_Mask             (((uint32_t)0x01) << 5)
#define DMA_Channel_CCR_CIRC                  DMA_Channel_CCR_CIRC_Mask
#define DMA_Channel_CCR_PINC_Pos              ((uint32_t)6)                     /* Peripheral increment mode */
#define DMA_Channel_CCR_PINC_Mask             (((uint32_t)0x01) << 6)
#define DMA_Channel_CCR_PINC                  DMA_Channel_CCR_PINC_Mask
#define DMA_Channel_CCR_MINC_Pos              ((uint32_t)7)                     /* Memory increment mode */
#define DMA_Channel_CCR_MINC_Mask             (((uint32_t)0x01) << 7)
#define DMA_Channel_CCR_MINC                  DMA_Channel_CCR_MINC_Mask
#define DMA_Channel_CCR_PSIZE_Pos             ((uint32_t)8)                     /* Peripheral size */
#define DMA_Channel_CCR_PSIZE_Mask            (((uint32_t)0x03) << 8)
#define DMA_Channel_CCR_PSIZE                 DMA_Channel_CCR_PSIZE_Mask
#define DMA_Channel_CCR_PSIZE_0               (((uint32_t)0x1 << DMA_Channel_CCR_PSIZE_Pos))
#define DMA_Channel_CCR_PSIZE_1               (((uint32_t)0x2 << DMA_Channel_CCR_PSIZE_Pos))
#define DMA_Channel_CCR_MSIZE_Pos             ((uint32_t)10)                    /* Memory size */
#define DMA_Channel_CCR_MSIZE_Mask            (((uint32_t)0x03) << 10)
#define DMA_Channel_CCR_MSIZE                 DMA_Channel_CCR_MSIZE_Mask
#define DMA_Channel_CCR_MSIZE_0               (((uint32_t)0x1 << DMA_Channel_CCR_MSIZE_Pos))
#define DMA_Channel_CCR_MSIZE_1               (((uint32_t)0x2 << DMA_Channel_CCR_MSIZE_Pos))
#define DMA_Channel_CCR_PL_Pos                ((uint32_t)12)                    /* Channel Priority level */
#define DMA_Channel_CCR_PL_Mask               (((uint32_t)0x03) << 12)
#define DMA_Channel_CCR_PL                    DMA_Channel_CCR_PL_Mask
#define DMA_Channel_CCR_PL_0                  (((uint32_t)0x1 << DMA_Channel_CCR_PL_Pos))
#define DMA_Channel_CCR_PL_1                  (((uint32_t)0x2 << DMA_Channel_CCR_PL_Pos))
#define DMA_Channel_CCR_MEM2MEM_Pos           ((uint32_t)14)                    /* Memory to memory mode */
#define DMA_Channel_CCR_MEM2MEM_Mask          (((uint32_t)0x01) << 14)
#define DMA_Channel_CCR_MEM2MEM               DMA_Channel_CCR_MEM2MEM_Mask

/********************************* DMA_Channel->CNDTR  **********************************/
#define DMA_Channel_CNDTR_NDT_Pos             ((uint32_t)0)                     /* Number of data to transfer */
#define DMA_Channel_CNDTR_NDT_Mask            (((uint32_t)0xFFFF) << 0)
#define DMA_Channel_CNDTR_NDT                 DMA_Channel_CNDTR_NDT_Mask

/********************************* DMA_Channel->CPAR  ***********************************/
#define DMA_Channel_CPAR_PA_Pos               ((uint32_t)0)                     /* Peripheral address */
#define DMA_Channel_CPAR_PA_Mask              (((uint32_t)0xFFFFFFFF) << 0)
#define DMA_Channel_CPAR_PA                   DMA_Channel_CPAR_PA_Mask

/********************************* DMA_Channel->CMAR  ***********************************/
#define DMA_Channel_CMAR_MA_Pos               ((uint32_t)0)                     /* Memory address */
#define DMA_Channel_CMAR_MA_Mask              (((uint32_t)0xFFFFFFFF) << 0)
#define DMA_Channel_CMAR_MA                   DMA_Channel_CMAR_MA_Mask

/*****************************************************************************************
*                                     Peripheral RCC                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR;                     /* Clock control register */
  __IO uint32_t CFGR;                   /* Clock configuration register (RCC_CFGR) */
  __IO uint32_t CIR;                    /* Clock interrupt register (RCC_CIR) */
  __IO uint32_t APB2RSTR;               /* APB2 peripheral reset register (RCC_APB2RSTR) */
  __IO uint32_t APB1RSTR;               /* APB1 peripheral reset register (RCC_APB1RSTR) */
  __IO uint32_t AHBENR;                 /* AHB Peripheral Clock enable register (RCC_AHBENR) */
  __IO uint32_t APB2ENR;                /* APB2 peripheral clock enable register (RCC_APB2ENR) */
  __IO uint32_t APB1ENR;                /* APB1 peripheral clock enable register (RCC_APB1ENR) */
  __IO uint32_t BDCR;                   /* Backup domain control register (RCC_BDCR) */
  __IO uint32_t CSR;                    /* Control/status register (RCC_CSR) */
  __IO uint32_t AHBRSTR;                /* AHB peripheral reset register */
  __IO uint32_t CFGR2;                  /* Clock configuration register 2 */
  __IO uint32_t CFGR3;                  /* Clock configuration register 3 */
  __IO uint32_t CR2;                    /* Clock control register 2 */
       uint16_t RESERVED1[84];
  __IO uint32_t HSECTL;                 /* HSE control register */
  __IO uint32_t PLLCTL;                 /* pll control register */
  __IO uint32_t CFGR4;                  /* Clock configuration register 4 */
  __IO uint32_t AHBENR2;                /* AHB Peripheral Clock Enable Register 2 */
       uint16_t RESERVED2[16];
  __IO uint32_t AHBRST2;                /* AHBRST2 */
  __IO uint32_t CFGR6;                  /* clok control register 6 */
       uint16_t RESERVED3[2];
  __IO uint32_t LSICTL;                 /* LSICTL */
}RCC_TypeDef;

/************************************** RCC->CR  ****************************************/
#define RCC_CR_HSION_Pos                      ((uint32_t)0)                     /* Internal High Speed clock enable */
#define RCC_CR_HSION_Mask                     (((uint32_t)0x01) << 0)
#define RCC_CR_HSION                          RCC_CR_HSION_Mask
#define RCC_CR_HSIRDY_Pos                     ((uint32_t)1)                     /* Internal High Speed clock ready flag */
#define RCC_CR_HSIRDY_Mask                    (((uint32_t)0x01) << 1)
#define RCC_CR_HSIRDY                         RCC_CR_HSIRDY_Mask
#define RCC_CR_HSITRIM_Pos                    ((uint32_t)3)                     /* Internal High Speed clock trimming */
#define RCC_CR_HSITRIM_Mask                   (((uint32_t)0x1F) << 3)
#define RCC_CR_HSITRIM                        RCC_CR_HSITRIM_Mask
#define RCC_CR_HSITRIM_0                      (((uint32_t)0x1 << RCC_CR_HSITRIM_Pos))
#define RCC_CR_HSITRIM_1                      (((uint32_t)0x2 << RCC_CR_HSITRIM_Pos))
#define RCC_CR_HSITRIM_2                      (((uint32_t)0x4 << RCC_CR_HSITRIM_Pos))
#define RCC_CR_HSITRIM_3                      (((uint32_t)0x8 << RCC_CR_HSITRIM_Pos))
#define RCC_CR_HSITRIM_4                      (((uint32_t)0x10 << RCC_CR_HSITRIM_Pos))
#define RCC_CR_HSICAL_Pos                     ((uint32_t)8)                     /* Internal High Speed clock Calibration */
#define RCC_CR_HSICAL_Mask                    (((uint32_t)0xFF) << 8)
#define RCC_CR_HSICAL                         RCC_CR_HSICAL_Mask
#define RCC_CR_HSICAL_0                       (((uint32_t)0x1 << RCC_CR_HSICAL_Pos))
#define RCC_CR_HSICAL_1                       (((uint32_t)0x2 << RCC_CR_HSICAL_Pos))
#define RCC_CR_HSICAL_2                       (((uint32_t)0x4 << RCC_CR_HSICAL_Pos))
#define RCC_CR_HSICAL_3                       (((uint32_t)0x8 << RCC_CR_HSICAL_Pos))
#define RCC_CR_HSICAL_4                       (((uint32_t)0x10 << RCC_CR_HSICAL_Pos))
#define RCC_CR_HSICAL_5                       (((uint32_t)0x20 << RCC_CR_HSICAL_Pos))
#define RCC_CR_HSICAL_6                       (((uint32_t)0x40 << RCC_CR_HSICAL_Pos))
#define RCC_CR_HSICAL_7                       (((uint32_t)0x80 << RCC_CR_HSICAL_Pos))
#define RCC_CR_HSEON_Pos                      ((uint32_t)16)                    /* External High Speed clock enable */
#define RCC_CR_HSEON_Mask                     (((uint32_t)0x01) << 16)
#define RCC_CR_HSEON                          RCC_CR_HSEON_Mask
#define RCC_CR_HSERDY_Pos                     ((uint32_t)17)                    /* External High Speed clock ready flag */
#define RCC_CR_HSERDY_Mask                    (((uint32_t)0x01) << 17)
#define RCC_CR_HSERDY                         RCC_CR_HSERDY_Mask
#define RCC_CR_HSEBYP_Pos                     ((uint32_t)18)                    /* External High Speed clock Bypass */
#define RCC_CR_HSEBYP_Mask                    (((uint32_t)0x01) << 18)
#define RCC_CR_HSEBYP                         RCC_CR_HSEBYP_Mask
#define RCC_CR_CSSON_Pos                      ((uint32_t)19)                    /* Clock Security System enable */
#define RCC_CR_CSSON_Mask                     (((uint32_t)0x01) << 19)
#define RCC_CR_CSSON                          RCC_CR_CSSON_Mask
#define RCC_CR_PLLON_Pos                      ((uint32_t)24)                    /* PLL enable */
#define RCC_CR_PLLON_Mask                     (((uint32_t)0x01) << 24)
#define RCC_CR_PLLON                          RCC_CR_PLLON_Mask
#define RCC_CR_PLLRDY_Pos                     ((uint32_t)25)                    /* PLL clock ready flag */
#define RCC_CR_PLLRDY_Mask                    (((uint32_t)0x01) << 25)
#define RCC_CR_PLLRDY                         RCC_CR_PLLRDY_Mask

/************************************* RCC->CFGR  ***************************************/
#define RCC_CFGR_SW_Pos                       ((uint32_t)0)                     /* System clock Switch */
#define RCC_CFGR_SW_Mask                      (((uint32_t)0x03) << 0)
#define RCC_CFGR_SW                           RCC_CFGR_SW_Mask
#define RCC_CFGR_SW_0                         (((uint32_t)0x1))
#define RCC_CFGR_SW_1                         (((uint32_t)0x2))
#define RCC_CFGR_SWS_Pos                      ((uint32_t)2)                     /* System Clock Switch Status */
#define RCC_CFGR_SWS_Mask                     (((uint32_t)0x03) << 2)
#define RCC_CFGR_SWS                          RCC_CFGR_SWS_Mask
#define RCC_CFGR_SWS_0                        (((uint32_t)0x1 << RCC_CFGR_SWS_Pos))
#define RCC_CFGR_SWS_1                        (((uint32_t)0x2 << RCC_CFGR_SWS_Pos))
#define RCC_CFGR_HPRE_Pos                     ((uint32_t)4)                     /* AHB prescaler */
#define RCC_CFGR_HPRE_Mask                    (((uint32_t)0x0F) << 4)
#define RCC_CFGR_HPRE                         RCC_CFGR_HPRE_Mask
#define RCC_CFGR_HPRE_0                       (((uint32_t)0x1 << RCC_CFGR_HPRE_Pos))
#define RCC_CFGR_HPRE_1                       (((uint32_t)0x2 << RCC_CFGR_HPRE_Pos))
#define RCC_CFGR_HPRE_2                       (((uint32_t)0x4 << RCC_CFGR_HPRE_Pos))
#define RCC_CFGR_HPRE_3                       (((uint32_t)0x8 << RCC_CFGR_HPRE_Pos))
#define RCC_CFGR_PPRE_Pos                     ((uint32_t)8)                     /* APB Low speed prescaler (APB1) */
#define RCC_CFGR_PPRE_Mask                    (((uint32_t)0x07) << 8)
#define RCC_CFGR_PPRE                         RCC_CFGR_PPRE_Mask
#define RCC_CFGR_PPRE_0                       (((uint32_t)0x1 << RCC_CFGR_PPRE_Pos))
#define RCC_CFGR_PPRE_1                       (((uint32_t)0x2 << RCC_CFGR_PPRE_Pos))
#define RCC_CFGR_PPRE_2                       (((uint32_t)0x4 << RCC_CFGR_PPRE_Pos))
#define RCC_CFGR_PLLSRC_Pos                   ((uint32_t)16)                    /* PLL entry clock source */
#define RCC_CFGR_PLLSRC_Mask                  (((uint32_t)0x01) << 16)
#define RCC_CFGR_PLLSRC                       RCC_CFGR_PLLSRC_Mask
#define RCC_CFGR_PLLXTPRE_Pos                 ((uint32_t)17)                    /* HSE divider for PLL entry */
#define RCC_CFGR_PLLXTPRE_Mask                (((uint32_t)0x01) << 17)
#define RCC_CFGR_PLLXTPRE                     RCC_CFGR_PLLXTPRE_Mask
#define RCC_CFGR_PLLMUL_Pos                   ((uint32_t)18)                    /* PLL Multiplication Factor */
#define RCC_CFGR_PLLMUL_Mask                  (((uint32_t)0x0F) << 18)
#define RCC_CFGR_PLLMUL                       RCC_CFGR_PLLMUL_Mask
#define RCC_CFGR_PLLMUL_0                     (((uint32_t)0x1 << RCC_CFGR_PLLMUL_Pos))
#define RCC_CFGR_PLLMUL_1                     (((uint32_t)0x2 << RCC_CFGR_PLLMUL_Pos))
#define RCC_CFGR_PLLMUL_2                     (((uint32_t)0x4 << RCC_CFGR_PLLMUL_Pos))
#define RCC_CFGR_PLLMUL_3                     (((uint32_t)0x8 << RCC_CFGR_PLLMUL_Pos))
#define RCC_CFGR_MCO_Pos                      ((uint32_t)24)                    /* Microcontroller clock output */
#define RCC_CFGR_MCO_Mask                     (((uint32_t)0x07) << 24)
#define RCC_CFGR_MCO                          RCC_CFGR_MCO_Mask
#define RCC_CFGR_MCO_0                        (((uint32_t)0x1 << RCC_CFGR_MCO_Pos))
#define RCC_CFGR_MCO_1                        (((uint32_t)0x2 << RCC_CFGR_MCO_Pos))
#define RCC_CFGR_MCO_2                        (((uint32_t)0x4 << RCC_CFGR_MCO_Pos))
#define RCC_CFGR_MCOPRE_Pos                   ((uint32_t)28)                    /* Microcontroller Clock Output Prescaler */
#define RCC_CFGR_MCOPRE_Mask                  (((uint32_t)0x07) << 28)
#define RCC_CFGR_MCOPRE                       RCC_CFGR_MCOPRE_Mask
#define RCC_CFGR_MCOPRE_0                     (((uint32_t)0x1 << RCC_CFGR_MCOPRE_Pos))
#define RCC_CFGR_MCOPRE_1                     (((uint32_t)0x2 << RCC_CFGR_MCOPRE_Pos))
#define RCC_CFGR_MCOPRE_2                     (((uint32_t)0x4 << RCC_CFGR_MCOPRE_Pos))
#define RCC_CFGR_PLLNODIV_Pos                 ((uint32_t)31)                    /* PLL clock not divided for MCO */
#define RCC_CFGR_PLLNODIV_Mask                (((uint32_t)0x01) << 31)
#define RCC_CFGR_PLLNODIV                     RCC_CFGR_PLLNODIV_Mask

/************************************** RCC->CIR  ***************************************/
#define RCC_CIR_LSIRDYF_Pos                   ((uint32_t)0)                     /* LSI Ready Interrupt flag */
#define RCC_CIR_LSIRDYF_Mask                  (((uint32_t)0x01) << 0)
#define RCC_CIR_LSIRDYF                       RCC_CIR_LSIRDYF_Mask
#define RCC_CIR_LSERDYF_Pos                   ((uint32_t)1)                     /* LSE Ready Interrupt flag */
#define RCC_CIR_LSERDYF_Mask                  (((uint32_t)0x01) << 1)
#define RCC_CIR_LSERDYF                       RCC_CIR_LSERDYF_Mask
#define RCC_CIR_HSIRDYF_Pos                   ((uint32_t)2)                     /* HSI Ready Interrupt flag */
#define RCC_CIR_HSIRDYF_Mask                  (((uint32_t)0x01) << 2)
#define RCC_CIR_HSIRDYF                       RCC_CIR_HSIRDYF_Mask
#define RCC_CIR_HSERDYF_Pos                   ((uint32_t)3)                     /* HSE Ready Interrupt flag */
#define RCC_CIR_HSERDYF_Mask                  (((uint32_t)0x01) << 3)
#define RCC_CIR_HSERDYF                       RCC_CIR_HSERDYF_Mask
#define RCC_CIR_PLLRDYF_Pos                   ((uint32_t)4)                     /* PLL Ready Interrupt flag */
#define RCC_CIR_PLLRDYF_Mask                  (((uint32_t)0x01) << 4)
#define RCC_CIR_PLLRDYF                       RCC_CIR_PLLRDYF_Mask
#define RCC_CIR_HSI14RDYF_Pos                 ((uint32_t)5)                     /* HSI14 ready interrupt flag */
#define RCC_CIR_HSI14RDYF_Mask                (((uint32_t)0x01) << 5)
#define RCC_CIR_HSI14RDYF                     RCC_CIR_HSI14RDYF_Mask
#define RCC_CIR_CSSHSEF_Pos                   ((uint32_t)7)                     /* Clock Security System Interrupt flag */
#define RCC_CIR_CSSHSEF_Mask                  (((uint32_t)0x01) << 7)
#define RCC_CIR_CSSHSEF                       RCC_CIR_CSSHSEF_Mask
#define RCC_CIR_LSIRDYIE_Pos                  ((uint32_t)8)                     /* LSI Ready Interrupt Enable */
#define RCC_CIR_LSIRDYIE_Mask                 (((uint32_t)0x01) << 8)
#define RCC_CIR_LSIRDYIE                      RCC_CIR_LSIRDYIE_Mask
#define RCC_CIR_LSERDYIE_Pos                  ((uint32_t)9)                     /* LSE Ready Interrupt Enable */
#define RCC_CIR_LSERDYIE_Mask                 (((uint32_t)0x01) << 9)
#define RCC_CIR_LSERDYIE                      RCC_CIR_LSERDYIE_Mask
#define RCC_CIR_HSIRDYIE_Pos                  ((uint32_t)10)                    /* HSI Ready Interrupt Enable */
#define RCC_CIR_HSIRDYIE_Mask                 (((uint32_t)0x01) << 10)
#define RCC_CIR_HSIRDYIE                      RCC_CIR_HSIRDYIE_Mask
#define RCC_CIR_HSERDYIE_Pos                  ((uint32_t)11)                    /* HSE Ready Interrupt Enable */
#define RCC_CIR_HSERDYIE_Mask                 (((uint32_t)0x01) << 11)
#define RCC_CIR_HSERDYIE                      RCC_CIR_HSERDYIE_Mask
#define RCC_CIR_PLLRDYIE_Pos                  ((uint32_t)12)                    /* PLL Ready Interrupt Enable */
#define RCC_CIR_PLLRDYIE_Mask                 (((uint32_t)0x01) << 12)
#define RCC_CIR_PLLRDYIE                      RCC_CIR_PLLRDYIE_Mask
#define RCC_CIR_HSI14RDYE_Pos                 ((uint32_t)13)                    /* HSI14 ready interrupt enable */
#define RCC_CIR_HSI14RDYE_Mask                (((uint32_t)0x01) << 13)
#define RCC_CIR_HSI14RDYE                     RCC_CIR_HSI14RDYE_Mask
#define RCC_CIR_LSIFAILIE_Pos                 ((uint32_t)15)                    /* LSI Fail Interrupt  */
#define RCC_CIR_LSIFAILIE_Mask                (((uint32_t)0x01) << 15)
#define RCC_CIR_LSIFAILIE                     RCC_CIR_LSIFAILIE_Mask
#define RCC_CIR_LSIRDYC_Pos                   ((uint32_t)16)                    /* LSI Ready Interrupt Clear */
#define RCC_CIR_LSIRDYC_Mask                  (((uint32_t)0x01) << 16)
#define RCC_CIR_LSIRDYC                       RCC_CIR_LSIRDYC_Mask
#define RCC_CIR_LSERDYC_Pos                   ((uint32_t)17)                    /* LSE Ready Interrupt Clear */
#define RCC_CIR_LSERDYC_Mask                  (((uint32_t)0x01) << 17)
#define RCC_CIR_LSERDYC                       RCC_CIR_LSERDYC_Mask
#define RCC_CIR_HSIRDYC_Pos                   ((uint32_t)18)                    /* HSI Ready Interrupt Clear */
#define RCC_CIR_HSIRDYC_Mask                  (((uint32_t)0x01) << 18)
#define RCC_CIR_HSIRDYC                       RCC_CIR_HSIRDYC_Mask
#define RCC_CIR_HSERDYC_Pos                   ((uint32_t)19)                    /* HSE Ready Interrupt Clear */
#define RCC_CIR_HSERDYC_Mask                  (((uint32_t)0x01) << 19)
#define RCC_CIR_HSERDYC                       RCC_CIR_HSERDYC_Mask
#define RCC_CIR_PLLRDYC_Pos                   ((uint32_t)20)                    /* PLL Ready Interrupt Clear */
#define RCC_CIR_PLLRDYC_Mask                  (((uint32_t)0x01) << 20)
#define RCC_CIR_PLLRDYC                       RCC_CIR_PLLRDYC_Mask
#define RCC_CIR_HSI14RDYC_Pos                 ((uint32_t)21)                    /* HSI 14 MHz Ready Interrupt Clear */
#define RCC_CIR_HSI14RDYC_Mask                (((uint32_t)0x01) << 21)
#define RCC_CIR_HSI14RDYC                     RCC_CIR_HSI14RDYC_Mask
#define RCC_CIR_CSSHSEC_Pos                   ((uint32_t)23)                    /* Clock security system interrupt clear */
#define RCC_CIR_CSSHSEC_Mask                  (((uint32_t)0x01) << 23)
#define RCC_CIR_CSSHSEC                       RCC_CIR_CSSHSEC_Mask
#define RCC_CIR_CSSLSEF_Pos                   ((uint32_t)30)                    /* Clock Security System Interrupt flag */
#define RCC_CIR_CSSLSEF_Mask                  (((uint32_t)0x01) << 30)
#define RCC_CIR_CSSLSEF                       RCC_CIR_CSSLSEF_Mask
#define RCC_CIR_CSSLSEC_Pos                   ((uint32_t)31)                    /* Clock security system interrupt clear */
#define RCC_CIR_CSSLSEC_Mask                  (((uint32_t)0x01) << 31)
#define RCC_CIR_CSSLSEC                       RCC_CIR_CSSLSEC_Mask

/*********************************** RCC->APB2RSTR  *************************************/
#define RCC_APB2RSTR_SYSCFGRST_Pos            ((uint32_t)0)                     /* SYSCFG and COMP reset */
#define RCC_APB2RSTR_SYSCFGRST_Mask           (((uint32_t)0x01) << 0)
#define RCC_APB2RSTR_SYSCFGRST                RCC_APB2RSTR_SYSCFGRST_Mask
#define RCC_APB2RSTR_ADCRST_Pos               ((uint32_t)9)                     /* ADC interface reset */
#define RCC_APB2RSTR_ADCRST_Mask              (((uint32_t)0x01) << 9)
#define RCC_APB2RSTR_ADCRST                   RCC_APB2RSTR_ADCRST_Mask
#define RCC_APB2RSTR_TIM1RST_Pos              ((uint32_t)11)                    /* TIM1 timer reset */
#define RCC_APB2RSTR_TIM1RST_Mask             (((uint32_t)0x01) << 11)
#define RCC_APB2RSTR_TIM1RST                  RCC_APB2RSTR_TIM1RST_Mask
#define RCC_APB2RSTR_SPI1RST_Pos              ((uint32_t)12)                    /* SPI 1 reset */
#define RCC_APB2RSTR_SPI1RST_Mask             (((uint32_t)0x01) << 12)
#define RCC_APB2RSTR_SPI1RST                  RCC_APB2RSTR_SPI1RST_Mask
#define RCC_APB2RSTR_USART1RST_Pos            ((uint32_t)14)                    /* USART1 reset */
#define RCC_APB2RSTR_USART1RST_Mask           (((uint32_t)0x01) << 14)
#define RCC_APB2RSTR_USART1RST                RCC_APB2RSTR_USART1RST_Mask
#define RCC_APB2RSTR_TIM15RST_Pos             ((uint32_t)16)                    /* TIM15 timer reset */
#define RCC_APB2RSTR_TIM15RST_Mask            (((uint32_t)0x01) << 16)
#define RCC_APB2RSTR_TIM15RST                 RCC_APB2RSTR_TIM15RST_Mask
#define RCC_APB2RSTR_TIM16RST_Pos             ((uint32_t)17)                    /* TIM16 timer reset */
#define RCC_APB2RSTR_TIM16RST_Mask            (((uint32_t)0x01) << 17)
#define RCC_APB2RSTR_TIM16RST                 RCC_APB2RSTR_TIM16RST_Mask
#define RCC_APB2RSTR_TIM17RST_Pos             ((uint32_t)18)                    /* TIM17 timer reset */
#define RCC_APB2RSTR_TIM17RST_Mask            (((uint32_t)0x01) << 18)
#define RCC_APB2RSTR_TIM17RST                 RCC_APB2RSTR_TIM17RST_Mask
#define RCC_APB2RSTR_DBGMCURST_Pos            ((uint32_t)22)                    /* Debug MCU reset */
#define RCC_APB2RSTR_DBGMCURST_Mask           (((uint32_t)0x01) << 22)
#define RCC_APB2RSTR_DBGMCURST                RCC_APB2RSTR_DBGMCURST_Mask
#define RCC_APB2RSTR_COMPRST_Pos              ((uint32_t)28)                    /* COMP reset */
#define RCC_APB2RSTR_COMPRST_Mask             (((uint32_t)0x01) << 28)
#define RCC_APB2RSTR_COMPRST                  RCC_APB2RSTR_COMPRST_Mask

/*********************************** RCC->APB1RSTR  *************************************/
#define RCC_APB1RSTR_TIM2RST_Pos              ((uint32_t)0)                     /* Timer 2 reset */
#define RCC_APB1RSTR_TIM2RST_Mask             (((uint32_t)0x01) << 0)
#define RCC_APB1RSTR_TIM2RST                  RCC_APB1RSTR_TIM2RST_Mask
#define RCC_APB1RSTR_TIM3RST_Pos              ((uint32_t)1)                     /* Timer 3 reset */
#define RCC_APB1RSTR_TIM3RST_Mask             (((uint32_t)0x01) << 1)
#define RCC_APB1RSTR_TIM3RST                  RCC_APB1RSTR_TIM3RST_Mask
#define RCC_APB1RSTR_TIM6RST_Pos              ((uint32_t)4)                     /* Timer 6 reset */
#define RCC_APB1RSTR_TIM6RST_Mask             (((uint32_t)0x01) << 4)
#define RCC_APB1RSTR_TIM6RST                  RCC_APB1RSTR_TIM6RST_Mask
#define RCC_APB1RSTR_TIM14RST_Pos             ((uint32_t)8)                     /* Timer 14 reset */
#define RCC_APB1RSTR_TIM14RST_Mask            (((uint32_t)0x01) << 8)
#define RCC_APB1RSTR_TIM14RST                 RCC_APB1RSTR_TIM14RST_Mask
#define RCC_APB1RSTR_WWDGRST_Pos              ((uint32_t)11)                    /* Window watchdog reset */
#define RCC_APB1RSTR_WWDGRST_Mask             (((uint32_t)0x01) << 11)
#define RCC_APB1RSTR_WWDGRST                  RCC_APB1RSTR_WWDGRST_Mask
#define RCC_APB1RSTR_SPI2RST_Pos              ((uint32_t)14)                    /* SPI2 reset */
#define RCC_APB1RSTR_SPI2RST_Mask             (((uint32_t)0x01) << 14)
#define RCC_APB1RSTR_SPI2RST                  RCC_APB1RSTR_SPI2RST_Mask
#define RCC_APB1RSTR_USART2RST_Pos            ((uint32_t)17)                    /* USART 2 reset */
#define RCC_APB1RSTR_USART2RST_Mask           (((uint32_t)0x01) << 17)
#define RCC_APB1RSTR_USART2RST                RCC_APB1RSTR_USART2RST_Mask
#define RCC_APB1RSTR_I2C1RST_Pos              ((uint32_t)21)                    /* I2C1 reset */
#define RCC_APB1RSTR_I2C1RST_Mask             (((uint32_t)0x01) << 21)
#define RCC_APB1RSTR_I2C1RST                  RCC_APB1RSTR_I2C1RST_Mask
#define RCC_APB1RSTR_I2C2RST_Pos              ((uint32_t)22)                    /* I2C2 reset */
#define RCC_APB1RSTR_I2C2RST_Mask             (((uint32_t)0x01) << 22)
#define RCC_APB1RSTR_I2C2RST                  RCC_APB1RSTR_I2C2RST_Mask
#define RCC_APB1RSTR_LPUARTRST_Pos            ((uint32_t)24)                    /* LPUART reset */
#define RCC_APB1RSTR_LPUARTRST_Mask           (((uint32_t)0x01) << 24)
#define RCC_APB1RSTR_LPUARTRST                RCC_APB1RSTR_LPUARTRST_Mask
#define RCC_APB1RSTR_CANRST_Pos               ((uint32_t)25)                    /* CAN reset */
#define RCC_APB1RSTR_CANRST_Mask              (((uint32_t)0x01) << 25)
#define RCC_APB1RSTR_CANRST                   RCC_APB1RSTR_CANRST_Mask
#define RCC_APB1RSTR_PWRRST_Pos               ((uint32_t)28)                    /* Power interface reset */
#define RCC_APB1RSTR_PWRRST_Mask              (((uint32_t)0x01) << 28)
#define RCC_APB1RSTR_PWRRST                   RCC_APB1RSTR_PWRRST_Mask
#define RCC_APB1RSTR_LPTIM1RST_Pos            ((uint32_t)31)                    /* LPTIM1 reset */
#define RCC_APB1RSTR_LPTIM1RST_Mask           (((uint32_t)0x01) << 31)
#define RCC_APB1RSTR_LPTIM1RST                RCC_APB1RSTR_LPTIM1RST_Mask

/************************************ RCC->AHBENR  **************************************/
#define RCC_AHBENR_DMAEN_Pos                  ((uint32_t)0)                     /* DMA1 clock enable */
#define RCC_AHBENR_DMAEN_Mask                 (((uint32_t)0x01) << 0)
#define RCC_AHBENR_DMAEN                      RCC_AHBENR_DMAEN_Mask
#define RCC_AHBENR_SRAMEN_Pos                 ((uint32_t)2)                     /* SRAM interface clock enable */
#define RCC_AHBENR_SRAMEN_Mask                (((uint32_t)0x01) << 2)
#define RCC_AHBENR_SRAMEN                     RCC_AHBENR_SRAMEN_Mask
#define RCC_AHBENR_FLITFEN_Pos                ((uint32_t)4)                     /* FLITF clock enable */
#define RCC_AHBENR_FLITFEN_Mask               (((uint32_t)0x01) << 4)
#define RCC_AHBENR_FLITFEN                    RCC_AHBENR_FLITFEN_Mask
#define RCC_AHBENR_CRCEN_Pos                  ((uint32_t)6)                     /* CRC clock enable */
#define RCC_AHBENR_CRCEN_Mask                 (((uint32_t)0x01) << 6)
#define RCC_AHBENR_CRCEN                      RCC_AHBENR_CRCEN_Mask
#define RCC_AHBENR_DVSQEN_Pos                 ((uint32_t)8)                     /* DIVSQRT clock enable */
#define RCC_AHBENR_DVSQEN_Mask                (((uint32_t)0x01) << 8)
#define RCC_AHBENR_DVSQEN                     RCC_AHBENR_DVSQEN_Mask
#define RCC_AHBENR_IOPAEN_Pos                 ((uint32_t)17)                    /* I/O port A clock enable */
#define RCC_AHBENR_IOPAEN_Mask                (((uint32_t)0x01) << 17)
#define RCC_AHBENR_IOPAEN                     RCC_AHBENR_IOPAEN_Mask
#define RCC_AHBENR_IOPBEN_Pos                 ((uint32_t)18)                    /* I/O port B clock enable */
#define RCC_AHBENR_IOPBEN_Mask                (((uint32_t)0x01) << 18)
#define RCC_AHBENR_IOPBEN                     RCC_AHBENR_IOPBEN_Mask
#define RCC_AHBENR_IOPCEN_Pos                 ((uint32_t)19)                    /* I/O port C clock enable */
#define RCC_AHBENR_IOPCEN_Mask                (((uint32_t)0x01) << 19)
#define RCC_AHBENR_IOPCEN                     RCC_AHBENR_IOPCEN_Mask
#define RCC_AHBENR_IOPDEN_Pos                 ((uint32_t)20)                    /* I/O port D clock enable */
#define RCC_AHBENR_IOPDEN_Mask                (((uint32_t)0x01) << 20)
#define RCC_AHBENR_IOPDEN                     RCC_AHBENR_IOPDEN_Mask
#define RCC_AHBENR_IOPFEN_Pos                 ((uint32_t)22)                    /* I/O port F clock enable */
#define RCC_AHBENR_IOPFEN_Mask                (((uint32_t)0x01) << 22)
#define RCC_AHBENR_IOPFEN                     RCC_AHBENR_IOPFEN_Mask
#define RCC_AHBENR_CRYPTEN_Pos                ((uint32_t)24)                    /* CRYPTEN AES */
#define RCC_AHBENR_CRYPTEN_Mask               (((uint32_t)0x01) << 24)
#define RCC_AHBENR_CRYPTEN                    RCC_AHBENR_CRYPTEN_Mask
#define RCC_AHBENR_RNGEN_Pos                  ((uint32_t)25)                    /* RNGEN */
#define RCC_AHBENR_RNGEN_Mask                 (((uint32_t)0x01) << 25)
#define RCC_AHBENR_RNGEN                      RCC_AHBENR_RNGEN_Mask

/************************************ RCC->APB2ENR  *************************************/
#define RCC_APB2ENR_SYSCFGEN_Pos              ((uint32_t)0)                     /* SYSCFG clock enable */
#define RCC_APB2ENR_SYSCFGEN_Mask             (((uint32_t)0x01) << 0)
#define RCC_APB2ENR_SYSCFGEN                  RCC_APB2ENR_SYSCFGEN_Mask
#define RCC_APB2ENR_ADCEN_Pos                 ((uint32_t)9)                     /* ADC 1 interface clock enable */
#define RCC_APB2ENR_ADCEN_Mask                (((uint32_t)0x01) << 9)
#define RCC_APB2ENR_ADCEN                     RCC_APB2ENR_ADCEN_Mask
#define RCC_APB2ENR_TIM1EN_Pos                ((uint32_t)11)                    /* TIM1 Timer clock enable */
#define RCC_APB2ENR_TIM1EN_Mask               (((uint32_t)0x01) << 11)
#define RCC_APB2ENR_TIM1EN                    RCC_APB2ENR_TIM1EN_Mask
#define RCC_APB2ENR_SPI1EN_Pos                ((uint32_t)12)                    /* SPI 1 clock enable */
#define RCC_APB2ENR_SPI1EN_Mask               (((uint32_t)0x01) << 12)
#define RCC_APB2ENR_SPI1EN                    RCC_APB2ENR_SPI1EN_Mask
#define RCC_APB2ENR_USART1EN_Pos              ((uint32_t)14)                    /* USART1 clock enable */
#define RCC_APB2ENR_USART1EN_Mask             (((uint32_t)0x01) << 14)
#define RCC_APB2ENR_USART1EN                  RCC_APB2ENR_USART1EN_Mask
#define RCC_APB2ENR_TIM15EN_Pos               ((uint32_t)16)                    /* TIM15 timer clock enable */
#define RCC_APB2ENR_TIM15EN_Mask              (((uint32_t)0x01) << 16)
#define RCC_APB2ENR_TIM15EN                   RCC_APB2ENR_TIM15EN_Mask
#define RCC_APB2ENR_TIM16EN_Pos               ((uint32_t)17)                    /* TIM16 timer clock enable */
#define RCC_APB2ENR_TIM16EN_Mask              (((uint32_t)0x01) << 17)
#define RCC_APB2ENR_TIM16EN                   RCC_APB2ENR_TIM16EN_Mask
#define RCC_APB2ENR_TIM17EN_Pos               ((uint32_t)18)                    /* TIM17 timer clock enable */
#define RCC_APB2ENR_TIM17EN_Mask              (((uint32_t)0x01) << 18)
#define RCC_APB2ENR_TIM17EN                   RCC_APB2ENR_TIM17EN_Mask
#define RCC_APB2ENR_DBGMCUEN_Pos              ((uint32_t)22)                    /* MCU debug module clock enable */
#define RCC_APB2ENR_DBGMCUEN_Mask             (((uint32_t)0x01) << 22)
#define RCC_APB2ENR_DBGMCUEN                  RCC_APB2ENR_DBGMCUEN_Mask

/************************************ RCC->APB1ENR  *************************************/
#define RCC_APB1ENR_TIM2EN_Pos                ((uint32_t)0)                     /* Timer 2 clock enable */
#define RCC_APB1ENR_TIM2EN_Mask               (((uint32_t)0x01) << 0)
#define RCC_APB1ENR_TIM2EN                    RCC_APB1ENR_TIM2EN_Mask
#define RCC_APB1ENR_TIM3EN_Pos                ((uint32_t)1)                     /* Timer 3 clock enable */
#define RCC_APB1ENR_TIM3EN_Mask               (((uint32_t)0x01) << 1)
#define RCC_APB1ENR_TIM3EN                    RCC_APB1ENR_TIM3EN_Mask
#define RCC_APB1ENR_TIM6EN_Pos                ((uint32_t)4)                     /* Timer 6 clock enable */
#define RCC_APB1ENR_TIM6EN_Mask               (((uint32_t)0x01) << 4)
#define RCC_APB1ENR_TIM6EN                    RCC_APB1ENR_TIM6EN_Mask
#define RCC_APB1ENR_TIM14EN_Pos               ((uint32_t)8)                     /* Timer 14 clock enable */
#define RCC_APB1ENR_TIM14EN_Mask              (((uint32_t)0x01) << 8)
#define RCC_APB1ENR_TIM14EN                   RCC_APB1ENR_TIM14EN_Mask
#define RCC_APB1ENR_WWDGEN_Pos                ((uint32_t)11)                    /* Window watchdog clock enable */
#define RCC_APB1ENR_WWDGEN_Mask               (((uint32_t)0x01) << 11)
#define RCC_APB1ENR_WWDGEN                    RCC_APB1ENR_WWDGEN_Mask
#define RCC_APB1ENR_SPI2EN_Pos                ((uint32_t)14)                    /* SPI 2 clock enable */
#define RCC_APB1ENR_SPI2EN_Mask               (((uint32_t)0x01) << 14)
#define RCC_APB1ENR_SPI2EN                    RCC_APB1ENR_SPI2EN_Mask
#define RCC_APB1ENR_USART2EN_Pos              ((uint32_t)17)                    /* USART 2 clock enable */
#define RCC_APB1ENR_USART2EN_Mask             (((uint32_t)0x01) << 17)
#define RCC_APB1ENR_USART2EN                  RCC_APB1ENR_USART2EN_Mask
#define RCC_APB1ENR_I2C1EN_Pos                ((uint32_t)21)                    /* I2C 1 clock enable */
#define RCC_APB1ENR_I2C1EN_Mask               (((uint32_t)0x01) << 21)
#define RCC_APB1ENR_I2C1EN                    RCC_APB1ENR_I2C1EN_Mask
#define RCC_APB1ENR_I2C2EN_Pos                ((uint32_t)22)                    /* I2C 2 clock enable */
#define RCC_APB1ENR_I2C2EN_Mask               (((uint32_t)0x01) << 22)
#define RCC_APB1ENR_I2C2EN                    RCC_APB1ENR_I2C2EN_Mask
#define RCC_APB1ENR_LPUARTEN_Pos              ((uint32_t)24)                    /* LPUART clock enable */
#define RCC_APB1ENR_LPUARTEN_Mask             (((uint32_t)0x01) << 24)
#define RCC_APB1ENR_LPUARTEN                  RCC_APB1ENR_LPUARTEN_Mask
#define RCC_APB1ENR_CANEN_Pos                 ((uint32_t)25)                    /* CAN clock enable */
#define RCC_APB1ENR_CANEN_Mask                (((uint32_t)0x01) << 25)
#define RCC_APB1ENR_CANEN                     RCC_APB1ENR_CANEN_Mask
#define RCC_APB1ENR_PWREN_Pos                 ((uint32_t)28)                    /* Power interface clock enable */
#define RCC_APB1ENR_PWREN_Mask                (((uint32_t)0x01) << 28)
#define RCC_APB1ENR_PWREN                     RCC_APB1ENR_PWREN_Mask
#define RCC_APB1ENR_LPTIMEN_Pos               ((uint32_t)31)                    /* LPTIM clock       enable */
#define RCC_APB1ENR_LPTIMEN_Mask              (((uint32_t)0x01) << 31)
#define RCC_APB1ENR_LPTIMEN                   RCC_APB1ENR_LPTIMEN_Mask

/************************************* RCC->BDCR  ***************************************/
#define RCC_BDCR_LSEON_Pos                    ((uint32_t)0)                     /* External Low Speed oscillator enable */
#define RCC_BDCR_LSEON_Mask                   (((uint32_t)0x01) << 0)
#define RCC_BDCR_LSEON                        RCC_BDCR_LSEON_Mask
#define RCC_BDCR_LSERDY_Pos                   ((uint32_t)1)                     /* External Low Speed oscillator ready */
#define RCC_BDCR_LSERDY_Mask                  (((uint32_t)0x01) << 1)
#define RCC_BDCR_LSERDY                       RCC_BDCR_LSERDY_Mask
#define RCC_BDCR_LSEBYP_Pos                   ((uint32_t)2)                     /* External Low Speed oscillator bypass */
#define RCC_BDCR_LSEBYP_Mask                  (((uint32_t)0x01) << 2)
#define RCC_BDCR_LSEBYP                       RCC_BDCR_LSEBYP_Mask
#define RCC_BDCR_LSEDRV_Pos                   ((uint32_t)3)                     /* LSE oscillator drive capability */
#define RCC_BDCR_LSEDRV_Mask                  (((uint32_t)0x03) << 3)
#define RCC_BDCR_LSEDRV                       RCC_BDCR_LSEDRV_Mask
#define RCC_BDCR_LSEDRV_0                     (((uint32_t)0x1 << RCC_BDCR_LSEDRV_Pos))
#define RCC_BDCR_LSEDRV_1                     (((uint32_t)0x2 << RCC_BDCR_LSEDRV_Pos))
#define RCC_BDCR_RTCSEL_Pos                   ((uint32_t)8)                     /* RTC clock source selection */
#define RCC_BDCR_RTCSEL_Mask                  (((uint32_t)0x03) << 8)
#define RCC_BDCR_RTCSEL                       RCC_BDCR_RTCSEL_Mask
#define RCC_BDCR_RTCSEL_0                     (((uint32_t)0x1 << RCC_BDCR_RTCSEL_Pos))
#define RCC_BDCR_RTCSEL_1                     (((uint32_t)0x2 << RCC_BDCR_RTCSEL_Pos))
#define RCC_BDCR_RTCEN_Pos                    ((uint32_t)15)                    /* RTC clock enable */
#define RCC_BDCR_RTCEN_Mask                   (((uint32_t)0x01) << 15)
#define RCC_BDCR_RTCEN                        RCC_BDCR_RTCEN_Mask
#define RCC_BDCR_BDRST_Pos                    ((uint32_t)16)                    /* Backup domain software reset */
#define RCC_BDCR_BDRST_Mask                   (((uint32_t)0x01) << 16)
#define RCC_BDCR_BDRST                        RCC_BDCR_BDRST_Mask

/************************************** RCC->CSR  ***************************************/
#define RCC_CSR_LSION_Pos                     ((uint32_t)0)                     /* Internal low speed oscillator enable */
#define RCC_CSR_LSION_Mask                    (((uint32_t)0x01) << 0)
#define RCC_CSR_LSION                         RCC_CSR_LSION_Mask
#define RCC_CSR_LSIRDY_Pos                    ((uint32_t)1)                     /* Internal low speed oscillator ready */
#define RCC_CSR_LSIRDY_Mask                   (((uint32_t)0x01) << 1)
#define RCC_CSR_LSIRDY                        RCC_CSR_LSIRDY_Mask
#define RCC_CSR_V15PWRREST_Pos                ((uint32_t)23)                    /* 1.5V COREVCC reset flag */
#define RCC_CSR_V15PWRREST_Mask               (((uint32_t)0x01) << 23)
#define RCC_CSR_V15PWRREST                    RCC_CSR_V15PWRREST_Mask
#define RCC_CSR_RMVF_Pos                      ((uint32_t)24)                    /* Remove reset flag */
#define RCC_CSR_RMVF_Mask                     (((uint32_t)0x01) << 24)
#define RCC_CSR_RMVF                          RCC_CSR_RMVF_Mask
#define RCC_CSR_OBLRSTF_Pos                   ((uint32_t)25)                    /* Option byte loader reset flag */
#define RCC_CSR_OBLRSTF_Mask                  (((uint32_t)0x01) << 25)
#define RCC_CSR_OBLRSTF                       RCC_CSR_OBLRSTF_Mask
#define RCC_CSR_PINRSTF_Pos                   ((uint32_t)26)                    /* PIN reset flag */
#define RCC_CSR_PINRSTF_Mask                  (((uint32_t)0x01) << 26)
#define RCC_CSR_PINRSTF                       RCC_CSR_PINRSTF_Mask
#define RCC_CSR_PORRSTF_Pos                   ((uint32_t)27)                    /* POR/PDR reset flag */
#define RCC_CSR_PORRSTF_Mask                  (((uint32_t)0x01) << 27)
#define RCC_CSR_PORRSTF                       RCC_CSR_PORRSTF_Mask
#define RCC_CSR_SFTRSTF_Pos                   ((uint32_t)28)                    /* Software reset flag */
#define RCC_CSR_SFTRSTF_Mask                  (((uint32_t)0x01) << 28)
#define RCC_CSR_SFTRSTF                       RCC_CSR_SFTRSTF_Mask
#define RCC_CSR_IWDGRSTF_Pos                  ((uint32_t)29)                    /* Independent watchdog reset flag */
#define RCC_CSR_IWDGRSTF_Mask                 (((uint32_t)0x01) << 29)
#define RCC_CSR_IWDGRSTF                      RCC_CSR_IWDGRSTF_Mask
#define RCC_CSR_WWDGRSTF_Pos                  ((uint32_t)30)                    /* Window watchdog reset flag */
#define RCC_CSR_WWDGRSTF_Mask                 (((uint32_t)0x01) << 30)
#define RCC_CSR_WWDGRSTF                      RCC_CSR_WWDGRSTF_Mask
#define RCC_CSR_LPWRRSTF_Pos                  ((uint32_t)31)                    /* Low-power reset flag */
#define RCC_CSR_LPWRRSTF_Mask                 (((uint32_t)0x01) << 31)
#define RCC_CSR_LPWRRSTF                      RCC_CSR_LPWRRSTF_Mask

/************************************ RCC->AHBRSTR  *************************************/
#define RCC_AHBRSTR_DMAREST_Pos               ((uint32_t)0)                     /* DMA reset */
#define RCC_AHBRSTR_DMAREST_Mask              (((uint32_t)0x01) << 0)
#define RCC_AHBRSTR_DMAREST                   RCC_AHBRSTR_DMAREST_Mask
#define RCC_AHBRSTR_CRCREST_Pos               ((uint32_t)6)                     /* CRC reset */
#define RCC_AHBRSTR_CRCREST_Mask              (((uint32_t)0x01) << 6)
#define RCC_AHBRSTR_CRCREST                   RCC_AHBRSTR_CRCREST_Mask
#define RCC_AHBRSTR_IOPARST_Pos               ((uint32_t)17)                    /* I/O port A reset */
#define RCC_AHBRSTR_IOPARST_Mask              (((uint32_t)0x01) << 17)
#define RCC_AHBRSTR_IOPARST                   RCC_AHBRSTR_IOPARST_Mask
#define RCC_AHBRSTR_IOPBRST_Pos               ((uint32_t)18)                    /* I/O port B reset */
#define RCC_AHBRSTR_IOPBRST_Mask              (((uint32_t)0x01) << 18)
#define RCC_AHBRSTR_IOPBRST                   RCC_AHBRSTR_IOPBRST_Mask
#define RCC_AHBRSTR_IOPCRST_Pos               ((uint32_t)19)                    /* I/O port C reset */
#define RCC_AHBRSTR_IOPCRST_Mask              (((uint32_t)0x01) << 19)
#define RCC_AHBRSTR_IOPCRST                   RCC_AHBRSTR_IOPCRST_Mask
#define RCC_AHBRSTR_IOPDRST_Pos               ((uint32_t)20)                    /* I/O port D reset */
#define RCC_AHBRSTR_IOPDRST_Mask              (((uint32_t)0x01) << 20)
#define RCC_AHBRSTR_IOPDRST                   RCC_AHBRSTR_IOPDRST_Mask
#define RCC_AHBRSTR_IOPFRST_Pos               ((uint32_t)22)                    /* I/O port F reset */
#define RCC_AHBRSTR_IOPFRST_Mask              (((uint32_t)0x01) << 22)
#define RCC_AHBRSTR_IOPFRST                   RCC_AHBRSTR_IOPFRST_Mask

/************************************* RCC->CFGR2  **************************************/
#define RCC_CFGR2_PREDIV_Pos                  ((uint32_t)0)                     /* PREDIV division factor */
#define RCC_CFGR2_PREDIV_Mask                 (((uint32_t)0x0F) << 0)
#define RCC_CFGR2_PREDIV                      RCC_CFGR2_PREDIV_Mask
#define RCC_CFGR2_PREDIV_0                    (((uint32_t)0x1))
#define RCC_CFGR2_PREDIV_1                    (((uint32_t)0x2))
#define RCC_CFGR2_PREDIV_2                    (((uint32_t)0x4))
#define RCC_CFGR2_PREDIV_3                    (((uint32_t)0x8))

/************************************* RCC->CFGR3  **************************************/
#define RCC_CFGR3_USART1SW_Pos                ((uint32_t)0)                     /* USART1 clock source   selection */
#define RCC_CFGR3_USART1SW_Mask               (((uint32_t)0x03) << 0)
#define RCC_CFGR3_USART1SW                    RCC_CFGR3_USART1SW_Mask
#define RCC_CFGR3_USART1SW_0                  (((uint32_t)0x1))
#define RCC_CFGR3_USART1SW_1                  (((uint32_t)0x2))
#define RCC_CFGR3_I2C1SW_Pos                  ((uint32_t)4)                     /* I2C1 clock source       selection */
#define RCC_CFGR3_I2C1SW_Mask                 (((uint32_t)0x01) << 4)
#define RCC_CFGR3_I2C1SW                      RCC_CFGR3_I2C1SW_Mask
#define RCC_CFGR3_USART2SW_Pos                ((uint32_t)16)                    /* USART2 clock source selection */
#define RCC_CFGR3_USART2SW_Mask               (((uint32_t)0x03) << 16)
#define RCC_CFGR3_USART2SW                    RCC_CFGR3_USART2SW_Mask
#define RCC_CFGR3_USART2SW_0                  (((uint32_t)0x1 << RCC_CFGR3_USART2SW_Pos))
#define RCC_CFGR3_USART2SW_1                  (((uint32_t)0x2 << RCC_CFGR3_USART2SW_Pos))

/************************************** RCC->CR2  ***************************************/
#define RCC_CR2_HSI14ON_Pos                   ((uint32_t)0)                     /* HSI14 clock enable */
#define RCC_CR2_HSI14ON_Mask                  (((uint32_t)0x01) << 0)
#define RCC_CR2_HSI14ON                       RCC_CR2_HSI14ON_Mask
#define RCC_CR2_HSI14RDY_Pos                  ((uint32_t)1)                     /* HR14 clock ready flag */
#define RCC_CR2_HSI14RDY_Mask                 (((uint32_t)0x01) << 1)
#define RCC_CR2_HSI14RDY                      RCC_CR2_HSI14RDY_Mask
#define RCC_CR2_HSI14DIS_Pos                  ((uint32_t)2)                     /* HSI14 clock request from ADC disable */
#define RCC_CR2_HSI14DIS_Mask                 (((uint32_t)0x01) << 2)
#define RCC_CR2_HSI14DIS                      RCC_CR2_HSI14DIS_Mask
#define RCC_CR2_HSI14TRIM_Pos                 ((uint32_t)3)                     /* HSI14 clock trimming */
#define RCC_CR2_HSI14TRIM_Mask                (((uint32_t)0x1F) << 3)
#define RCC_CR2_HSI14TRIM                     RCC_CR2_HSI14TRIM_Mask
#define RCC_CR2_HSI14TRIM_0                   (((uint32_t)0x1 << RCC_CR2_HSI14TRIM_Pos))
#define RCC_CR2_HSI14TRIM_1                   (((uint32_t)0x2 << RCC_CR2_HSI14TRIM_Pos))
#define RCC_CR2_HSI14TRIM_2                   (((uint32_t)0x4 << RCC_CR2_HSI14TRIM_Pos))
#define RCC_CR2_HSI14TRIM_3                   (((uint32_t)0x8 << RCC_CR2_HSI14TRIM_Pos))
#define RCC_CR2_HSI14TRIM_4                   (((uint32_t)0x10 << RCC_CR2_HSI14TRIM_Pos))
#define RCC_CR2_HSI14CAL_Pos                  ((uint32_t)8)                     /* HSI14 clock calibration */
#define RCC_CR2_HSI14CAL_Mask                 (((uint32_t)0xFF) << 8)
#define RCC_CR2_HSI14CAL                      RCC_CR2_HSI14CAL_Mask
#define RCC_CR2_HSI14CAL_0                    (((uint32_t)0x1 << RCC_CR2_HSI14CAL_Pos))
#define RCC_CR2_HSI14CAL_1                    (((uint32_t)0x2 << RCC_CR2_HSI14CAL_Pos))
#define RCC_CR2_HSI14CAL_2                    (((uint32_t)0x4 << RCC_CR2_HSI14CAL_Pos))
#define RCC_CR2_HSI14CAL_3                    (((uint32_t)0x8 << RCC_CR2_HSI14CAL_Pos))
#define RCC_CR2_HSI14CAL_4                    (((uint32_t)0x10 << RCC_CR2_HSI14CAL_Pos))
#define RCC_CR2_HSI14CAL_5                    (((uint32_t)0x20 << RCC_CR2_HSI14CAL_Pos))
#define RCC_CR2_HSI14CAL_6                    (((uint32_t)0x40 << RCC_CR2_HSI14CAL_Pos))
#define RCC_CR2_HSI14CAL_7                    (((uint32_t)0x80 << RCC_CR2_HSI14CAL_Pos))

/************************************ RCC->HSECTL  **************************************/
#define RCC_HSECTL_HSERDYWT_Pos               ((uint32_t)0)                     /* Adjust the HSERDY ready wait time */
#define RCC_HSECTL_HSERDYWT_Mask              (((uint32_t)0x0FFF) << 0)
#define RCC_HSECTL_HSERDYWT                   RCC_HSECTL_HSERDYWT_Mask
#define RCC_HSECTL_HSERDYWT_0                 (((uint32_t)0x1))
#define RCC_HSECTL_HSERDYWT_1                 (((uint32_t)0x2))
#define RCC_HSECTL_HSERDYWT_2                 (((uint32_t)0x4))
#define RCC_HSECTL_HSERDYWT_3                 (((uint32_t)0x8))
#define RCC_HSECTL_HSERDYWT_4                 (((uint32_t)0x10))
#define RCC_HSECTL_HSERDYWT_5                 (((uint32_t)0x20))
#define RCC_HSECTL_HSERDYWT_6                 (((uint32_t)0x40))
#define RCC_HSECTL_HSERDYWT_7                 (((uint32_t)0x80))
#define RCC_HSECTL_HSERDYWT_8                 (((uint32_t)0x100))
#define RCC_HSECTL_HSERDYWT_9                 (((uint32_t)0x200))
#define RCC_HSECTL_HSERDYWT_10                (((uint32_t)0x400))
#define RCC_HSECTL_HSERDYWT_11                (((uint32_t)0x800))
#define RCC_HSECTL_HSESTOPKEEP_Pos            ((uint32_t)12)                    /* HES STOP KEEP */
#define RCC_HSECTL_HSESTOPKEEP_Mask           (((uint32_t)0x01) << 12)
#define RCC_HSECTL_HSESTOPKEEP                RCC_HSECTL_HSESTOPKEEP_Mask
#define RCC_HSECTL_HSENFBYP_Pos               ((uint32_t)24)                    /* HSENFBYP */
#define RCC_HSECTL_HSENFBYP_Mask              (((uint32_t)0x01) << 24)
#define RCC_HSECTL_HSENFBYP                   RCC_HSECTL_HSENFBYP_Mask
#define RCC_HSECTL_CSS_THRESHOLD_Pos          ((uint32_t)25)                    /* Control the threshold of the CSS counter */
#define RCC_HSECTL_CSS_THRESHOLD_Mask         (((uint32_t)0x7F) << 25)
#define RCC_HSECTL_CSS_THRESHOLD              RCC_HSECTL_CSS_THRESHOLD_Mask
#define RCC_HSECTL_CSS_THRESHOLD_0            (((uint32_t)0x1 << RCC_HSECTL_CSS_THRESHOLD_Pos))
#define RCC_HSECTL_CSS_THRESHOLD_1            (((uint32_t)0x2 << RCC_HSECTL_CSS_THRESHOLD_Pos))
#define RCC_HSECTL_CSS_THRESHOLD_2            (((uint32_t)0x4 << RCC_HSECTL_CSS_THRESHOLD_Pos))
#define RCC_HSECTL_CSS_THRESHOLD_3            (((uint32_t)0x8 << RCC_HSECTL_CSS_THRESHOLD_Pos))
#define RCC_HSECTL_CSS_THRESHOLD_4            (((uint32_t)0x10 << RCC_HSECTL_CSS_THRESHOLD_Pos))
#define RCC_HSECTL_CSS_THRESHOLD_5            (((uint32_t)0x20 << RCC_HSECTL_CSS_THRESHOLD_Pos))
#define RCC_HSECTL_CSS_THRESHOLD_6            (((uint32_t)0x40 << RCC_HSECTL_CSS_THRESHOLD_Pos))

/************************************ RCC->PLLCTL  **************************************/
#define RCC_PLLCTL_PLLWT_Pos                  ((uint32_t)27)                    /* PLLWT */
#define RCC_PLLCTL_PLLWT_Mask                 (((uint32_t)0x1F) << 27)
#define RCC_PLLCTL_PLLWT                      RCC_PLLCTL_PLLWT_Mask
#define RCC_PLLCTL_PLLWT_0                    (((uint32_t)0x1 << RCC_PLLCTL_PLLWT_Pos))
#define RCC_PLLCTL_PLLWT_1                    (((uint32_t)0x2 << RCC_PLLCTL_PLLWT_Pos))
#define RCC_PLLCTL_PLLWT_2                    (((uint32_t)0x4 << RCC_PLLCTL_PLLWT_Pos))
#define RCC_PLLCTL_PLLWT_3                    (((uint32_t)0x8 << RCC_PLLCTL_PLLWT_Pos))
#define RCC_PLLCTL_PLLWT_4                    (((uint32_t)0x10 << RCC_PLLCTL_PLLWT_Pos))

/************************************* RCC->CFGR4  **************************************/
#define RCC_CFGR4_ESW_Pos                     ((uint32_t)0)                     /* Clock Source */
#define RCC_CFGR4_ESW_Mask                    (((uint32_t)0x07) << 0)
#define RCC_CFGR4_ESW                         RCC_CFGR4_ESW_Mask
#define RCC_CFGR4_ESW_0                       (((uint32_t)0x1))
#define RCC_CFGR4_ESW_1                       (((uint32_t)0x2))
#define RCC_CFGR4_ESW_2                       (((uint32_t)0x4))
#define RCC_CFGR4_ESWS_Pos                    ((uint32_t)3)                     /* Clock Status  */
#define RCC_CFGR4_ESWS_Mask                   (((uint32_t)0x07) << 3)
#define RCC_CFGR4_ESWS                        RCC_CFGR4_ESWS_Mask
#define RCC_CFGR4_ESWS_0                      (((uint32_t)0x1 << RCC_CFGR4_ESWS_Pos))
#define RCC_CFGR4_ESWS_1                      (((uint32_t)0x2 << RCC_CFGR4_ESWS_Pos))
#define RCC_CFGR4_ESWS_2                      (((uint32_t)0x4 << RCC_CFGR4_ESWS_Pos))
#define RCC_CFGR4_ESSS_Pos                    ((uint32_t)7)                     /* SYSCLK configuration  */
#define RCC_CFGR4_ESSS_Mask                   (((uint32_t)0x01) << 7)
#define RCC_CFGR4_ESSS                        RCC_CFGR4_ESSS_Mask
#define RCC_CFGR4_PPSS_Pos                    ((uint32_t)8)                     /* PLL prescaler input clock source selection  */
#define RCC_CFGR4_PPSS_Mask                   (((uint32_t)0x01) << 8)
#define RCC_CFGR4_PPSS                        RCC_CFGR4_PPSS_Mask
#define RCC_CFGR4_FLITFCLK_SE_Pos             ((uint32_t)9)                     /* Flash erasing operation clock source selection  */
#define RCC_CFGR4_FLITFCLK_SE_Mask            (((uint32_t)0x03) << 9)
#define RCC_CFGR4_FLITFCLK_SE                 RCC_CFGR4_FLITFCLK_SE_Mask
#define RCC_CFGR4_FLITFCLK_SE_0               (((uint32_t)0x1 << RCC_CFGR4_FLITFCLK_SE_Pos))
#define RCC_CFGR4_FLITFCLK_SE_1               (((uint32_t)0x2 << RCC_CFGR4_FLITFCLK_SE_Pos))
#define RCC_CFGR4_FLITFCLK_PRE_Pos            ((uint32_t)11)                    /* Flash erasing operation clock division factor  */
#define RCC_CFGR4_FLITFCLK_PRE_Mask           (((uint32_t)0x0F) << 11)
#define RCC_CFGR4_FLITFCLK_PRE                RCC_CFGR4_FLITFCLK_PRE_Mask
#define RCC_CFGR4_FLITFCLK_PRE_0              (((uint32_t)0x1 << RCC_CFGR4_FLITFCLK_PRE_Pos))
#define RCC_CFGR4_FLITFCLK_PRE_1              (((uint32_t)0x2 << RCC_CFGR4_FLITFCLK_PRE_Pos))
#define RCC_CFGR4_FLITFCLK_PRE_2              (((uint32_t)0x4 << RCC_CFGR4_FLITFCLK_PRE_Pos))
#define RCC_CFGR4_FLITFCLK_PRE_3              (((uint32_t)0x8 << RCC_CFGR4_FLITFCLK_PRE_Pos))
#define RCC_CFGR4_I2C1CLK_SEL_Pos             ((uint32_t)15)                    /* selects the I2C1 clock source */
#define RCC_CFGR4_I2C1CLK_SEL_Mask            (((uint32_t)0x01) << 15)
#define RCC_CFGR4_I2C1CLK_SEL                 RCC_CFGR4_I2C1CLK_SEL_Mask
#define RCC_CFGR4_HSI56ON_Pos                 ((uint32_t)16)                    /* Open the chip internal 56MHz RC oscillator */
#define RCC_CFGR4_HSI56ON_Mask                (((uint32_t)0x01) << 16)
#define RCC_CFGR4_HSI56ON                     RCC_CFGR4_HSI56ON_Mask
#define RCC_CFGR4_HSI56RDY_Pos                ((uint32_t)17)                    /* Chip internal 56MHz RC oscillator ready */
#define RCC_CFGR4_HSI56RDY_Mask               (((uint32_t)0x01) << 17)
#define RCC_CFGR4_HSI56RDY                    RCC_CFGR4_HSI56RDY_Mask
#define RCC_CFGR4_EXTCLK_SEL_Pos              ((uint32_t)24)                    /* External clock input pin selection */
#define RCC_CFGR4_EXTCLK_SEL_Mask             (((uint32_t)0x03) << 24)
#define RCC_CFGR4_EXTCLK_SEL                  RCC_CFGR4_EXTCLK_SEL_Mask
#define RCC_CFGR4_EXTCLK_SEL_0                (((uint32_t)0x1 << RCC_CFGR4_EXTCLK_SEL_Pos))
#define RCC_CFGR4_EXTCLK_SEL_1                (((uint32_t)0x2 << RCC_CFGR4_EXTCLK_SEL_Pos))
#define RCC_CFGR4_I2C2CLK_SEL_Pos             ((uint32_t)26)                    /* I2C2 clock source selection */
#define RCC_CFGR4_I2C2CLK_SEL_Mask            (((uint32_t)0x03) << 26)
#define RCC_CFGR4_I2C2CLK_SEL                 RCC_CFGR4_I2C2CLK_SEL_Mask
#define RCC_CFGR4_I2C2CLK_SEL_0               (((uint32_t)0x1 << RCC_CFGR4_I2C2CLK_SEL_Pos))
#define RCC_CFGR4_I2C2CLK_SEL_1               (((uint32_t)0x2 << RCC_CFGR4_I2C2CLK_SEL_Pos))

/************************************ RCC->AHBENR2  *************************************/
#define RCC_AHBENR2_DVSQEN_Pos                ((uint32_t)0)                     /* DIVSQRT clock enable */
#define RCC_AHBENR2_DVSQEN_Mask               (((uint32_t)0x01) << 0)
#define RCC_AHBENR2_DVSQEN                    RCC_AHBENR2_DVSQEN_Mask
#define RCC_AHBENR2_AESEN_Pos                 ((uint32_t)1)                     /* AES clock enable */
#define RCC_AHBENR2_AESEN_Mask                (((uint32_t)0x01) << 1)
#define RCC_AHBENR2_AESEN                     RCC_AHBENR2_AESEN_Mask
#define RCC_AHBENR2_HASHEN_Pos                ((uint32_t)2)                     /* HASH clock enable */
#define RCC_AHBENR2_HASHEN_Mask               (((uint32_t)0x01) << 2)
#define RCC_AHBENR2_HASHEN                    RCC_AHBENR2_HASHEN_Mask
#define RCC_AHBENR2_TRNGEN_Pos                ((uint32_t)3)                     /* TRNG clock enable */
#define RCC_AHBENR2_TRNGEN_Mask               (((uint32_t)0x01) << 3)
#define RCC_AHBENR2_TRNGEN                    RCC_AHBENR2_TRNGEN_Mask
#define RCC_AHBENR2_EAACCEN_Pos               ((uint32_t)9)                     /* EAACC clock enable */
#define RCC_AHBENR2_EAACCEN_Mask              (((uint32_t)0x01) << 9)
#define RCC_AHBENR2_EAACCEN                   RCC_AHBENR2_EAACCEN_Mask

/************************************ RCC->AHBRST2  *************************************/
#define RCC_AHBRST2_DVSQRST_Pos               ((uint32_t)0)                     /* DIVSQRT clock reset, */
#define RCC_AHBRST2_DVSQRST_Mask              (((uint32_t)0x01) << 0)
#define RCC_AHBRST2_DVSQRST                   RCC_AHBRST2_DVSQRST_Mask
#define RCC_AHBRST2_AESRST_Pos                ((uint32_t)1)                     /* AES clock reset */
#define RCC_AHBRST2_AESRST_Mask               (((uint32_t)0x01) << 1)
#define RCC_AHBRST2_AESRST                    RCC_AHBRST2_AESRST_Mask
#define RCC_AHBRST2_HASHRST_Pos               ((uint32_t)2)                     /* HASH clock reset */
#define RCC_AHBRST2_HASHRST_Mask              (((uint32_t)0x01) << 2)
#define RCC_AHBRST2_HASHRST                   RCC_AHBRST2_HASHRST_Mask
#define RCC_AHBRST2_TRNGRST_Pos               ((uint32_t)3)                     /* TRNG clock reset */
#define RCC_AHBRST2_TRNGRST_Mask              (((uint32_t)0x01) << 3)
#define RCC_AHBRST2_TRNGRST                   RCC_AHBRST2_TRNGRST_Mask
#define RCC_AHBRST2_EAACCRST_Pos              ((uint32_t)9)                     /* EAACC clock reset */
#define RCC_AHBRST2_EAACCRST_Mask             (((uint32_t)0x01) << 9)
#define RCC_AHBRST2_EAACCRST                  RCC_AHBRST2_EAACCRST_Mask

/************************************* RCC->CFGR6  **************************************/
#define RCC_CFGR6_PLLMULH_Pos                 ((uint32_t)24)                    /* PLLMULH */
#define RCC_CFGR6_PLLMULH_Mask                (((uint32_t)0x07) << 24)
#define RCC_CFGR6_PLLMULH                     RCC_CFGR6_PLLMULH_Mask
#define RCC_CFGR6_PLLMULH_0                   (((uint32_t)0x1 << RCC_CFGR6_PLLMULH_Pos))
#define RCC_CFGR6_PLLMULH_1                   (((uint32_t)0x2 << RCC_CFGR6_PLLMULH_Pos))
#define RCC_CFGR6_PLLMULH_2                   (((uint32_t)0x4 << RCC_CFGR6_PLLMULH_Pos))
#define RCC_CFGR6_LPTIM1SW_Pos                ((uint32_t)18)                    /* LPTIM1SW */
#define RCC_CFGR6_LPTIM1SW_Mask               (((uint32_t)0x03) << 18)
#define RCC_CFGR6_LPTIM1SW                    RCC_CFGR6_LPTIM1SW_Mask
#define RCC_CFGR6_LPTIM1SW_0                  (((uint32_t)0x1 << RCC_CFGR6_LPTIM1SW_Pos))
#define RCC_CFGR6_LPTIM1SW_1                  (((uint32_t)0x2 << RCC_CFGR6_LPTIM1SW_Pos))
#define RCC_CFGR6_LPUART1SW_Pos               ((uint32_t)16)                    /* LPUART1SW */
#define RCC_CFGR6_LPUART1SW_Mask              (((uint32_t)0x03) << 16)
#define RCC_CFGR6_LPUART1SW                   RCC_CFGR6_LPUART1SW_Mask
#define RCC_CFGR6_LPUART1SW_0                 (((uint32_t)0x1 << RCC_CFGR6_LPUART1SW_Pos))
#define RCC_CFGR6_LPUART1SW_1                 (((uint32_t)0x2 << RCC_CFGR6_LPUART1SW_Pos))
#define RCC_CFGR6_WKRSTBUSCK_Pos              ((uint32_t)0)                     /* STOP wakeup */
#define RCC_CFGR6_WKRSTBUSCK_Mask             (((uint32_t)0x01) << 0)
#define RCC_CFGR6_WKRSTBUSCK                  RCC_CFGR6_WKRSTBUSCK_Mask

/************************************ RCC->LSICTL  **************************************/
#define RCC_LSICTL_LSITRIM_Pos                ((uint32_t)8)                     /*  adjust the  output frequency  of LSI  */
#define RCC_LSICTL_LSITRIM_Mask               (((uint32_t)0xFF) << 8)
#define RCC_LSICTL_LSITRIM                    RCC_LSICTL_LSITRIM_Mask
#define RCC_LSICTL_LSITRIM_0                  (((uint32_t)0x1 << RCC_LSICTL_LSITRIM_Pos))
#define RCC_LSICTL_LSITRIM_1                  (((uint32_t)0x2 << RCC_LSICTL_LSITRIM_Pos))
#define RCC_LSICTL_LSITRIM_2                  (((uint32_t)0x4 << RCC_LSICTL_LSITRIM_Pos))
#define RCC_LSICTL_LSITRIM_3                  (((uint32_t)0x8 << RCC_LSICTL_LSITRIM_Pos))
#define RCC_LSICTL_LSITRIM_4                  (((uint32_t)0x10 << RCC_LSICTL_LSITRIM_Pos))
#define RCC_LSICTL_LSITRIM_5                  (((uint32_t)0x20 << RCC_LSICTL_LSITRIM_Pos))
#define RCC_LSICTL_LSITRIM_6                  (((uint32_t)0x40 << RCC_LSICTL_LSITRIM_Pos))
#define RCC_LSICTL_LSITRIM_7                  (((uint32_t)0x80 << RCC_LSICTL_LSITRIM_Pos))
#define RCC_LSICTL_LSIFREQ_Pos                ((uint32_t)2)                     /*  Set the default center frequency of LSI  */
#define RCC_LSICTL_LSIFREQ_Mask               (((uint32_t)0x03) << 2)
#define RCC_LSICTL_LSIFREQ                    RCC_LSICTL_LSIFREQ_Mask
#define RCC_LSICTL_LSIFREQ_0                  (((uint32_t)0x1 << RCC_LSICTL_LSIFREQ_Pos))
#define RCC_LSICTL_LSIFREQ_1                  (((uint32_t)0x2 << RCC_LSICTL_LSIFREQ_Pos))
#define RCC_LSICTL_LSIIOP_Pos                 ((uint32_t)0)                     /* LSI IOP  */
#define RCC_LSICTL_LSIIOP_Mask                (((uint32_t)0x03) << 0)
#define RCC_LSICTL_LSIIOP                     RCC_LSICTL_LSIIOP_Mask
#define RCC_LSICTL_LSIIOP_0                   (((uint32_t)0x1))
#define RCC_LSICTL_LSIIOP_1                   (((uint32_t)0x2))

/*****************************************************************************************
*                                    Peripheral SYSCFG                                   *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CFGR1;                  /* configuration register 1 */
       uint16_t RESERVED1[2];
  __IO uint32_t EXTICR1;                /* external interrupt configuration register 1 */
  __IO uint32_t EXTICR2;                /* external interrupt configuration register 2 */
  __IO uint32_t EXTICR3;                /* external interrupt configuration register 3 */
  __IO uint32_t EXTICR4;                /* external interrupt configuration register 4 */
  __IO uint32_t CFGR2;                  /* configuration register 2 */
}SYSCFG_TypeDef;

/*********************************** SYSCFG->CFGR1  *************************************/
#define SYSCFG_CFGR1_MEM_MODE_Pos             ((uint32_t)0)                     /* Memory mapping selection bits */
#define SYSCFG_CFGR1_MEM_MODE_Mask            (((uint32_t)0x03) << 0)
#define SYSCFG_CFGR1_MEM_MODE                 SYSCFG_CFGR1_MEM_MODE_Mask
#define SYSCFG_CFGR1_MEM_MODE_0               (((uint32_t)0x1))
#define SYSCFG_CFGR1_MEM_MODE_1               (((uint32_t)0x2))
#define SYSCFG_CFGR1_PA11_PA12_RMP_Pos        ((uint32_t)4)                     /* PA11 PA12 remapping bit */
#define SYSCFG_CFGR1_PA11_PA12_RMP_Mask       (((uint32_t)0x01) << 4)
#define SYSCFG_CFGR1_PA11_PA12_RMP            SYSCFG_CFGR1_PA11_PA12_RMP_Mask
#define SYSCFG_CFGR1_IR_MOD_Pos               ((uint32_t)6)                     /* IR Modulation Envelope signal selection */
#define SYSCFG_CFGR1_IR_MOD_Mask              (((uint32_t)0x03) << 6)
#define SYSCFG_CFGR1_IR_MOD                   SYSCFG_CFGR1_IR_MOD_Mask
#define SYSCFG_CFGR1_IR_MOD_0                 (((uint32_t)0x1 << SYSCFG_CFGR1_IR_MOD_Pos))
#define SYSCFG_CFGR1_IR_MOD_1                 (((uint32_t)0x2 << SYSCFG_CFGR1_IR_MOD_Pos))
#define SYSCFG_CFGR1_ADC_DMA_RMP_Pos          ((uint32_t)8)                     /* ADC DMA remapping bit */
#define SYSCFG_CFGR1_ADC_DMA_RMP_Mask         (((uint32_t)0x01) << 8)
#define SYSCFG_CFGR1_ADC_DMA_RMP              SYSCFG_CFGR1_ADC_DMA_RMP_Mask
#define SYSCFG_CFGR1_USART1_TX_DMA_RMP_Pos    ((uint32_t)9)                     /* USART1_TX DMA remapping bit */
#define SYSCFG_CFGR1_USART1_TX_DMA_RMP_Mask   (((uint32_t)0x01) << 9)
#define SYSCFG_CFGR1_USART1_TX_DMA_RMP        SYSCFG_CFGR1_USART1_TX_DMA_RMP_Mask
#define SYSCFG_CFGR1_USART1_RX_DMA_RMP_Pos    ((uint32_t)10)                    /* USART1_RX DMA request remapping bit */
#define SYSCFG_CFGR1_USART1_RX_DMA_RMP_Mask   (((uint32_t)0x01) << 10)
#define SYSCFG_CFGR1_USART1_RX_DMA_RMP        SYSCFG_CFGR1_USART1_RX_DMA_RMP_Mask
#define SYSCFG_CFGR1_TIM16_DMA_RMP_Pos        ((uint32_t)11)                    /* TIM16 DMA request remapping bit */
#define SYSCFG_CFGR1_TIM16_DMA_RMP_Mask       (((uint32_t)0x01) << 11)
#define SYSCFG_CFGR1_TIM16_DMA_RMP            SYSCFG_CFGR1_TIM16_DMA_RMP_Mask
#define SYSCFG_CFGR1_TIM17_DMA_RMP_Pos        ((uint32_t)12)                    /* TIM17 DMA request remapping bit */
#define SYSCFG_CFGR1_TIM17_DMA_RMP_Mask       (((uint32_t)0x01) << 12)
#define SYSCFG_CFGR1_TIM17_DMA_RMP            SYSCFG_CFGR1_TIM17_DMA_RMP_Mask
#define SYSCFG_CFGR1_I2C_PB6_FMP_Pos          ((uint32_t)16)                    /* Fast Mode Plus (FM+) driving capability activation bits. */
#define SYSCFG_CFGR1_I2C_PB6_FMP_Mask         (((uint32_t)0x01) << 16)
#define SYSCFG_CFGR1_I2C_PB6_FMP              SYSCFG_CFGR1_I2C_PB6_FMP_Mask
#define SYSCFG_CFGR1_I2C_PB7_FMP_Pos          ((uint32_t)17)                    /* Fast Mode Plus (FM+) driving capability activation bits. */
#define SYSCFG_CFGR1_I2C_PB7_FMP_Mask         (((uint32_t)0x01) << 17)
#define SYSCFG_CFGR1_I2C_PB7_FMP              SYSCFG_CFGR1_I2C_PB7_FMP_Mask
#define SYSCFG_CFGR1_I2C_PB8_FMP_Pos          ((uint32_t)18)                    /* Fast Mode Plus (FM+) driving capability activation bits. */
#define SYSCFG_CFGR1_I2C_PB8_FMP_Mask         (((uint32_t)0x01) << 18)
#define SYSCFG_CFGR1_I2C_PB8_FMP              SYSCFG_CFGR1_I2C_PB8_FMP_Mask
#define SYSCFG_CFGR1_I2C_PB9_FMP_Pos          ((uint32_t)19)                    /* Fast Mode Plus (FM+) driving capability activation bits. */
#define SYSCFG_CFGR1_I2C_PB9_FMP_Mask         (((uint32_t)0x01) << 19)
#define SYSCFG_CFGR1_I2C_PB9_FMP              SYSCFG_CFGR1_I2C_PB9_FMP_Mask
#define SYSCFG_CFGR1_I2C1_FMP_Pos             ((uint32_t)20)                    /* FM+ driving capability activation for I2C1 */
#define SYSCFG_CFGR1_I2C1_FMP_Mask            (((uint32_t)0x01) << 20)
#define SYSCFG_CFGR1_I2C1_FMP                 SYSCFG_CFGR1_I2C1_FMP_Mask
#define SYSCFG_CFGR1_I2C2_FMP_Pos             ((uint32_t)21)                    /* FM+ driving capability activation for I2C2 */
#define SYSCFG_CFGR1_I2C2_FMP_Mask            (((uint32_t)0x01) << 21)
#define SYSCFG_CFGR1_I2C2_FMP                 SYSCFG_CFGR1_I2C2_FMP_Mask
#define SYSCFG_CFGR1_I2C_PA9_FMP_Pos          ((uint32_t)22)                    /*  FM+ driving capability activation for I2C2 PA9  */
#define SYSCFG_CFGR1_I2C_PA9_FMP_Mask         (((uint32_t)0x01) << 22)
#define SYSCFG_CFGR1_I2C_PA9_FMP              SYSCFG_CFGR1_I2C_PA9_FMP_Mask
#define SYSCFG_CFGR1_I2C_PA10_FMP_Pos         ((uint32_t)23)                    /*  FM+ driving capability activation for I2C2 PA10  */
#define SYSCFG_CFGR1_I2C_PA10_FMP_Mask        (((uint32_t)0x01) << 23)
#define SYSCFG_CFGR1_I2C_PA10_FMP             SYSCFG_CFGR1_I2C_PA10_FMP_Mask
#define SYSCFG_CFGR1_USART2_DMA_RMP_Pos       ((uint32_t)25)                    /* USART2 DMA remapping */
#define SYSCFG_CFGR1_USART2_DMA_RMP_Mask      (((uint32_t)0x01) << 25)
#define SYSCFG_CFGR1_USART2_DMA_RMP           SYSCFG_CFGR1_USART2_DMA_RMP_Mask
#define SYSCFG_CFGR1_I2C_DMA_RMP_Pos          ((uint32_t)27)                    /* I2C DMA remapping */
#define SYSCFG_CFGR1_I2C_DMA_RMP_Mask         (((uint32_t)0x01) << 27)
#define SYSCFG_CFGR1_I2C_DMA_RMP              SYSCFG_CFGR1_I2C_DMA_RMP_Mask

/********************************** SYSCFG->EXTICR1  ************************************/
#define SYSCFG_EXTICR1_EXTI3_Pos              ((uint32_t)12)                    /* EXTI 3 configuration bits */
#define SYSCFG_EXTICR1_EXTI3_Mask             (((uint32_t)0x0F) << 12)
#define SYSCFG_EXTICR1_EXTI3                  SYSCFG_EXTICR1_EXTI3_Mask
#define SYSCFG_EXTICR1_EXTI3_0                (((uint32_t)0x1 << SYSCFG_EXTICR1_EXTI3_Pos))
#define SYSCFG_EXTICR1_EXTI3_1                (((uint32_t)0x2 << SYSCFG_EXTICR1_EXTI3_Pos))
#define SYSCFG_EXTICR1_EXTI3_2                (((uint32_t)0x4 << SYSCFG_EXTICR1_EXTI3_Pos))
#define SYSCFG_EXTICR1_EXTI3_3                (((uint32_t)0x8 << SYSCFG_EXTICR1_EXTI3_Pos))
#define SYSCFG_EXTICR1_EXTI2_Pos              ((uint32_t)8)                     /* EXTI 2 configuration bits */
#define SYSCFG_EXTICR1_EXTI2_Mask             (((uint32_t)0x0F) << 8)
#define SYSCFG_EXTICR1_EXTI2                  SYSCFG_EXTICR1_EXTI2_Mask
#define SYSCFG_EXTICR1_EXTI2_0                (((uint32_t)0x1 << SYSCFG_EXTICR1_EXTI2_Pos))
#define SYSCFG_EXTICR1_EXTI2_1                (((uint32_t)0x2 << SYSCFG_EXTICR1_EXTI2_Pos))
#define SYSCFG_EXTICR1_EXTI2_2                (((uint32_t)0x4 << SYSCFG_EXTICR1_EXTI2_Pos))
#define SYSCFG_EXTICR1_EXTI2_3                (((uint32_t)0x8 << SYSCFG_EXTICR1_EXTI2_Pos))
#define SYSCFG_EXTICR1_EXTI1_Pos              ((uint32_t)4)                     /* EXTI 1 configuration bits */
#define SYSCFG_EXTICR1_EXTI1_Mask             (((uint32_t)0x0F) << 4)
#define SYSCFG_EXTICR1_EXTI1                  SYSCFG_EXTICR1_EXTI1_Mask
#define SYSCFG_EXTICR1_EXTI1_0                (((uint32_t)0x1 << SYSCFG_EXTICR1_EXTI1_Pos))
#define SYSCFG_EXTICR1_EXTI1_1                (((uint32_t)0x2 << SYSCFG_EXTICR1_EXTI1_Pos))
#define SYSCFG_EXTICR1_EXTI1_2                (((uint32_t)0x4 << SYSCFG_EXTICR1_EXTI1_Pos))
#define SYSCFG_EXTICR1_EXTI1_3                (((uint32_t)0x8 << SYSCFG_EXTICR1_EXTI1_Pos))
#define SYSCFG_EXTICR1_EXTI0_Pos              ((uint32_t)0)                     /* EXTI 0 configuration bits */
#define SYSCFG_EXTICR1_EXTI0_Mask             (((uint32_t)0x0F) << 0)
#define SYSCFG_EXTICR1_EXTI0                  SYSCFG_EXTICR1_EXTI0_Mask
#define SYSCFG_EXTICR1_EXTI0_0                (((uint32_t)0x1))
#define SYSCFG_EXTICR1_EXTI0_1                (((uint32_t)0x2))
#define SYSCFG_EXTICR1_EXTI0_2                (((uint32_t)0x4))
#define SYSCFG_EXTICR1_EXTI0_3                (((uint32_t)0x8))

/********************************** SYSCFG->EXTICR2  ************************************/
#define SYSCFG_EXTICR2_EXTI7_Pos              ((uint32_t)12)                    /* EXTI 7 configuration bits */
#define SYSCFG_EXTICR2_EXTI7_Mask             (((uint32_t)0x0F) << 12)
#define SYSCFG_EXTICR2_EXTI7                  SYSCFG_EXTICR2_EXTI7_Mask
#define SYSCFG_EXTICR2_EXTI7_0                (((uint32_t)0x1 << SYSCFG_EXTICR2_EXTI7_Pos))
#define SYSCFG_EXTICR2_EXTI7_1                (((uint32_t)0x2 << SYSCFG_EXTICR2_EXTI7_Pos))
#define SYSCFG_EXTICR2_EXTI7_2                (((uint32_t)0x4 << SYSCFG_EXTICR2_EXTI7_Pos))
#define SYSCFG_EXTICR2_EXTI7_3                (((uint32_t)0x8 << SYSCFG_EXTICR2_EXTI7_Pos))
#define SYSCFG_EXTICR2_EXTI6_Pos              ((uint32_t)8)                     /* EXTI 6 configuration bits */
#define SYSCFG_EXTICR2_EXTI6_Mask             (((uint32_t)0x0F) << 8)
#define SYSCFG_EXTICR2_EXTI6                  SYSCFG_EXTICR2_EXTI6_Mask
#define SYSCFG_EXTICR2_EXTI6_0                (((uint32_t)0x1 << SYSCFG_EXTICR2_EXTI6_Pos))
#define SYSCFG_EXTICR2_EXTI6_1                (((uint32_t)0x2 << SYSCFG_EXTICR2_EXTI6_Pos))
#define SYSCFG_EXTICR2_EXTI6_2                (((uint32_t)0x4 << SYSCFG_EXTICR2_EXTI6_Pos))
#define SYSCFG_EXTICR2_EXTI6_3                (((uint32_t)0x8 << SYSCFG_EXTICR2_EXTI6_Pos))
#define SYSCFG_EXTICR2_EXTI5_Pos              ((uint32_t)4)                     /* EXTI 5 configuration bits */
#define SYSCFG_EXTICR2_EXTI5_Mask             (((uint32_t)0x0F) << 4)
#define SYSCFG_EXTICR2_EXTI5                  SYSCFG_EXTICR2_EXTI5_Mask
#define SYSCFG_EXTICR2_EXTI5_0                (((uint32_t)0x1 << SYSCFG_EXTICR2_EXTI5_Pos))
#define SYSCFG_EXTICR2_EXTI5_1                (((uint32_t)0x2 << SYSCFG_EXTICR2_EXTI5_Pos))
#define SYSCFG_EXTICR2_EXTI5_2                (((uint32_t)0x4 << SYSCFG_EXTICR2_EXTI5_Pos))
#define SYSCFG_EXTICR2_EXTI5_3                (((uint32_t)0x8 << SYSCFG_EXTICR2_EXTI5_Pos))
#define SYSCFG_EXTICR2_EXTI4_Pos              ((uint32_t)0)                     /* EXTI 4 configuration bits */
#define SYSCFG_EXTICR2_EXTI4_Mask             (((uint32_t)0x0F) << 0)
#define SYSCFG_EXTICR2_EXTI4                  SYSCFG_EXTICR2_EXTI4_Mask
#define SYSCFG_EXTICR2_EXTI4_0                (((uint32_t)0x1))
#define SYSCFG_EXTICR2_EXTI4_1                (((uint32_t)0x2))
#define SYSCFG_EXTICR2_EXTI4_2                (((uint32_t)0x4))
#define SYSCFG_EXTICR2_EXTI4_3                (((uint32_t)0x8))

/********************************** SYSCFG->EXTICR3  ************************************/
#define SYSCFG_EXTICR3_EXTI11_Pos             ((uint32_t)12)                    /* EXTI 11 configuration bits */
#define SYSCFG_EXTICR3_EXTI11_Mask            (((uint32_t)0x0F) << 12)
#define SYSCFG_EXTICR3_EXTI11                 SYSCFG_EXTICR3_EXTI11_Mask
#define SYSCFG_EXTICR3_EXTI11_0               (((uint32_t)0x1 << SYSCFG_EXTICR3_EXTI11_Pos))
#define SYSCFG_EXTICR3_EXTI11_1               (((uint32_t)0x2 << SYSCFG_EXTICR3_EXTI11_Pos))
#define SYSCFG_EXTICR3_EXTI11_2               (((uint32_t)0x4 << SYSCFG_EXTICR3_EXTI11_Pos))
#define SYSCFG_EXTICR3_EXTI11_3               (((uint32_t)0x8 << SYSCFG_EXTICR3_EXTI11_Pos))
#define SYSCFG_EXTICR3_EXTI10_Pos             ((uint32_t)8)                     /* EXTI 10 configuration bits */
#define SYSCFG_EXTICR3_EXTI10_Mask            (((uint32_t)0x0F) << 8)
#define SYSCFG_EXTICR3_EXTI10                 SYSCFG_EXTICR3_EXTI10_Mask
#define SYSCFG_EXTICR3_EXTI10_0               (((uint32_t)0x1 << SYSCFG_EXTICR3_EXTI10_Pos))
#define SYSCFG_EXTICR3_EXTI10_1               (((uint32_t)0x2 << SYSCFG_EXTICR3_EXTI10_Pos))
#define SYSCFG_EXTICR3_EXTI10_2               (((uint32_t)0x4 << SYSCFG_EXTICR3_EXTI10_Pos))
#define SYSCFG_EXTICR3_EXTI10_3               (((uint32_t)0x8 << SYSCFG_EXTICR3_EXTI10_Pos))
#define SYSCFG_EXTICR3_EXTI9_Pos              ((uint32_t)4)                     /* EXTI 9 configuration bits */
#define SYSCFG_EXTICR3_EXTI9_Mask             (((uint32_t)0x0F) << 4)
#define SYSCFG_EXTICR3_EXTI9                  SYSCFG_EXTICR3_EXTI9_Mask
#define SYSCFG_EXTICR3_EXTI9_0                (((uint32_t)0x1 << SYSCFG_EXTICR3_EXTI9_Pos))
#define SYSCFG_EXTICR3_EXTI9_1                (((uint32_t)0x2 << SYSCFG_EXTICR3_EXTI9_Pos))
#define SYSCFG_EXTICR3_EXTI9_2                (((uint32_t)0x4 << SYSCFG_EXTICR3_EXTI9_Pos))
#define SYSCFG_EXTICR3_EXTI9_3                (((uint32_t)0x8 << SYSCFG_EXTICR3_EXTI9_Pos))
#define SYSCFG_EXTICR3_EXTI8_Pos              ((uint32_t)0)                     /* EXTI 8 configuration bits */
#define SYSCFG_EXTICR3_EXTI8_Mask             (((uint32_t)0x0F) << 0)
#define SYSCFG_EXTICR3_EXTI8                  SYSCFG_EXTICR3_EXTI8_Mask
#define SYSCFG_EXTICR3_EXTI8_0                (((uint32_t)0x1))
#define SYSCFG_EXTICR3_EXTI8_1                (((uint32_t)0x2))
#define SYSCFG_EXTICR3_EXTI8_2                (((uint32_t)0x4))
#define SYSCFG_EXTICR3_EXTI8_3                (((uint32_t)0x8))

/********************************** SYSCFG->EXTICR4  ************************************/
#define SYSCFG_EXTICR4_EXTI15_Pos             ((uint32_t)12)                    /* EXTI 15 configuration bits */
#define SYSCFG_EXTICR4_EXTI15_Mask            (((uint32_t)0x0F) << 12)
#define SYSCFG_EXTICR4_EXTI15                 SYSCFG_EXTICR4_EXTI15_Mask
#define SYSCFG_EXTICR4_EXTI15_0               (((uint32_t)0x1 << SYSCFG_EXTICR4_EXTI15_Pos))
#define SYSCFG_EXTICR4_EXTI15_1               (((uint32_t)0x2 << SYSCFG_EXTICR4_EXTI15_Pos))
#define SYSCFG_EXTICR4_EXTI15_2               (((uint32_t)0x4 << SYSCFG_EXTICR4_EXTI15_Pos))
#define SYSCFG_EXTICR4_EXTI15_3               (((uint32_t)0x8 << SYSCFG_EXTICR4_EXTI15_Pos))
#define SYSCFG_EXTICR4_EXTI14_Pos             ((uint32_t)8)                     /* EXTI 14 configuration bits */
#define SYSCFG_EXTICR4_EXTI14_Mask            (((uint32_t)0x0F) << 8)
#define SYSCFG_EXTICR4_EXTI14                 SYSCFG_EXTICR4_EXTI14_Mask
#define SYSCFG_EXTICR4_EXTI14_0               (((uint32_t)0x1 << SYSCFG_EXTICR4_EXTI14_Pos))
#define SYSCFG_EXTICR4_EXTI14_1               (((uint32_t)0x2 << SYSCFG_EXTICR4_EXTI14_Pos))
#define SYSCFG_EXTICR4_EXTI14_2               (((uint32_t)0x4 << SYSCFG_EXTICR4_EXTI14_Pos))
#define SYSCFG_EXTICR4_EXTI14_3               (((uint32_t)0x8 << SYSCFG_EXTICR4_EXTI14_Pos))
#define SYSCFG_EXTICR4_EXTI13_Pos             ((uint32_t)4)                     /* EXTI 13 configuration bits */
#define SYSCFG_EXTICR4_EXTI13_Mask            (((uint32_t)0x0F) << 4)
#define SYSCFG_EXTICR4_EXTI13                 SYSCFG_EXTICR4_EXTI13_Mask
#define SYSCFG_EXTICR4_EXTI13_0               (((uint32_t)0x1 << SYSCFG_EXTICR4_EXTI13_Pos))
#define SYSCFG_EXTICR4_EXTI13_1               (((uint32_t)0x2 << SYSCFG_EXTICR4_EXTI13_Pos))
#define SYSCFG_EXTICR4_EXTI13_2               (((uint32_t)0x4 << SYSCFG_EXTICR4_EXTI13_Pos))
#define SYSCFG_EXTICR4_EXTI13_3               (((uint32_t)0x8 << SYSCFG_EXTICR4_EXTI13_Pos))
#define SYSCFG_EXTICR4_EXTI12_Pos             ((uint32_t)0)                     /* EXTI 12 configuration bits */
#define SYSCFG_EXTICR4_EXTI12_Mask            (((uint32_t)0x0F) << 0)
#define SYSCFG_EXTICR4_EXTI12                 SYSCFG_EXTICR4_EXTI12_Mask
#define SYSCFG_EXTICR4_EXTI12_0               (((uint32_t)0x1))
#define SYSCFG_EXTICR4_EXTI12_1               (((uint32_t)0x2))
#define SYSCFG_EXTICR4_EXTI12_2               (((uint32_t)0x4))
#define SYSCFG_EXTICR4_EXTI12_3               (((uint32_t)0x8))

/*********************************** SYSCFG->CFGR2  *************************************/
#define SYSCFG_CFGR2_VREF_SEL_Pos             ((uint32_t)30)                    /* VREF_SEL */
#define SYSCFG_CFGR2_VREF_SEL_Mask            (((uint32_t)0x01) << 30)
#define SYSCFG_CFGR2_VREF_SEL                 SYSCFG_CFGR2_VREF_SEL_Mask
#define SYSCFG_CFGR2_VREF_BUF_EN_Pos          ((uint32_t)29)                    /* VREF_BUF_EN */
#define SYSCFG_CFGR2_VREF_BUF_EN_Mask         (((uint32_t)0x01) << 29)
#define SYSCFG_CFGR2_VREF_BUF_EN              SYSCFG_CFGR2_VREF_BUF_EN_Mask
#define SYSCFG_CFGR2_CRV_VO_Pos               ((uint32_t)24)                    /* CRV_VO */
#define SYSCFG_CFGR2_CRV_VO_Mask              (((uint32_t)0x1F) << 24)
#define SYSCFG_CFGR2_CRV_VO                   SYSCFG_CFGR2_CRV_VO_Mask
#define SYSCFG_CFGR2_CRV_VO_0                 (((uint32_t)0x1 << SYSCFG_CFGR2_CRV_VO_Pos))
#define SYSCFG_CFGR2_CRV_VO_1                 (((uint32_t)0x2 << SYSCFG_CFGR2_CRV_VO_Pos))
#define SYSCFG_CFGR2_CRV_VO_2                 (((uint32_t)0x4 << SYSCFG_CFGR2_CRV_VO_Pos))
#define SYSCFG_CFGR2_CRV_VO_3                 (((uint32_t)0x8 << SYSCFG_CFGR2_CRV_VO_Pos))
#define SYSCFG_CFGR2_CRV_VO_4                 (((uint32_t)0x10 << SYSCFG_CFGR2_CRV_VO_Pos))
#define SYSCFG_CFGR2_TIM3_CH4_REMAP_Pos       ((uint32_t)21)                    /* TIM3_CH4_REMAP */
#define SYSCFG_CFGR2_TIM3_CH4_REMAP_Mask      (((uint32_t)0x07) << 21)
#define SYSCFG_CFGR2_TIM3_CH4_REMAP           SYSCFG_CFGR2_TIM3_CH4_REMAP_Mask
#define SYSCFG_CFGR2_TIM3_CH4_REMAP_0         (((uint32_t)0x1 << SYSCFG_CFGR2_TIM3_CH4_REMAP_Pos))
#define SYSCFG_CFGR2_TIM3_CH4_REMAP_1         (((uint32_t)0x2 << SYSCFG_CFGR2_TIM3_CH4_REMAP_Pos))
#define SYSCFG_CFGR2_TIM3_CH4_REMAP_2         (((uint32_t)0x4 << SYSCFG_CFGR2_TIM3_CH4_REMAP_Pos))
#define SYSCFG_CFGR2_V_ADC_BUF_SELECT_Pos     ((uint32_t)19)                    /* V_ADC_BUF_SELECT */
#define SYSCFG_CFGR2_V_ADC_BUF_SELECT_Mask    (((uint32_t)0x03) << 19)
#define SYSCFG_CFGR2_V_ADC_BUF_SELECT         SYSCFG_CFGR2_V_ADC_BUF_SELECT_Mask
#define SYSCFG_CFGR2_V_ADC_BUF_SELECT_0       (((uint32_t)0x1 << SYSCFG_CFGR2_V_ADC_BUF_SELECT_Pos))
#define SYSCFG_CFGR2_V_ADC_BUF_SELECT_1       (((uint32_t)0x2 << SYSCFG_CFGR2_V_ADC_BUF_SELECT_Pos))
#define SYSCFG_CFGR2_V_ADC_IN_18_SELECT_Pos   ((uint32_t)16)                    /* V_ADC_IN_18_SELECT */
#define SYSCFG_CFGR2_V_ADC_IN_18_SELECT_Mask  (((uint32_t)0x07) << 16)
#define SYSCFG_CFGR2_V_ADC_IN_18_SELECT       SYSCFG_CFGR2_V_ADC_IN_18_SELECT_Mask
#define SYSCFG_CFGR2_V_ADC_IN_18_SELECT_0     (((uint32_t)0x1 << SYSCFG_CFGR2_V_ADC_IN_18_SELECT_Pos))
#define SYSCFG_CFGR2_V_ADC_IN_18_SELECT_1     (((uint32_t)0x2 << SYSCFG_CFGR2_V_ADC_IN_18_SELECT_Pos))
#define SYSCFG_CFGR2_V_ADC_IN_18_SELECT_2     (((uint32_t)0x4 << SYSCFG_CFGR2_V_ADC_IN_18_SELECT_Pos))
#define SYSCFG_CFGR2_SRAM_PEF_Pos             ((uint32_t)8)                     /* SRAM parity flag */
#define SYSCFG_CFGR2_SRAM_PEF_Mask            (((uint32_t)0x01) << 8)
#define SYSCFG_CFGR2_SRAM_PEF                 SYSCFG_CFGR2_SRAM_PEF_Mask
#define SYSCFG_CFGR2_PVD_LOCK_Pos             ((uint32_t)2)                     /* PVD lock enable bit */
#define SYSCFG_CFGR2_PVD_LOCK_Mask            (((uint32_t)0x01) << 2)
#define SYSCFG_CFGR2_PVD_LOCK                 SYSCFG_CFGR2_PVD_LOCK_Mask
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos     ((uint32_t)1)                     /* SRAM parity lock bit */
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Mask    (((uint32_t)0x01) << 1)
#define SYSCFG_CFGR2_SRAM_PARITY_LOCK         SYSCFG_CFGR2_SRAM_PARITY_LOCK_Mask
#define SYSCFG_CFGR2_LOCUP_LOCK_Pos           ((uint32_t)0)                     /* Cortex-M0 LOCKUP bit enable bit */
#define SYSCFG_CFGR2_LOCUP_LOCK_Mask          (((uint32_t)0x01) << 0)
#define SYSCFG_CFGR2_LOCUP_LOCK               SYSCFG_CFGR2_LOCUP_LOCK_Mask

/*****************************************************************************************
*                                     Peripheral COMP                                    *
*****************************************************************************************/
typedef struct{
       uint16_t RESERVED1[14];
  __IO uint32_t CSR;                 /* CSR */
  __IO uint32_t CSR3;                   /* CSR3 */
}COMP_TypeDef;

/************************************ COMP->CSR  *************************************/
#define COMP_CSR_COMP1EN_Pos               ((uint32_t)0)                     /* COMP1EN */
#define COMP_CSR_COMP1EN_Mask              (((uint32_t)0x01) << 0)
#define COMP_CSR_COMP1EN                   COMP_CSR_COMP1EN_Mask
#define COMP_CSR_COMP1SW1_Pos              ((uint32_t)1)                     /* COMP1SW1 */
#define COMP_CSR_COMP1SW1_Mask             (((uint32_t)0x01) << 1)
#define COMP_CSR_COMP1SW1                  COMP_CSR_COMP1SW1_Mask
#define COMP_CSR_COMP1MODE_Pos             ((uint32_t)2)                     /* COMP1MODE */
#define COMP_CSR_COMP1MODE_Mask            (((uint32_t)0x03) << 2)
#define COMP_CSR_COMP1MODE                 COMP_CSR_COMP1MODE_Mask
#define COMP_CSR_COMP1MODE_0               (((uint32_t)0x1 << COMP_CSR_COMP1MODE_Pos))
#define COMP_CSR_COMP1MODE_1               (((uint32_t)0x2 << COMP_CSR_COMP1MODE_Pos))
#define COMP_CSR_COMP1INSEL_Pos            ((uint32_t)4)                     /* COMP1INSEL */
#define COMP_CSR_COMP1INSEL_Mask           (((uint32_t)0x07) << 4)
#define COMP_CSR_COMP1INSEL                COMP_CSR_COMP1INSEL_Mask
#define COMP_CSR_COMP1INSEL_0              (((uint32_t)0x1 << COMP_CSR_COMP1INSEL_Pos))
#define COMP_CSR_COMP1INSEL_1              (((uint32_t)0x2 << COMP_CSR_COMP1INSEL_Pos))
#define COMP_CSR_COMP1INSEL_2              (((uint32_t)0x4 << COMP_CSR_COMP1INSEL_Pos))
#define COMP_CSR_COMP1OUTSEL_Pos          ((uint32_t)8)                     /* COMP1OUTSEL */
#define COMP_CSR_COMP1OUTSEL_Mask         (((uint32_t)0x07) << 8)
#define COMP_CSR_COMP1OUTSEL              COMP_CSR_COMP1OUTSEL_Mask
#define COMP_CSR_COMP1OUTSEL_0            (((uint32_t)0x1 << COMP_CSR_COMP1OUTSEL_Pos))
#define COMP_CSR_COMP1OUTSEL_1            (((uint32_t)0x2 << COMP_CSR_COMP1OUTSEL_Pos))
#define COMP_CSR_COMP1OUTSEL_2            (((uint32_t)0x4 << COMP_CSR_COMP1OUTSEL_Pos))
#define COMP_CSR_COMP1POL_Pos              ((uint32_t)11)                    /* COMP1POL */
#define COMP_CSR_COMP1POL_Mask             (((uint32_t)0x01) << 11)
#define COMP_CSR_COMP1POL                  COMP_CSR_COMP1POL_Mask
#define COMP_CSR_COMP1HYST_Pos             ((uint32_t)12)                    /* COMP1HYST */
#define COMP_CSR_COMP1HYST_Mask            (((uint32_t)0x03) << 12)
#define COMP_CSR_COMP1HYST                 COMP_CSR_COMP1HYST_Mask
#define COMP_CSR_COMP1HYST_0               (((uint32_t)0x1 << COMP_CSR_COMP1HYST_Pos))
#define COMP_CSR_COMP1HYST_1               (((uint32_t)0x2 << COMP_CSR_COMP1HYST_Pos))
#define COMP_CSR_COMP1OUT_Pos              ((uint32_t)14)                    /* COMP1OUT */
#define COMP_CSR_COMP1OUT_Mask             (((uint32_t)0x01) << 14)
#define COMP_CSR_COMP1OUT                  COMP_CSR_COMP1OUT_Mask
#define COMP_CSR_COMP1LOCK_Pos             ((uint32_t)15)                    /* COMP1LOCK */
#define COMP_CSR_COMP1LOCK_Mask            (((uint32_t)0x01) << 15)
#define COMP_CSR_COMP1LOCK                 COMP_CSR_COMP1LOCK_Mask
#define COMP_CSR_COMP2EN_Pos               ((uint32_t)16)                    /* COMP2EN */
#define COMP_CSR_COMP2EN_Mask              (((uint32_t)0x01) << 16)
#define COMP_CSR_COMP2EN                   COMP_CSR_COMP2EN_Mask
#define COMP_CSR_COMP2MODE_Pos             ((uint32_t)18)                    /* COMP2MODE */
#define COMP_CSR_COMP2MODE_Mask            (((uint32_t)0x03) << 18)
#define COMP_CSR_COMP2MODE                 COMP_CSR_COMP2MODE_Mask
#define COMP_CSR_COMP2MODE_0               (((uint32_t)0x1 << COMP_CSR_COMP2MODE_Pos))
#define COMP_CSR_COMP2MODE_1               (((uint32_t)0x2 << COMP_CSR_COMP2MODE_Pos))
#define COMP_CSR_COMP2INSEL_Pos            ((uint32_t)20)                    /* COMP2INSEL */
#define COMP_CSR_COMP2INSEL_Mask           (((uint32_t)0x07) << 20)
#define COMP_CSR_COMP2INSEL                COMP_CSR_COMP2INSEL_Mask
#define COMP_CSR_COMP2INSEL_0              (((uint32_t)0x1 << COMP_CSR_COMP2INSEL_Pos))
#define COMP_CSR_COMP2INSEL_1              (((uint32_t)0x2 << COMP_CSR_COMP2INSEL_Pos))
#define COMP_CSR_COMP2INSEL_2              (((uint32_t)0x4 << COMP_CSR_COMP2INSEL_Pos))
#define COMP_CSR_COMP2WNDWEN_Pos           ((uint32_t)23)                    /* COMP2WNDWEN */
#define COMP_CSR_COMP2WNDWEN_Mask          (((uint32_t)0x01) << 23)
#define COMP_CSR_COMP2WNDWEN               COMP_CSR_COMP2WNDWEN_Mask
#define COMP_CSR_COMP2OUTSEL_Pos          ((uint32_t)24)                    /* COMP2OUTSEL */
#define COMP_CSR_COMP2OUTSEL_Mask         (((uint32_t)0x07) << 24)
#define COMP_CSR_COMP2OUTSEL              COMP_CSR_COMP2OUTSEL_Mask
#define COMP_CSR_COMP2OUTSEL_0            (((uint32_t)0x1 << COMP_CSR_COMP2OUTSEL_Pos))
#define COMP_CSR_COMP2OUTSEL_1            (((uint32_t)0x2 << COMP_CSR_COMP2OUTSEL_Pos))
#define COMP_CSR_COMP2OUTSEL_2            (((uint32_t)0x4 << COMP_CSR_COMP2OUTSEL_Pos))
#define COMP_CSR_COMP2POL_Pos              ((uint32_t)27)                    /* COMP2POL */
#define COMP_CSR_COMP2POL_Mask             (((uint32_t)0x01) << 27)
#define COMP_CSR_COMP2POL                  COMP_CSR_COMP2POL_Mask
#define COMP_CSR_COMP2HYST_Pos             ((uint32_t)28)                    /* COMP2HYST */
#define COMP_CSR_COMP2HYST_Mask            (((uint32_t)0x03) << 28)
#define COMP_CSR_COMP2HYST                 COMP_CSR_COMP2HYST_Mask
#define COMP_CSR_COMP2HYST_0               (((uint32_t)0x1 << COMP_CSR_COMP2HYST_Pos))
#define COMP_CSR_COMP2HYST_1               (((uint32_t)0x2 << COMP_CSR_COMP2HYST_Pos))
#define COMP_CSR_COMP2OUT_Pos              ((uint32_t)30)                    /* COMP2OUT */
#define COMP_CSR_COMP2OUT_Mask             (((uint32_t)0x01) << 30)
#define COMP_CSR_COMP2OUT                  COMP_CSR_COMP2OUT_Mask
#define COMP_CSR_COMP2LOCK_Pos             ((uint32_t)31)                    /* COMP2LOCK */
#define COMP_CSR_COMP2LOCK_Mask            (((uint32_t)0x01) << 31)
#define COMP_CSR_COMP2LOCK                 COMP_CSR_COMP2LOCK_Mask

/************************************* COMP->CSR3  **************************************/
#define COMP_CSR3_COMP3EN_Pos                 ((uint32_t)0)                     /* COMP3EN */
#define COMP_CSR3_COMP3EN_Mask                (((uint32_t)0x01) << 0)
#define COMP_CSR3_COMP3EN                     COMP_CSR3_COMP3EN_Mask
#define COMP_CSR3_COMP3MODE_Pos               ((uint32_t)2)                     /* COMP3MODE */
#define COMP_CSR3_COMP3MODE_Mask              (((uint32_t)0x03) << 2)
#define COMP_CSR3_COMP3MODE                   COMP_CSR3_COMP3MODE_Mask
#define COMP_CSR3_COMP3MODE_0                 (((uint32_t)0x1 << COMP_CSR3_COMP3MODE_Pos))
#define COMP_CSR3_COMP3MODE_1                 (((uint32_t)0x2 << COMP_CSR3_COMP3MODE_Pos))
#define COMP_CSR3_COMP3INSEL_Pos              ((uint32_t)4)                     /* COMP3INSEL */
#define COMP_CSR3_COMP3INSEL_Mask             (((uint32_t)0x07) << 4)
#define COMP_CSR3_COMP3INSEL                  COMP_CSR3_COMP3INSEL_Mask
#define COMP_CSR3_COMP3INSEL_0                (((uint32_t)0x1 << COMP_CSR3_COMP3INSEL_Pos))
#define COMP_CSR3_COMP3INSEL_1                (((uint32_t)0x2 << COMP_CSR3_COMP3INSEL_Pos))
#define COMP_CSR3_COMP3INSEL_2                (((uint32_t)0x4 << COMP_CSR3_COMP3INSEL_Pos))
#define COMP_CSR3_COMP3WNDWEN_Pos             ((uint32_t)7)                     /* COMP3WNDWEN */
#define COMP_CSR3_COMP3WNDWEN_Mask            (((uint32_t)0x01) << 7)
#define COMP_CSR3_COMP3WNDWEN                 COMP_CSR3_COMP3WNDWEN_Mask
#define COMP_CSR3_COMP3OUTSEL_Pos            ((uint32_t)8)                     /* COMP3OUTSEL */
#define COMP_CSR3_COMP3OUTSEL_Mask           (((uint32_t)0x07) << 8)
#define COMP_CSR3_COMP3OUTSEL                COMP_CSR3_COMP3OUTSEL_Mask
#define COMP_CSR3_COMP3OUTSEL_0              (((uint32_t)0x1 << COMP_CSR3_COMP3OUTSEL_Pos))
#define COMP_CSR3_COMP3OUTSEL_1              (((uint32_t)0x2 << COMP_CSR3_COMP3OUTSEL_Pos))
#define COMP_CSR3_COMP3OUTSEL_2              (((uint32_t)0x4 << COMP_CSR3_COMP3OUTSEL_Pos))
#define COMP_CSR3_COMP3POL_Pos                ((uint32_t)11)                    /* COMP3POL */
#define COMP_CSR3_COMP3POL_Mask               (((uint32_t)0x01) << 11)
#define COMP_CSR3_COMP3POL                    COMP_CSR3_COMP3POL_Mask
#define COMP_CSR3_COMP3HYST_Pos               ((uint32_t)12)                    /* COMP3HYST */
#define COMP_CSR3_COMP3HYST_Mask              (((uint32_t)0x03) << 12)
#define COMP_CSR3_COMP3HYST                   COMP_CSR3_COMP3HYST_Mask
#define COMP_CSR3_COMP3HYST_0                 (((uint32_t)0x1 << COMP_CSR3_COMP3HYST_Pos))
#define COMP_CSR3_COMP3HYST_1                 (((uint32_t)0x2 << COMP_CSR3_COMP3HYST_Pos))
#define COMP_CSR3_COMP3OUT_Pos                ((uint32_t)14)                    /* COMP3OUT */
#define COMP_CSR3_COMP3OUT_Mask               (((uint32_t)0x01) << 14)
#define COMP_CSR3_COMP3OUT                    COMP_CSR3_COMP3OUT_Mask
#define COMP_CSR3_COMP3LOCK_Pos               ((uint32_t)15)                    /* COMP3LOCK */
#define COMP_CSR3_COMP3LOCK_Mask              (((uint32_t)0x01) << 15)
#define COMP_CSR3_COMP3LOCK                   COMP_CSR3_COMP3LOCK_Mask

/*****************************************************************************************
*                                     Peripheral ADC                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t ISR;                    /* interrupt and status register */
  __IO uint32_t IER;                    /* interrupt enable register */
  __IO uint32_t CR;                     /* control register */
  __IO uint32_t CFGR1;                  /* configuration register 1 */
  __IO uint32_t CFGR2;                  /* configuration register 2 */
  __IO uint32_t SMPR;                   /* sampling time register */
       uint16_t RESERVED1[4];
  __IO uint32_t TR;                     /* watchdog threshold register */
       uint16_t RESERVED2[2];
  __IO uint32_t CHSELR;                 /* channel selection register */
       uint16_t RESERVED3[10];
  __I  uint32_t DR;                     /* data register */
       uint16_t RESERVED4[354];
  __IO uint32_t CCR;                    /* common configuration register */
       uint16_t RESERVED5[114];
  __IO uint32_t CFGR3;                  /* configuration register 3 */
       uint16_t RESERVED6[2];
  __IO uint32_t ADCGAIN;                /* ADC_GAIN */
}ADC_TypeDef;

/************************************** ADC->ISR  ***************************************/
#define ADC_ISR_AWD_Pos                       ((uint32_t)7)                     /* Analog watchdog flag */
#define ADC_ISR_AWD_Mask                      (((uint32_t)0x01) << 7)
#define ADC_ISR_AWD                           ADC_ISR_AWD_Mask
#define ADC_ISR_OVR_Pos                       ((uint32_t)4)                     /* ADC overrun */
#define ADC_ISR_OVR_Mask                      (((uint32_t)0x01) << 4)
#define ADC_ISR_OVR                           ADC_ISR_OVR_Mask
#define ADC_ISR_EOS_Pos                       ((uint32_t)3)                     /* End of sequence flag */
#define ADC_ISR_EOS_Mask                      (((uint32_t)0x01) << 3)
#define ADC_ISR_EOS                           ADC_ISR_EOS_Mask
#define ADC_ISR_EOC_Pos                       ((uint32_t)2)                     /* End of conversion flag */
#define ADC_ISR_EOC_Mask                      (((uint32_t)0x01) << 2)
#define ADC_ISR_EOC                           ADC_ISR_EOC_Mask
#define ADC_ISR_EOSMP_Pos                     ((uint32_t)1)                     /* End of sampling flag */
#define ADC_ISR_EOSMP_Mask                    (((uint32_t)0x01) << 1)
#define ADC_ISR_EOSMP                         ADC_ISR_EOSMP_Mask
#define ADC_ISR_ADRDY_Pos                     ((uint32_t)0)                     /* ADC ready */
#define ADC_ISR_ADRDY_Mask                    (((uint32_t)0x01) << 0)
#define ADC_ISR_ADRDY                         ADC_ISR_ADRDY_Mask

/************************************** ADC->IER  ***************************************/
#define ADC_IER_AWDIE_Pos                     ((uint32_t)7)                     /* Analog watchdog interrupt enable */
#define ADC_IER_AWDIE_Mask                    (((uint32_t)0x01) << 7)
#define ADC_IER_AWDIE                         ADC_IER_AWDIE_Mask
#define ADC_IER_OVRIE_Pos                     ((uint32_t)4)                     /* Overrun interrupt enable */
#define ADC_IER_OVRIE_Mask                    (((uint32_t)0x01) << 4)
#define ADC_IER_OVRIE                         ADC_IER_OVRIE_Mask
#define ADC_IER_EOSIE_Pos                     ((uint32_t)3)                     /* End of conversion sequence interrupt enable */
#define ADC_IER_EOSIE_Mask                    (((uint32_t)0x01) << 3)
#define ADC_IER_EOSIE                         ADC_IER_EOSIE_Mask
#define ADC_IER_EOCIE_Pos                     ((uint32_t)2)                     /* End of conversion interrupt enable */
#define ADC_IER_EOCIE_Mask                    (((uint32_t)0x01) << 2)
#define ADC_IER_EOCIE                         ADC_IER_EOCIE_Mask
#define ADC_IER_EOSMPIE_Pos                   ((uint32_t)1)                     /* End of sampling flag interrupt enable */
#define ADC_IER_EOSMPIE_Mask                  (((uint32_t)0x01) << 1)
#define ADC_IER_EOSMPIE                       ADC_IER_EOSMPIE_Mask
#define ADC_IER_ADRDYIE_Pos                   ((uint32_t)0)                     /* ADC ready interrupt enable */
#define ADC_IER_ADRDYIE_Mask                  (((uint32_t)0x01) << 0)
#define ADC_IER_ADRDYIE                       ADC_IER_ADRDYIE_Mask

/************************************** ADC->CR  ****************************************/
#define ADC_CR_ADCAL_Pos                      ((uint32_t)31)                    /* ADC calibration */
#define ADC_CR_ADCAL_Mask                     (((uint32_t)0x01) << 31)
#define ADC_CR_ADCAL                          ADC_CR_ADCAL_Mask
#define ADC_CR_ADSTP_Pos                      ((uint32_t)4)                     /* ADC stop conversion command */
#define ADC_CR_ADSTP_Mask                     (((uint32_t)0x01) << 4)
#define ADC_CR_ADSTP                          ADC_CR_ADSTP_Mask
#define ADC_CR_ADSTART_Pos                    ((uint32_t)2)                     /* ADC start conversion command */
#define ADC_CR_ADSTART_Mask                   (((uint32_t)0x01) << 2)
#define ADC_CR_ADSTART                        ADC_CR_ADSTART_Mask
#define ADC_CR_ADDIS_Pos                      ((uint32_t)1)                     /* ADC disable command */
#define ADC_CR_ADDIS_Mask                     (((uint32_t)0x01) << 1)
#define ADC_CR_ADDIS                          ADC_CR_ADDIS_Mask
#define ADC_CR_ADEN_Pos                       ((uint32_t)0)                     /* ADC enable command */
#define ADC_CR_ADEN_Mask                      (((uint32_t)0x01) << 0)
#define ADC_CR_ADEN                           ADC_CR_ADEN_Mask

/************************************* ADC->CFGR1  **************************************/
#define ADC_CFGR1_AWDCH_Pos                   ((uint32_t)26)                    /* Analog watchdog channel selection */
#define ADC_CFGR1_AWDCH_Mask                  (((uint32_t)0x1F) << 26)
#define ADC_CFGR1_AWDCH                       ADC_CFGR1_AWDCH_Mask
#define ADC_CFGR1_AWDCH_0                     (((uint32_t)0x1 << ADC_CFGR1_AWDCH_Pos))
#define ADC_CFGR1_AWDCH_1                     (((uint32_t)0x2 << ADC_CFGR1_AWDCH_Pos))
#define ADC_CFGR1_AWDCH_2                     (((uint32_t)0x4 << ADC_CFGR1_AWDCH_Pos))
#define ADC_CFGR1_AWDCH_3                     (((uint32_t)0x8 << ADC_CFGR1_AWDCH_Pos))
#define ADC_CFGR1_AWDCH_4                     (((uint32_t)0x10 << ADC_CFGR1_AWDCH_Pos))
#define ADC_CFGR1_AWDEN_Pos                   ((uint32_t)23)                    /* Analog watchdog enable */
#define ADC_CFGR1_AWDEN_Mask                  (((uint32_t)0x01) << 23)
#define ADC_CFGR1_AWDEN                       ADC_CFGR1_AWDEN_Mask
#define ADC_CFGR1_AWDSGL_Pos                  ((uint32_t)22)                    /* Enable the watchdog on a single channel or on all channels */
#define ADC_CFGR1_AWDSGL_Mask                 (((uint32_t)0x01) << 22)
#define ADC_CFGR1_AWDSGL                      ADC_CFGR1_AWDSGL_Mask
#define ADC_CFGR1_DISCEN_Pos                  ((uint32_t)16)                    /* Discontinuous mode */
#define ADC_CFGR1_DISCEN_Mask                 (((uint32_t)0x01) << 16)
#define ADC_CFGR1_DISCEN                      ADC_CFGR1_DISCEN_Mask
#define ADC_CFGR1_AUTOFF_Pos                  ((uint32_t)15)                    /* Auto-off mode */
#define ADC_CFGR1_AUTOFF_Mask                 (((uint32_t)0x01) << 15)
#define ADC_CFGR1_AUTOFF                      ADC_CFGR1_AUTOFF_Mask
#define ADC_CFGR1_WAIT_Pos                    ((uint32_t)14)                    /* Wait conversion mode */
#define ADC_CFGR1_WAIT_Mask                   (((uint32_t)0x01) << 14)
#define ADC_CFGR1_WAIT                        ADC_CFGR1_WAIT_Mask
#define ADC_CFGR1_CONT_Pos                    ((uint32_t)13)                    /* Single / continuous conversion mode */
#define ADC_CFGR1_CONT_Mask                   (((uint32_t)0x01) << 13)
#define ADC_CFGR1_CONT                        ADC_CFGR1_CONT_Mask
#define ADC_CFGR1_OVRMOD_Pos                  ((uint32_t)12)                    /* Overrun management mode */
#define ADC_CFGR1_OVRMOD_Mask                 (((uint32_t)0x01) << 12)
#define ADC_CFGR1_OVRMOD                      ADC_CFGR1_OVRMOD_Mask
#define ADC_CFGR1_EXTEN_Pos                   ((uint32_t)10)                    /* External trigger enable and polarity selection */
#define ADC_CFGR1_EXTEN_Mask                  (((uint32_t)0x03) << 10)
#define ADC_CFGR1_EXTEN                       ADC_CFGR1_EXTEN_Mask
#define ADC_CFGR1_EXTEN_0                     (((uint32_t)0x1 << ADC_CFGR1_EXTEN_Pos))
#define ADC_CFGR1_EXTEN_1                     (((uint32_t)0x2 << ADC_CFGR1_EXTEN_Pos))
#define ADC_CFGR1_EXTSEL_Pos                  ((uint32_t)6)                     /* External trigger selection */
#define ADC_CFGR1_EXTSEL_Mask                 (((uint32_t)0x07) << 6)
#define ADC_CFGR1_EXTSEL                      ADC_CFGR1_EXTSEL_Mask
#define ADC_CFGR1_EXTSEL_0                    (((uint32_t)0x1 << ADC_CFGR1_EXTSEL_Pos))
#define ADC_CFGR1_EXTSEL_1                    (((uint32_t)0x2 << ADC_CFGR1_EXTSEL_Pos))
#define ADC_CFGR1_EXTSEL_2                    (((uint32_t)0x4 << ADC_CFGR1_EXTSEL_Pos))
#define ADC_CFGR1_ALIGN_Pos                   ((uint32_t)5)                     /* Data alignment */
#define ADC_CFGR1_ALIGN_Mask                  (((uint32_t)0x01) << 5)
#define ADC_CFGR1_ALIGN                       ADC_CFGR1_ALIGN_Mask
#define ADC_CFGR1_RES_Pos                     ((uint32_t)3)                     /* Data resolution */
#define ADC_CFGR1_RES_Mask                    (((uint32_t)0x03) << 3)
#define ADC_CFGR1_RES                         ADC_CFGR1_RES_Mask
#define ADC_CFGR1_RES_0                       (((uint32_t)0x1 << ADC_CFGR1_RES_Pos))
#define ADC_CFGR1_RES_1                       (((uint32_t)0x2 << ADC_CFGR1_RES_Pos))
#define ADC_CFGR1_SCANDIR_Pos                 ((uint32_t)2)                     /* Scan sequence direction */
#define ADC_CFGR1_SCANDIR_Mask                (((uint32_t)0x01) << 2)
#define ADC_CFGR1_SCANDIR                     ADC_CFGR1_SCANDIR_Mask
#define ADC_CFGR1_DMACFG_Pos                  ((uint32_t)1)                     /* Direct memery access configuration */
#define ADC_CFGR1_DMACFG_Mask                 (((uint32_t)0x01) << 1)
#define ADC_CFGR1_DMACFG                      ADC_CFGR1_DMACFG_Mask
#define ADC_CFGR1_DMAEN_Pos                   ((uint32_t)0)                     /* Direct memory access enable */
#define ADC_CFGR1_DMAEN_Mask                  (((uint32_t)0x01) << 0)
#define ADC_CFGR1_DMAEN                       ADC_CFGR1_DMAEN_Mask

/************************************* ADC->CFGR2  **************************************/
#define ADC_CFGR2_CKMODE_Pos                  ((uint32_t)30)                    /* CKMODE */
#define ADC_CFGR2_CKMODE_Mask                 (((uint32_t)0x03) << 30)
#define ADC_CFGR2_CKMODE                      ADC_CFGR2_CKMODE_Mask
#define ADC_CFGR2_CKMODE_0                    (((uint32_t)0x1 << ADC_CFGR2_CKMODE_Pos))
#define ADC_CFGR2_CKMODE_1                    (((uint32_t)0x2 << ADC_CFGR2_CKMODE_Pos))
#define ADC_CFGR2_TOVS_Pos                    ((uint32_t)9)                     /* TOVS */
#define ADC_CFGR2_TOVS_Mask                   (((uint32_t)0x01) << 9)
#define ADC_CFGR2_TOVS                        ADC_CFGR2_TOVS_Mask
#define ADC_CFGR2_OVSS_Pos                    ((uint32_t)5)                     /* OVSS */
#define ADC_CFGR2_OVSS_Mask                   (((uint32_t)0x0F) << 5)
#define ADC_CFGR2_OVSS                        ADC_CFGR2_OVSS_Mask
#define ADC_CFGR2_OVSS_0                      (((uint32_t)0x1 << ADC_CFGR2_OVSS_Pos))
#define ADC_CFGR2_OVSS_1                      (((uint32_t)0x2 << ADC_CFGR2_OVSS_Pos))
#define ADC_CFGR2_OVSS_2                      (((uint32_t)0x4 << ADC_CFGR2_OVSS_Pos))
#define ADC_CFGR2_OVSS_3                      (((uint32_t)0x8 << ADC_CFGR2_OVSS_Pos))
#define ADC_CFGR2_OVSR_Pos                    ((uint32_t)2)                     /* OVSR */
#define ADC_CFGR2_OVSR_Mask                   (((uint32_t)0x07) << 2)
#define ADC_CFGR2_OVSR                        ADC_CFGR2_OVSR_Mask
#define ADC_CFGR2_OVSR_0                      (((uint32_t)0x1 << ADC_CFGR2_OVSR_Pos))
#define ADC_CFGR2_OVSR_1                      (((uint32_t)0x2 << ADC_CFGR2_OVSR_Pos))
#define ADC_CFGR2_OVSR_2                      (((uint32_t)0x4 << ADC_CFGR2_OVSR_Pos))
#define ADC_CFGR2_OVSE_Pos                    ((uint32_t)0)                     /* OVSE */
#define ADC_CFGR2_OVSE_Mask                   (((uint32_t)0x01) << 0)
#define ADC_CFGR2_OVSE                        ADC_CFGR2_OVSE_Mask

/************************************* ADC->SMPR  ***************************************/
#define ADC_SMPR_SMP_Pos                      ((uint32_t)0)                     /* Sampling time selection */
#define ADC_SMPR_SMP_Mask                     (((uint32_t)0x07) << 0)
#define ADC_SMPR_SMP                          ADC_SMPR_SMP_Mask
#define ADC_SMPR_SMP_0                        (((uint32_t)0x1))
#define ADC_SMPR_SMP_1                        (((uint32_t)0x2))
#define ADC_SMPR_SMP_2                        (((uint32_t)0x4))

/************************************** ADC->TR  ****************************************/
#define ADC_TR_HT_Pos                         ((uint32_t)16)                    /* Analog watchdog higher threshold */
#define ADC_TR_HT_Mask                        (((uint32_t)0x0FFF) << 16)
#define ADC_TR_HT                             ADC_TR_HT_Mask
#define ADC_TR_HT_0                           (((uint32_t)0x1 << ADC_TR_HT_Pos))
#define ADC_TR_HT_1                           (((uint32_t)0x2 << ADC_TR_HT_Pos))
#define ADC_TR_HT_2                           (((uint32_t)0x4 << ADC_TR_HT_Pos))
#define ADC_TR_HT_3                           (((uint32_t)0x8 << ADC_TR_HT_Pos))
#define ADC_TR_HT_4                           (((uint32_t)0x10 << ADC_TR_HT_Pos))
#define ADC_TR_HT_5                           (((uint32_t)0x20 << ADC_TR_HT_Pos))
#define ADC_TR_HT_6                           (((uint32_t)0x40 << ADC_TR_HT_Pos))
#define ADC_TR_HT_7                           (((uint32_t)0x80 << ADC_TR_HT_Pos))
#define ADC_TR_HT_8                           (((uint32_t)0x100 << ADC_TR_HT_Pos))
#define ADC_TR_HT_9                           (((uint32_t)0x200 << ADC_TR_HT_Pos))
#define ADC_TR_HT_10                          (((uint32_t)0x400 << ADC_TR_HT_Pos))
#define ADC_TR_HT_11                          (((uint32_t)0x800 << ADC_TR_HT_Pos))
#define ADC_TR_LT_Pos                         ((uint32_t)0)                     /* Analog watchdog lower threshold */
#define ADC_TR_LT_Mask                        (((uint32_t)0x0FFF) << 0)
#define ADC_TR_LT                             ADC_TR_LT_Mask
#define ADC_TR_LT_0                           (((uint32_t)0x1))
#define ADC_TR_LT_1                           (((uint32_t)0x2))
#define ADC_TR_LT_2                           (((uint32_t)0x4))
#define ADC_TR_LT_3                           (((uint32_t)0x8))
#define ADC_TR_LT_4                           (((uint32_t)0x10))
#define ADC_TR_LT_5                           (((uint32_t)0x20))
#define ADC_TR_LT_6                           (((uint32_t)0x40))
#define ADC_TR_LT_7                           (((uint32_t)0x80))
#define ADC_TR_LT_8                           (((uint32_t)0x100))
#define ADC_TR_LT_9                           (((uint32_t)0x200))
#define ADC_TR_LT_10                          (((uint32_t)0x400))
#define ADC_TR_LT_11                          (((uint32_t)0x800))

/************************************ ADC->CHSELR  **************************************/
#define ADC_CHSELR_CHSEL18_Pos                ((uint32_t)18)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL18_Mask               (((uint32_t)0x01) << 18)
#define ADC_CHSELR_CHSEL18                    ADC_CHSELR_CHSEL18_Mask
#define ADC_CHSELR_CHSEL17_Pos                ((uint32_t)17)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL17_Mask               (((uint32_t)0x01) << 17)
#define ADC_CHSELR_CHSEL17                    ADC_CHSELR_CHSEL17_Mask
#define ADC_CHSELR_CHSEL16_Pos                ((uint32_t)16)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL16_Mask               (((uint32_t)0x01) << 16)
#define ADC_CHSELR_CHSEL16                    ADC_CHSELR_CHSEL16_Mask
#define ADC_CHSELR_CHSEL15_Pos                ((uint32_t)15)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL15_Mask               (((uint32_t)0x01) << 15)
#define ADC_CHSELR_CHSEL15                    ADC_CHSELR_CHSEL15_Mask
#define ADC_CHSELR_CHSEL14_Pos                ((uint32_t)14)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL14_Mask               (((uint32_t)0x01) << 14)
#define ADC_CHSELR_CHSEL14                    ADC_CHSELR_CHSEL14_Mask
#define ADC_CHSELR_CHSEL13_Pos                ((uint32_t)13)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL13_Mask               (((uint32_t)0x01) << 13)
#define ADC_CHSELR_CHSEL13                    ADC_CHSELR_CHSEL13_Mask
#define ADC_CHSELR_CHSEL12_Pos                ((uint32_t)12)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL12_Mask               (((uint32_t)0x01) << 12)
#define ADC_CHSELR_CHSEL12                    ADC_CHSELR_CHSEL12_Mask
#define ADC_CHSELR_CHSEL11_Pos                ((uint32_t)11)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL11_Mask               (((uint32_t)0x01) << 11)
#define ADC_CHSELR_CHSEL11                    ADC_CHSELR_CHSEL11_Mask
#define ADC_CHSELR_CHSEL10_Pos                ((uint32_t)10)                    /* Channel-x selection */
#define ADC_CHSELR_CHSEL10_Mask               (((uint32_t)0x01) << 10)
#define ADC_CHSELR_CHSEL10                    ADC_CHSELR_CHSEL10_Mask
#define ADC_CHSELR_CHSEL9_Pos                 ((uint32_t)9)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL9_Mask                (((uint32_t)0x01) << 9)
#define ADC_CHSELR_CHSEL9                     ADC_CHSELR_CHSEL9_Mask
#define ADC_CHSELR_CHSEL8_Pos                 ((uint32_t)8)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL8_Mask                (((uint32_t)0x01) << 8)
#define ADC_CHSELR_CHSEL8                     ADC_CHSELR_CHSEL8_Mask
#define ADC_CHSELR_CHSEL7_Pos                 ((uint32_t)7)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL7_Mask                (((uint32_t)0x01) << 7)
#define ADC_CHSELR_CHSEL7                     ADC_CHSELR_CHSEL7_Mask
#define ADC_CHSELR_CHSEL6_Pos                 ((uint32_t)6)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL6_Mask                (((uint32_t)0x01) << 6)
#define ADC_CHSELR_CHSEL6                     ADC_CHSELR_CHSEL6_Mask
#define ADC_CHSELR_CHSEL5_Pos                 ((uint32_t)5)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL5_Mask                (((uint32_t)0x01) << 5)
#define ADC_CHSELR_CHSEL5                     ADC_CHSELR_CHSEL5_Mask
#define ADC_CHSELR_CHSEL4_Pos                 ((uint32_t)4)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL4_Mask                (((uint32_t)0x01) << 4)
#define ADC_CHSELR_CHSEL4                     ADC_CHSELR_CHSEL4_Mask
#define ADC_CHSELR_CHSEL3_Pos                 ((uint32_t)3)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL3_Mask                (((uint32_t)0x01) << 3)
#define ADC_CHSELR_CHSEL3                     ADC_CHSELR_CHSEL3_Mask
#define ADC_CHSELR_CHSEL2_Pos                 ((uint32_t)2)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL2_Mask                (((uint32_t)0x01) << 2)
#define ADC_CHSELR_CHSEL2                     ADC_CHSELR_CHSEL2_Mask
#define ADC_CHSELR_CHSEL1_Pos                 ((uint32_t)1)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL1_Mask                (((uint32_t)0x01) << 1)
#define ADC_CHSELR_CHSEL1                     ADC_CHSELR_CHSEL1_Mask
#define ADC_CHSELR_CHSEL0_Pos                 ((uint32_t)0)                     /* Channel-x selection */
#define ADC_CHSELR_CHSEL0_Mask                (((uint32_t)0x01) << 0)
#define ADC_CHSELR_CHSEL0                     ADC_CHSELR_CHSEL0_Mask

/************************************** ADC->DR  ****************************************/
#define ADC_DR_DATA_Pos                       ((uint32_t)0)                     /* Converted data */
#define ADC_DR_DATA_Mask                      (((uint32_t)0xFFFF) << 0)
#define ADC_DR_DATA                           ADC_DR_DATA_Mask

/************************************** ADC->CCR  ***************************************/
#define ADC_CCR_VBATEN_Pos                    ((uint32_t)24)                    /* VBAT enable */
#define ADC_CCR_VBATEN_Mask                   (((uint32_t)0x01) << 24)
#define ADC_CCR_VBATEN                        ADC_CCR_VBATEN_Mask
#define ADC_CCR_TSEN_Pos                      ((uint32_t)23)                    /* Temperature sensor enable */
#define ADC_CCR_TSEN_Mask                     (((uint32_t)0x01) << 23)
#define ADC_CCR_TSEN                          ADC_CCR_TSEN_Mask
#define ADC_CCR_VREFEN_Pos                    ((uint32_t)22)                    /* Temperature sensor and VREFINT enable */
#define ADC_CCR_VREFEN_Mask                   (((uint32_t)0x01) << 22)
#define ADC_CCR_VREFEN                        ADC_CCR_VREFEN_Mask
#define ADC_CCR_PRESC_Pos                     ((uint32_t)18)                    /* ADC prescaler */
#define ADC_CCR_PRESC_Mask                    (((uint32_t)0x0F) << 18)
#define ADC_CCR_PRESC                         ADC_CCR_PRESC_Mask
#define ADC_CCR_PRESC_0                       (((uint32_t)0x1 << ADC_CCR_PRESC_Pos))
#define ADC_CCR_PRESC_1                       (((uint32_t)0x2 << ADC_CCR_PRESC_Pos))
#define ADC_CCR_PRESC_2                       (((uint32_t)0x4 << ADC_CCR_PRESC_Pos))
#define ADC_CCR_PRESC_3                       (((uint32_t)0x8 << ADC_CCR_PRESC_Pos))

/************************************* ADC->CFGR3  **************************************/
#define ADC_CFGR3_WAKEEN_Pos                  ((uint32_t)31)                    /* WAKEEN */
#define ADC_CFGR3_WAKEEN_Mask                 (((uint32_t)0x01) << 31)
#define ADC_CFGR3_WAKEEN                      ADC_CFGR3_WAKEEN_Mask
#define ADC_CFGR3_OVSEN_Pos                   ((uint32_t)2)                     /* OVSEN */
#define ADC_CFGR3_OVSEN_Mask                  (((uint32_t)0x01) << 2)
#define ADC_CFGR3_OVSEN                       ADC_CFGR3_OVSEN_Mask

/************************************ ADC->ADCGAIN  *************************************/
#define ADC_ADCGAIN_GAIN_SEL1_Pos             ((uint32_t)0)                     /* GAIN_SEL1 */
#define ADC_ADCGAIN_GAIN_SEL1_Mask            (((uint32_t)0x07) << 0)
#define ADC_ADCGAIN_GAIN_SEL1                 ADC_ADCGAIN_GAIN_SEL1_Mask
#define ADC_ADCGAIN_GAIN_SEL1_0               (((uint32_t)0x1))
#define ADC_ADCGAIN_GAIN_SEL1_1               (((uint32_t)0x2))
#define ADC_ADCGAIN_GAIN_SEL1_2               (((uint32_t)0x4))
#define ADC_ADCGAIN_GAIN_SEL2_Pos             ((uint32_t)3)                     /* GAIN_SEL2 */
#define ADC_ADCGAIN_GAIN_SEL2_Mask            (((uint32_t)0x07) << 3)
#define ADC_ADCGAIN_GAIN_SEL2                 ADC_ADCGAIN_GAIN_SEL2_Mask
#define ADC_ADCGAIN_GAIN_SEL2_0               (((uint32_t)0x1 << ADC_ADCGAIN_GAIN_SEL2_Pos))
#define ADC_ADCGAIN_GAIN_SEL2_1               (((uint32_t)0x2 << ADC_ADCGAIN_GAIN_SEL2_Pos))
#define ADC_ADCGAIN_GAIN_SEL2_2               (((uint32_t)0x4 << ADC_ADCGAIN_GAIN_SEL2_Pos))

/*****************************************************************************************
*                                    Peripheral USART                                    *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR1;                    /* Control register 1 */
  __IO uint32_t CR2;                    /* Control register 2 */
  __IO uint32_t CR3;                    /* Control register 3 */
  __IO uint32_t BRR;                    /* Baud rate register */
  __IO uint32_t GTPR;                   /* Guard time and prescaler register */
  __IO uint32_t RTOR;                   /* Receiver timeout register */
  __IO uint32_t RQR;                    /* Request register */
  __I  uint32_t ISR;                    /* Interrupt & status register */
  __IO uint32_t ICR;                    /* Interrupt flag clear register */
  __I  uint32_t RDR;                    /* Receive data register */
  __IO uint32_t TDR;                    /* Transmit data register */
}USART_TypeDef;

/************************************* USART->CR1  **************************************/
#define USART_CR1_M1_Pos                      ((uint32_t)28)                    /* Word length */
#define USART_CR1_M1_Mask                     (((uint32_t)0x01) << 28)
#define USART_CR1_M1                          USART_CR1_M1_Mask
#define USART_CR1_EOBIE_Pos                   ((uint32_t)27)                    /* End of Block interrupt enable */
#define USART_CR1_EOBIE_Mask                  (((uint32_t)0x01) << 27)
#define USART_CR1_EOBIE                       USART_CR1_EOBIE_Mask
#define USART_CR1_RTOIE_Pos                   ((uint32_t)26)                    /* Receiver timeout interrupt enable */
#define USART_CR1_RTOIE_Mask                  (((uint32_t)0x01) << 26)
#define USART_CR1_RTOIE                       USART_CR1_RTOIE_Mask
#define USART_CR1_DEAT_Pos                    ((uint32_t)21)                    /* Driver Enable assertion time */
#define USART_CR1_DEAT_Mask                   (((uint32_t)0x1F) << 21)
#define USART_CR1_DEAT                        USART_CR1_DEAT_Mask
#define USART_CR1_DEAT_0                      (((uint32_t)0x1 << USART_CR1_DEAT_Pos))
#define USART_CR1_DEAT_1                      (((uint32_t)0x2 << USART_CR1_DEAT_Pos))
#define USART_CR1_DEAT_2                      (((uint32_t)0x4 << USART_CR1_DEAT_Pos))
#define USART_CR1_DEAT_3                      (((uint32_t)0x8 << USART_CR1_DEAT_Pos))
#define USART_CR1_DEAT_4                      (((uint32_t)0x10 << USART_CR1_DEAT_Pos))
#define USART_CR1_DEDT_Pos                    ((uint32_t)16)                    /* Driver Enable deassertion time */
#define USART_CR1_DEDT_Mask                   (((uint32_t)0x1F) << 16)
#define USART_CR1_DEDT                        USART_CR1_DEDT_Mask
#define USART_CR1_DEDT_0                      (((uint32_t)0x1 << USART_CR1_DEDT_Pos))
#define USART_CR1_DEDT_1                      (((uint32_t)0x2 << USART_CR1_DEDT_Pos))
#define USART_CR1_DEDT_2                      (((uint32_t)0x4 << USART_CR1_DEDT_Pos))
#define USART_CR1_DEDT_3                      (((uint32_t)0x8 << USART_CR1_DEDT_Pos))
#define USART_CR1_DEDT_4                      (((uint32_t)0x10 << USART_CR1_DEDT_Pos))
#define USART_CR1_OVER8_Pos                   ((uint32_t)15)                    /* Oversampling mode */
#define USART_CR1_OVER8_Mask                  (((uint32_t)0x01) << 15)
#define USART_CR1_OVER8                       USART_CR1_OVER8_Mask
#define USART_CR1_CMIE_Pos                    ((uint32_t)14)                    /* Character match interrupt enable */
#define USART_CR1_CMIE_Mask                   (((uint32_t)0x01) << 14)
#define USART_CR1_CMIE                        USART_CR1_CMIE_Mask
#define USART_CR1_MME_Pos                     ((uint32_t)13)                    /* Mute mode enable */
#define USART_CR1_MME_Mask                    (((uint32_t)0x01) << 13)
#define USART_CR1_MME                         USART_CR1_MME_Mask
#define USART_CR1_M0_Pos                      ((uint32_t)12)                    /* Word length */
#define USART_CR1_M0_Mask                     (((uint32_t)0x01) << 12)
#define USART_CR1_M0                          USART_CR1_M0_Mask
#define USART_CR1_WAKE_Pos                    ((uint32_t)11)                    /* Receiver wakeup method */
#define USART_CR1_WAKE_Mask                   (((uint32_t)0x01) << 11)
#define USART_CR1_WAKE                        USART_CR1_WAKE_Mask
#define USART_CR1_PCE_Pos                     ((uint32_t)10)                    /* Parity control enable */
#define USART_CR1_PCE_Mask                    (((uint32_t)0x01) << 10)
#define USART_CR1_PCE                         USART_CR1_PCE_Mask
#define USART_CR1_PS_Pos                      ((uint32_t)9)                     /* Parity selection */
#define USART_CR1_PS_Mask                     (((uint32_t)0x01) << 9)
#define USART_CR1_PS                          USART_CR1_PS_Mask
#define USART_CR1_PEIE_Pos                    ((uint32_t)8)                     /* PE interrupt enable */
#define USART_CR1_PEIE_Mask                   (((uint32_t)0x01) << 8)
#define USART_CR1_PEIE                        USART_CR1_PEIE_Mask
#define USART_CR1_TXEIE_Pos                   ((uint32_t)7)                     /* interrupt enable */
#define USART_CR1_TXEIE_Mask                  (((uint32_t)0x01) << 7)
#define USART_CR1_TXEIE                       USART_CR1_TXEIE_Mask
#define USART_CR1_TCIE_Pos                    ((uint32_t)6)                     /* Transmission complete interrupt enable */
#define USART_CR1_TCIE_Mask                   (((uint32_t)0x01) << 6)
#define USART_CR1_TCIE                        USART_CR1_TCIE_Mask
#define USART_CR1_RXNEIE_Pos                  ((uint32_t)5)                     /* RXNE interrupt enable */
#define USART_CR1_RXNEIE_Mask                 (((uint32_t)0x01) << 5)
#define USART_CR1_RXNEIE                      USART_CR1_RXNEIE_Mask
#define USART_CR1_IDLEIE_Pos                  ((uint32_t)4)                     /* IDLE interrupt enable */
#define USART_CR1_IDLEIE_Mask                 (((uint32_t)0x01) << 4)
#define USART_CR1_IDLEIE                      USART_CR1_IDLEIE_Mask
#define USART_CR1_TE_Pos                      ((uint32_t)3)                     /* Transmitter enable */
#define USART_CR1_TE_Mask                     (((uint32_t)0x01) << 3)
#define USART_CR1_TE                          USART_CR1_TE_Mask
#define USART_CR1_RE_Pos                      ((uint32_t)2)                     /* Receiver enable */
#define USART_CR1_RE_Mask                     (((uint32_t)0x01) << 2)
#define USART_CR1_RE                          USART_CR1_RE_Mask
#define USART_CR1_UESM_Pos                    ((uint32_t)1)                     /* USART enable in Stop mode */
#define USART_CR1_UESM_Mask                   (((uint32_t)0x01) << 1)
#define USART_CR1_UESM                        USART_CR1_UESM_Mask
#define USART_CR1_UE_Pos                      ((uint32_t)0)                     /* USART enable */
#define USART_CR1_UE_Mask                     (((uint32_t)0x01) << 0)
#define USART_CR1_UE                          USART_CR1_UE_Mask

/************************************* USART->CR2  **************************************/
#define USART_CR2_ADD4_Pos                    ((uint32_t)28)                    /* Address of the USART node */
#define USART_CR2_ADD4_Mask                   (((uint32_t)0x0F) << 28)
#define USART_CR2_ADD4                        USART_CR2_ADD4_Mask
#define USART_CR2_ADD4_0                      (((uint32_t)0x1 << USART_CR2_ADD4_Pos))
#define USART_CR2_ADD4_1                      (((uint32_t)0x2 << USART_CR2_ADD4_Pos))
#define USART_CR2_ADD4_2                      (((uint32_t)0x4 << USART_CR2_ADD4_Pos))
#define USART_CR2_ADD4_3                      (((uint32_t)0x8 << USART_CR2_ADD4_Pos))
#define USART_CR2_ADD_Pos                     ((uint32_t)24)                    /* Address of the USART node */
#define USART_CR2_ADD_Mask                    (((uint32_t)0x0F) << 24)
#define USART_CR2_ADD                         USART_CR2_ADD_Mask
#define USART_CR2_ADD_0                       (((uint32_t)0x1 << USART_CR2_ADD_Pos))
#define USART_CR2_ADD_1                       (((uint32_t)0x2 << USART_CR2_ADD_Pos))
#define USART_CR2_ADD_2                       (((uint32_t)0x4 << USART_CR2_ADD_Pos))
#define USART_CR2_ADD_3                       (((uint32_t)0x8 << USART_CR2_ADD_Pos))
#define USART_CR2_RTOEN_Pos                   ((uint32_t)23)                    /* Receiver timeout enable */
#define USART_CR2_RTOEN_Mask                  (((uint32_t)0x01) << 23)
#define USART_CR2_RTOEN                       USART_CR2_RTOEN_Mask
#define USART_CR2_ABRMOD_Pos                  ((uint32_t)21)                    /* Auto baud rate mode */
#define USART_CR2_ABRMOD_Mask                 (((uint32_t)0x03) << 21)
#define USART_CR2_ABRMOD                      USART_CR2_ABRMOD_Mask
#define USART_CR2_ABRMOD_0                    (((uint32_t)0x1 << USART_CR2_ABRMOD_Pos))
#define USART_CR2_ABRMOD_1                    (((uint32_t)0x2 << USART_CR2_ABRMOD_Pos))
#define USART_CR2_ABREN_Pos                   ((uint32_t)20)                    /* Auto baud rate enable */
#define USART_CR2_ABREN_Mask                  (((uint32_t)0x01) << 20)
#define USART_CR2_ABREN                       USART_CR2_ABREN_Mask
#define USART_CR2_MSBFIRST_Pos                ((uint32_t)19)                    /* Most significant bit first */
#define USART_CR2_MSBFIRST_Mask               (((uint32_t)0x01) << 19)
#define USART_CR2_MSBFIRST                    USART_CR2_MSBFIRST_Mask
#define USART_CR2_DATAINV_Pos                 ((uint32_t)18)                    /* Binary data inversion */
#define USART_CR2_DATAINV_Mask                (((uint32_t)0x01) << 18)
#define USART_CR2_DATAINV                     USART_CR2_DATAINV_Mask
#define USART_CR2_TXINV_Pos                   ((uint32_t)17)                    /* TX pin active level inversion */
#define USART_CR2_TXINV_Mask                  (((uint32_t)0x01) << 17)
#define USART_CR2_TXINV                       USART_CR2_TXINV_Mask
#define USART_CR2_RXINV_Pos                   ((uint32_t)16)                    /* RX pin active level inversion */
#define USART_CR2_RXINV_Mask                  (((uint32_t)0x01) << 16)
#define USART_CR2_RXINV                       USART_CR2_RXINV_Mask
#define USART_CR2_SWAP_Pos                    ((uint32_t)15)                    /* Swap TX/RX pins */
#define USART_CR2_SWAP_Mask                   (((uint32_t)0x01) << 15)
#define USART_CR2_SWAP                        USART_CR2_SWAP_Mask
#define USART_CR2_LINEN_Pos                   ((uint32_t)14)                    /* LIN mode enable */
#define USART_CR2_LINEN_Mask                  (((uint32_t)0x01) << 14)
#define USART_CR2_LINEN                       USART_CR2_LINEN_Mask
#define USART_CR2_STOP_Pos                    ((uint32_t)12)                    /* STOP bits */
#define USART_CR2_STOP_Mask                   (((uint32_t)0x03) << 12)
#define USART_CR2_STOP                        USART_CR2_STOP_Mask
#define USART_CR2_STOP_0                      (((uint32_t)0x1 << USART_CR2_STOP_Pos))
#define USART_CR2_STOP_1                      (((uint32_t)0x2 << USART_CR2_STOP_Pos))
#define USART_CR2_CLKEN_Pos                   ((uint32_t)11)                    /* Clock enable */
#define USART_CR2_CLKEN_Mask                  (((uint32_t)0x01) << 11)
#define USART_CR2_CLKEN                       USART_CR2_CLKEN_Mask
#define USART_CR2_CPOL_Pos                    ((uint32_t)10)                    /* Clock polarity */
#define USART_CR2_CPOL_Mask                   (((uint32_t)0x01) << 10)
#define USART_CR2_CPOL                        USART_CR2_CPOL_Mask
#define USART_CR2_CPHA_Pos                    ((uint32_t)9)                     /* Clock phase */
#define USART_CR2_CPHA_Mask                   (((uint32_t)0x01) << 9)
#define USART_CR2_CPHA                        USART_CR2_CPHA_Mask
#define USART_CR2_LBCL_Pos                    ((uint32_t)8)                     /* Last bit clock pulse */
#define USART_CR2_LBCL_Mask                   (((uint32_t)0x01) << 8)
#define USART_CR2_LBCL                        USART_CR2_LBCL_Mask
#define USART_CR2_LBDIE_Pos                   ((uint32_t)6)                     /* LIN break detection interrupt enable */
#define USART_CR2_LBDIE_Mask                  (((uint32_t)0x01) << 6)
#define USART_CR2_LBDIE                       USART_CR2_LBDIE_Mask
#define USART_CR2_LBDL_Pos                    ((uint32_t)5)                     /* LIN break detection length */
#define USART_CR2_LBDL_Mask                   (((uint32_t)0x01) << 5)
#define USART_CR2_LBDL                        USART_CR2_LBDL_Mask
#define USART_CR2_ADDM7_Pos                   ((uint32_t)4)                     /* 7-bit Address Detection/4-bit Address Detection */
#define USART_CR2_ADDM7_Mask                  (((uint32_t)0x01) << 4)
#define USART_CR2_ADDM7                       USART_CR2_ADDM7_Mask

/************************************* USART->CR3  **************************************/
#define USART_CR3_WUFIE_Pos                   ((uint32_t)22)                    /* Wakeup from Stop mode interrupt enable */
#define USART_CR3_WUFIE_Mask                  (((uint32_t)0x01) << 22)
#define USART_CR3_WUFIE                       USART_CR3_WUFIE_Mask
#define USART_CR3_WUS_Pos                     ((uint32_t)20)                    /* Wakeup from Stop mode interrupt flag selection */
#define USART_CR3_WUS_Mask                    (((uint32_t)0x03) << 20)
#define USART_CR3_WUS                         USART_CR3_WUS_Mask
#define USART_CR3_WUS_0                       (((uint32_t)0x1 << USART_CR3_WUS_Pos))
#define USART_CR3_WUS_1                       (((uint32_t)0x2 << USART_CR3_WUS_Pos))
#define USART_CR3_SCARCNT_Pos                 ((uint32_t)17)                    /* Smartcard auto-retry count */
#define USART_CR3_SCARCNT_Mask                (((uint32_t)0x07) << 17)
#define USART_CR3_SCARCNT                     USART_CR3_SCARCNT_Mask
#define USART_CR3_SCARCNT_0                   (((uint32_t)0x1 << USART_CR3_SCARCNT_Pos))
#define USART_CR3_SCARCNT_1                   (((uint32_t)0x2 << USART_CR3_SCARCNT_Pos))
#define USART_CR3_SCARCNT_2                   (((uint32_t)0x4 << USART_CR3_SCARCNT_Pos))
#define USART_CR3_DEP_Pos                     ((uint32_t)15)                    /* Driver enable polarity selection */
#define USART_CR3_DEP_Mask                    (((uint32_t)0x01) << 15)
#define USART_CR3_DEP                         USART_CR3_DEP_Mask
#define USART_CR3_DEM_Pos                     ((uint32_t)14)                    /* Driver enable mode */
#define USART_CR3_DEM_Mask                    (((uint32_t)0x01) << 14)
#define USART_CR3_DEM                         USART_CR3_DEM_Mask
#define USART_CR3_DDRE_Pos                    ((uint32_t)13)                    /* DMA Disable on Reception Error */
#define USART_CR3_DDRE_Mask                   (((uint32_t)0x01) << 13)
#define USART_CR3_DDRE                        USART_CR3_DDRE_Mask
#define USART_CR3_OVRDIS_Pos                  ((uint32_t)12)                    /* Overrun Disable */
#define USART_CR3_OVRDIS_Mask                 (((uint32_t)0x01) << 12)
#define USART_CR3_OVRDIS                      USART_CR3_OVRDIS_Mask
#define USART_CR3_ONEBIT_Pos                  ((uint32_t)11)                    /* One sample bit method enable */
#define USART_CR3_ONEBIT_Mask                 (((uint32_t)0x01) << 11)
#define USART_CR3_ONEBIT                      USART_CR3_ONEBIT_Mask
#define USART_CR3_CTSIE_Pos                   ((uint32_t)10)                    /* CTS interrupt enable */
#define USART_CR3_CTSIE_Mask                  (((uint32_t)0x01) << 10)
#define USART_CR3_CTSIE                       USART_CR3_CTSIE_Mask
#define USART_CR3_CTSE_Pos                    ((uint32_t)9)                     /* CTS enable */
#define USART_CR3_CTSE_Mask                   (((uint32_t)0x01) << 9)
#define USART_CR3_CTSE                        USART_CR3_CTSE_Mask
#define USART_CR3_RTSE_Pos                    ((uint32_t)8)                     /* RTS enable */
#define USART_CR3_RTSE_Mask                   (((uint32_t)0x01) << 8)
#define USART_CR3_RTSE                        USART_CR3_RTSE_Mask
#define USART_CR3_DMAT_Pos                    ((uint32_t)7)                     /* DMA enable transmitter */
#define USART_CR3_DMAT_Mask                   (((uint32_t)0x01) << 7)
#define USART_CR3_DMAT                        USART_CR3_DMAT_Mask
#define USART_CR3_DMAR_Pos                    ((uint32_t)6)                     /* DMA enable receiver */
#define USART_CR3_DMAR_Mask                   (((uint32_t)0x01) << 6)
#define USART_CR3_DMAR                        USART_CR3_DMAR_Mask
#define USART_CR3_SCEN_Pos                    ((uint32_t)5)                     /* Smartcard mode enable */
#define USART_CR3_SCEN_Mask                   (((uint32_t)0x01) << 5)
#define USART_CR3_SCEN                        USART_CR3_SCEN_Mask
#define USART_CR3_NACK_Pos                    ((uint32_t)4)                     /* Smartcard NACK enable */
#define USART_CR3_NACK_Mask                   (((uint32_t)0x01) << 4)
#define USART_CR3_NACK                        USART_CR3_NACK_Mask
#define USART_CR3_HDSEL_Pos                   ((uint32_t)3)                     /* Half-duplex selection */
#define USART_CR3_HDSEL_Mask                  (((uint32_t)0x01) << 3)
#define USART_CR3_HDSEL                       USART_CR3_HDSEL_Mask
#define USART_CR3_IRLP_Pos                    ((uint32_t)2)                     /* IrDA low-power */
#define USART_CR3_IRLP_Mask                   (((uint32_t)0x01) << 2)
#define USART_CR3_IRLP                        USART_CR3_IRLP_Mask
#define USART_CR3_IREN_Pos                    ((uint32_t)1)                     /* IrDA mode enable */
#define USART_CR3_IREN_Mask                   (((uint32_t)0x01) << 1)
#define USART_CR3_IREN                        USART_CR3_IREN_Mask
#define USART_CR3_EIE_Pos                     ((uint32_t)0)                     /* Error interrupt enable */
#define USART_CR3_EIE_Mask                    (((uint32_t)0x01) << 0)
#define USART_CR3_EIE                         USART_CR3_EIE_Mask

/************************************* USART->BRR  **************************************/
#define USART_BRR_BRR_Pos                     ((uint32_t)0)                     /* Baud rate register: include mantissa of USARTDIV(BRR[15:4]) and fraction of USARTDIV(BRR[3:0]) */
#define USART_BRR_BRR_Mask                    (((uint32_t)0xFFFF) << 0)
#define USART_BRR_BRR                         USART_BRR_BRR_Mask

/************************************ USART->GTPR  **************************************/
#define USART_GTPR_GT_Pos                     ((uint32_t)8)                     /* Guard time value */
#define USART_GTPR_GT_Mask                    (((uint32_t)0xFF) << 8)
#define USART_GTPR_GT                         USART_GTPR_GT_Mask
#define USART_GTPR_GT_0                       (((uint32_t)0x1 << USART_GTPR_GT_Pos))
#define USART_GTPR_GT_1                       (((uint32_t)0x2 << USART_GTPR_GT_Pos))
#define USART_GTPR_GT_2                       (((uint32_t)0x4 << USART_GTPR_GT_Pos))
#define USART_GTPR_GT_3                       (((uint32_t)0x8 << USART_GTPR_GT_Pos))
#define USART_GTPR_GT_4                       (((uint32_t)0x10 << USART_GTPR_GT_Pos))
#define USART_GTPR_GT_5                       (((uint32_t)0x20 << USART_GTPR_GT_Pos))
#define USART_GTPR_GT_6                       (((uint32_t)0x40 << USART_GTPR_GT_Pos))
#define USART_GTPR_GT_7                       (((uint32_t)0x80 << USART_GTPR_GT_Pos))
#define USART_GTPR_PSC_Pos                    ((uint32_t)0)                     /* Prescaler value */
#define USART_GTPR_PSC_Mask                   (((uint32_t)0xFF) << 0)
#define USART_GTPR_PSC                        USART_GTPR_PSC_Mask
#define USART_GTPR_PSC_0                      (((uint32_t)0x1))
#define USART_GTPR_PSC_1                      (((uint32_t)0x2))
#define USART_GTPR_PSC_2                      (((uint32_t)0x4))
#define USART_GTPR_PSC_3                      (((uint32_t)0x8))
#define USART_GTPR_PSC_4                      (((uint32_t)0x10))
#define USART_GTPR_PSC_5                      (((uint32_t)0x20))
#define USART_GTPR_PSC_6                      (((uint32_t)0x40))
#define USART_GTPR_PSC_7                      (((uint32_t)0x80))

/************************************ USART->RTOR  **************************************/
#define USART_RTOR_BLEN_Pos                   ((uint32_t)24)                    /* Block Length */
#define USART_RTOR_BLEN_Mask                  (((uint32_t)0xFF) << 24)
#define USART_RTOR_BLEN                       USART_RTOR_BLEN_Mask
#define USART_RTOR_BLEN_0                     (((uint32_t)0x1 << USART_RTOR_BLEN_Pos))
#define USART_RTOR_BLEN_1                     (((uint32_t)0x2 << USART_RTOR_BLEN_Pos))
#define USART_RTOR_BLEN_2                     (((uint32_t)0x4 << USART_RTOR_BLEN_Pos))
#define USART_RTOR_BLEN_3                     (((uint32_t)0x8 << USART_RTOR_BLEN_Pos))
#define USART_RTOR_BLEN_4                     (((uint32_t)0x10 << USART_RTOR_BLEN_Pos))
#define USART_RTOR_BLEN_5                     (((uint32_t)0x20 << USART_RTOR_BLEN_Pos))
#define USART_RTOR_BLEN_6                     (((uint32_t)0x40 << USART_RTOR_BLEN_Pos))
#define USART_RTOR_BLEN_7                     (((uint32_t)0x80 << USART_RTOR_BLEN_Pos))
#define USART_RTOR_RTO_Pos                    ((uint32_t)0)                     /* Receiver timeout value */
#define USART_RTOR_RTO_Mask                   (((uint32_t)0xFFFFFF) << 0)
#define USART_RTOR_RTO                        USART_RTOR_RTO_Mask

/************************************* USART->RQR  **************************************/
#define USART_RQR_TXFRQ_Pos                   ((uint32_t)4)                     /* Transmit data flush request */
#define USART_RQR_TXFRQ_Mask                  (((uint32_t)0x01) << 4)
#define USART_RQR_TXFRQ                       USART_RQR_TXFRQ_Mask
#define USART_RQR_RXFRQ_Pos                   ((uint32_t)3)                     /* Receive data flush request */
#define USART_RQR_RXFRQ_Mask                  (((uint32_t)0x01) << 3)
#define USART_RQR_RXFRQ                       USART_RQR_RXFRQ_Mask
#define USART_RQR_MMRQ_Pos                    ((uint32_t)2)                     /* Mute mode request */
#define USART_RQR_MMRQ_Mask                   (((uint32_t)0x01) << 2)
#define USART_RQR_MMRQ                        USART_RQR_MMRQ_Mask
#define USART_RQR_SBKRQ_Pos                   ((uint32_t)1)                     /* Send break request */
#define USART_RQR_SBKRQ_Mask                  (((uint32_t)0x01) << 1)
#define USART_RQR_SBKRQ                       USART_RQR_SBKRQ_Mask
#define USART_RQR_ABRRQ_Pos                   ((uint32_t)0)                     /* Auto baud rate request */
#define USART_RQR_ABRRQ_Mask                  (((uint32_t)0x01) << 0)
#define USART_RQR_ABRRQ                       USART_RQR_ABRRQ_Mask

/************************************* USART->ISR  **************************************/
#define USART_ISR_REACK_Pos                   ((uint32_t)22)                    /* Receive enable acknowledge flag */
#define USART_ISR_REACK_Mask                  (((uint32_t)0x01) << 22)
#define USART_ISR_REACK                       USART_ISR_REACK_Mask
#define USART_ISR_TEACK_Pos                   ((uint32_t)21)                    /* Transmit enable acknowledge flag */
#define USART_ISR_TEACK_Mask                  (((uint32_t)0x01) << 21)
#define USART_ISR_TEACK                       USART_ISR_TEACK_Mask
#define USART_ISR_WUF_Pos                     ((uint32_t)20)                    /* Wakeup from Stop mode flag */
#define USART_ISR_WUF_Mask                    (((uint32_t)0x01) << 20)
#define USART_ISR_WUF                         USART_ISR_WUF_Mask
#define USART_ISR_RWU_Pos                     ((uint32_t)19)                    /* Receiver wakeup from Mute mode */
#define USART_ISR_RWU_Mask                    (((uint32_t)0x01) << 19)
#define USART_ISR_RWU                         USART_ISR_RWU_Mask
#define USART_ISR_SBKF_Pos                    ((uint32_t)18)                    /* Send break flag */
#define USART_ISR_SBKF_Mask                   (((uint32_t)0x01) << 18)
#define USART_ISR_SBKF                        USART_ISR_SBKF_Mask
#define USART_ISR_CMF_Pos                     ((uint32_t)17)                    /* character match flag */
#define USART_ISR_CMF_Mask                    (((uint32_t)0x01) << 17)
#define USART_ISR_CMF                         USART_ISR_CMF_Mask
#define USART_ISR_BUSY_Pos                    ((uint32_t)16)                    /* Busy flag */
#define USART_ISR_BUSY_Mask                   (((uint32_t)0x01) << 16)
#define USART_ISR_BUSY                        USART_ISR_BUSY_Mask
#define USART_ISR_ABRF_Pos                    ((uint32_t)15)                    /* Auto baud rate flag */
#define USART_ISR_ABRF_Mask                   (((uint32_t)0x01) << 15)
#define USART_ISR_ABRF                        USART_ISR_ABRF_Mask
#define USART_ISR_ABRE_Pos                    ((uint32_t)14)                    /* Auto baud rate error */
#define USART_ISR_ABRE_Mask                   (((uint32_t)0x01) << 14)
#define USART_ISR_ABRE                        USART_ISR_ABRE_Mask
#define USART_ISR_EOBF_Pos                    ((uint32_t)12)                    /* End of block flag */
#define USART_ISR_EOBF_Mask                   (((uint32_t)0x01) << 12)
#define USART_ISR_EOBF                        USART_ISR_EOBF_Mask
#define USART_ISR_RTOF_Pos                    ((uint32_t)11)                    /* Receiver timeout */
#define USART_ISR_RTOF_Mask                   (((uint32_t)0x01) << 11)
#define USART_ISR_RTOF                        USART_ISR_RTOF_Mask
#define USART_ISR_CTS_Pos                     ((uint32_t)10)                    /* CTS flag */
#define USART_ISR_CTS_Mask                    (((uint32_t)0x01) << 10)
#define USART_ISR_CTS                         USART_ISR_CTS_Mask
#define USART_ISR_CTSIF_Pos                   ((uint32_t)9)                     /* CTS interrupt flag */
#define USART_ISR_CTSIF_Mask                  (((uint32_t)0x01) << 9)
#define USART_ISR_CTSIF                       USART_ISR_CTSIF_Mask
#define USART_ISR_LBDF_Pos                    ((uint32_t)8)                     /* LIN break detection flag */
#define USART_ISR_LBDF_Mask                   (((uint32_t)0x01) << 8)
#define USART_ISR_LBDF                        USART_ISR_LBDF_Mask
#define USART_ISR_TXE_Pos                     ((uint32_t)7)                     /* Transmit data register empty */
#define USART_ISR_TXE_Mask                    (((uint32_t)0x01) << 7)
#define USART_ISR_TXE                         USART_ISR_TXE_Mask
#define USART_ISR_TC_Pos                      ((uint32_t)6)                     /* Transmission complete */
#define USART_ISR_TC_Mask                     (((uint32_t)0x01) << 6)
#define USART_ISR_TC                          USART_ISR_TC_Mask
#define USART_ISR_RXNE_Pos                    ((uint32_t)5)                     /* Read data register not empty */
#define USART_ISR_RXNE_Mask                   (((uint32_t)0x01) << 5)
#define USART_ISR_RXNE                        USART_ISR_RXNE_Mask
#define USART_ISR_IDLE_Pos                    ((uint32_t)4)                     /* Idle line detected */
#define USART_ISR_IDLE_Mask                   (((uint32_t)0x01) << 4)
#define USART_ISR_IDLE                        USART_ISR_IDLE_Mask
#define USART_ISR_ORE_Pos                     ((uint32_t)3)                     /* Overrun error */
#define USART_ISR_ORE_Mask                    (((uint32_t)0x01) << 3)
#define USART_ISR_ORE                         USART_ISR_ORE_Mask
#define USART_ISR_NF_Pos                      ((uint32_t)2)                     /* Noise detected flag */
#define USART_ISR_NF_Mask                     (((uint32_t)0x01) << 2)
#define USART_ISR_NF                          USART_ISR_NF_Mask
#define USART_ISR_FE_Pos                      ((uint32_t)1)                     /* Framing error */
#define USART_ISR_FE_Mask                     (((uint32_t)0x01) << 1)
#define USART_ISR_FE                          USART_ISR_FE_Mask
#define USART_ISR_PE_Pos                      ((uint32_t)0)                     /* Parity error */
#define USART_ISR_PE_Mask                     (((uint32_t)0x01) << 0)
#define USART_ISR_PE                          USART_ISR_PE_Mask

/************************************* USART->ICR  **************************************/
#define USART_ICR_WUCF_Pos                    ((uint32_t)20)                    /* Wakeup from Stop mode clear flag */
#define USART_ICR_WUCF_Mask                   (((uint32_t)0x01) << 20)
#define USART_ICR_WUCF                        USART_ICR_WUCF_Mask
#define USART_ICR_CMCF_Pos                    ((uint32_t)17)                    /* Character match clear flag */
#define USART_ICR_CMCF_Mask                   (((uint32_t)0x01) << 17)
#define USART_ICR_CMCF                        USART_ICR_CMCF_Mask
#define USART_ICR_EOBCF_Pos                   ((uint32_t)12)                    /* End of timeout clear flag */
#define USART_ICR_EOBCF_Mask                  (((uint32_t)0x01) << 12)
#define USART_ICR_EOBCF                       USART_ICR_EOBCF_Mask
#define USART_ICR_RTOCF_Pos                   ((uint32_t)11)                    /* Receiver timeout clear flag */
#define USART_ICR_RTOCF_Mask                  (((uint32_t)0x01) << 11)
#define USART_ICR_RTOCF                       USART_ICR_RTOCF_Mask
#define USART_ICR_CTSCF_Pos                   ((uint32_t)9)                     /* CTS clear flag */
#define USART_ICR_CTSCF_Mask                  (((uint32_t)0x01) << 9)
#define USART_ICR_CTSCF                       USART_ICR_CTSCF_Mask
#define USART_ICR_LBDCF_Pos                   ((uint32_t)8)                     /* LIN break detection clear flag */
#define USART_ICR_LBDCF_Mask                  (((uint32_t)0x01) << 8)
#define USART_ICR_LBDCF                       USART_ICR_LBDCF_Mask
#define USART_ICR_TCCF_Pos                    ((uint32_t)6)                     /* Transmission complete clear flag */
#define USART_ICR_TCCF_Mask                   (((uint32_t)0x01) << 6)
#define USART_ICR_TCCF                        USART_ICR_TCCF_Mask
#define USART_ICR_IDLECF_Pos                  ((uint32_t)4)                     /* Idle line detected clear flag */
#define USART_ICR_IDLECF_Mask                 (((uint32_t)0x01) << 4)
#define USART_ICR_IDLECF                      USART_ICR_IDLECF_Mask
#define USART_ICR_ORECF_Pos                   ((uint32_t)3)                     /* Overrun error clear flag */
#define USART_ICR_ORECF_Mask                  (((uint32_t)0x01) << 3)
#define USART_ICR_ORECF                       USART_ICR_ORECF_Mask
#define USART_ICR_NCF_Pos                     ((uint32_t)2)                     /* Noise detected clear flag */
#define USART_ICR_NCF_Mask                    (((uint32_t)0x01) << 2)
#define USART_ICR_NCF                         USART_ICR_NCF_Mask
#define USART_ICR_FECF_Pos                    ((uint32_t)1)                     /* Framing error clear flag */
#define USART_ICR_FECF_Mask                   (((uint32_t)0x01) << 1)
#define USART_ICR_FECF                        USART_ICR_FECF_Mask
#define USART_ICR_PECF_Pos                    ((uint32_t)0)                     /* Parity error clear flag */
#define USART_ICR_PECF_Mask                   (((uint32_t)0x01) << 0)
#define USART_ICR_PECF                        USART_ICR_PECF_Mask

/************************************* USART->RDR  **************************************/
#define USART_RDR_RDR_Pos                     ((uint32_t)0)                     /* Receive data value */
#define USART_RDR_RDR_Mask                    (((uint32_t)0x01FF) << 0)
#define USART_RDR_RDR                         USART_RDR_RDR_Mask
#define USART_RDR_RDR_0                       (((uint32_t)0x1))
#define USART_RDR_RDR_1                       (((uint32_t)0x2))
#define USART_RDR_RDR_2                       (((uint32_t)0x4))
#define USART_RDR_RDR_3                       (((uint32_t)0x8))
#define USART_RDR_RDR_4                       (((uint32_t)0x10))
#define USART_RDR_RDR_5                       (((uint32_t)0x20))
#define USART_RDR_RDR_6                       (((uint32_t)0x40))
#define USART_RDR_RDR_7                       (((uint32_t)0x80))
#define USART_RDR_RDR_8                       (((uint32_t)0x100))

/************************************* USART->TDR  **************************************/
#define USART_TDR_TDR_Pos                     ((uint32_t)0)                     /* Transmit data value */
#define USART_TDR_TDR_Mask                    (((uint32_t)0x01FF) << 0)
#define USART_TDR_TDR                         USART_TDR_TDR_Mask
#define USART_TDR_TDR_0                       (((uint32_t)0x1))
#define USART_TDR_TDR_1                       (((uint32_t)0x2))
#define USART_TDR_TDR_2                       (((uint32_t)0x4))
#define USART_TDR_TDR_3                       (((uint32_t)0x8))
#define USART_TDR_TDR_4                       (((uint32_t)0x10))
#define USART_TDR_TDR_5                       (((uint32_t)0x20))
#define USART_TDR_TDR_6                       (((uint32_t)0x40))
#define USART_TDR_TDR_7                       (((uint32_t)0x80))
#define USART_TDR_TDR_8                       (((uint32_t)0x100))

/*****************************************************************************************
*                                    Peripheral DBGMCU                                   *
*****************************************************************************************/
typedef struct{
  __I  uint32_t IDCODE;                 /* MCU Device ID Code Register */
  __IO uint32_t CR;                     /* Debug MCU Configuration Register */
  __IO uint32_t APB1_FZ;                /* APB1 Freeze Register */
  __IO uint32_t APB2_FZ;                /* APB2 Freeze Register */
}DBGMCU_TypeDef;

/*********************************** DBGMCU->IDCODE  ************************************/
#define DBGMCU_IDCODE_DEV_ID_Pos              ((uint32_t)0)                     /* Device Identifier */
#define DBGMCU_IDCODE_DEV_ID_Mask             (((uint32_t)0x0FFF) << 0)
#define DBGMCU_IDCODE_DEV_ID                  DBGMCU_IDCODE_DEV_ID_Mask
#define DBGMCU_IDCODE_DEV_ID_0                (((uint32_t)0x1))
#define DBGMCU_IDCODE_DEV_ID_1                (((uint32_t)0x2))
#define DBGMCU_IDCODE_DEV_ID_2                (((uint32_t)0x4))
#define DBGMCU_IDCODE_DEV_ID_3                (((uint32_t)0x8))
#define DBGMCU_IDCODE_DEV_ID_4                (((uint32_t)0x10))
#define DBGMCU_IDCODE_DEV_ID_5                (((uint32_t)0x20))
#define DBGMCU_IDCODE_DEV_ID_6                (((uint32_t)0x40))
#define DBGMCU_IDCODE_DEV_ID_7                (((uint32_t)0x80))
#define DBGMCU_IDCODE_DEV_ID_8                (((uint32_t)0x100))
#define DBGMCU_IDCODE_DEV_ID_9                (((uint32_t)0x200))
#define DBGMCU_IDCODE_DEV_ID_10               (((uint32_t)0x400))
#define DBGMCU_IDCODE_DEV_ID_11               (((uint32_t)0x800))
#define DBGMCU_IDCODE_REV_ID_Pos              ((uint32_t)16)                    /* Revision Identifier */
#define DBGMCU_IDCODE_REV_ID_Mask             (((uint32_t)0xFFFF) << 16)
#define DBGMCU_IDCODE_REV_ID                  DBGMCU_IDCODE_REV_ID_Mask

/************************************* DBGMCU->CR  **************************************/
#define DBGMCU_CR_DBG_STOP_Pos                ((uint32_t)1)                     /* Debug Stop Mode */
#define DBGMCU_CR_DBG_STOP_Mask               (((uint32_t)0x01) << 1)
#define DBGMCU_CR_DBG_STOP                    DBGMCU_CR_DBG_STOP_Mask
#define DBGMCU_CR_DBG_STANDBY_Pos             ((uint32_t)2)                     /* Debug Standby Mode */
#define DBGMCU_CR_DBG_STANDBY_Mask            (((uint32_t)0x01) << 2)
#define DBGMCU_CR_DBG_STANDBY                 DBGMCU_CR_DBG_STANDBY_Mask

/********************************** DBGMCU->APB1_FZ  ************************************/
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos      ((uint32_t)0)                     /* Debug Timer 2 stopped when Core is halted */
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Mask     (((uint32_t)0x01) << 0)
#define DBGMCU_APB1_FZ_DBG_TIM2_STOP          DBGMCU_APB1_FZ_DBG_TIM2_STOP_Mask
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos      ((uint32_t)1)                     /* Debug Timer 3 stopped when Core is halted */
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Mask     (((uint32_t)0x01) << 1)
#define DBGMCU_APB1_FZ_DBG_TIM3_STOP          DBGMCU_APB1_FZ_DBG_TIM3_STOP_Mask
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos      ((uint32_t)4)                     /* Debug Timer 6 stopped when Core is halted */
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Mask     (((uint32_t)0x01) << 4)
#define DBGMCU_APB1_FZ_DBG_TIM6_STOP          DBGMCU_APB1_FZ_DBG_TIM6_STOP_Mask
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos      ((uint32_t)5)                     /* Debug Timer 7 stopped when Core is halted */
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Mask     (((uint32_t)0x01) << 5)
#define DBGMCU_APB1_FZ_DBG_TIM7_STOP          DBGMCU_APB1_FZ_DBG_TIM7_STOP_Mask
#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos     ((uint32_t)8)                     /* Debug Timer 14 stopped when Core is halted */
#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Mask    (((uint32_t)0x01) << 8)
#define DBGMCU_APB1_FZ_DBG_TIM14_STOP         DBGMCU_APB1_FZ_DBG_TIM14_STOP_Mask
#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos       ((uint32_t)10)                    /* Debug RTC stopped when Core is halted */
#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Mask      (((uint32_t)0x01) << 10)
#define DBGMCU_APB1_FZ_DBG_RTC_STOP           DBGMCU_APB1_FZ_DBG_RTC_STOP_Mask
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos      ((uint32_t)11)                    /* Debug Window Wachdog stopped when Core is halted */
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Mask     (((uint32_t)0x01) << 11)
#define DBGMCU_APB1_FZ_DBG_WWDG_STOP          DBGMCU_APB1_FZ_DBG_WWDG_STOP_Mask
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos      ((uint32_t)12)                    /* Debug Independent Wachdog stopped when Core is halted */
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Mask     (((uint32_t)0x01) << 12)
#define DBGMCU_APB1_FZ_DBG_IWDG_STOP          DBGMCU_APB1_FZ_DBG_IWDG_STOP_Mask
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos  ((uint32_t)21)               /* I2C1 SMBUS timeout mode stopped when core is halted */
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Mask  (((uint32_t)0x01) << 21)
#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Mask
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos  ((uint32_t)22)               /* I2C2 SMBUS timeout mode stopped when core is halted */
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Mask  (((uint32_t)0x01) << 22)
#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Mask
#define DBGMCU_APB1_FZ_DBG_CAN_STOP_Pos       ((uint32_t)25)                    /* CAN timeout mode stopped when core is halted */
#define DBGMCU_APB1_FZ_DBG_CAN_STOP_Mask      (((uint32_t)0x01) << 25)
#define DBGMCU_APB1_FZ_DBG_CAN_STOP           DBGMCU_APB1_FZ_DBG_CAN_STOP_Mask

/********************************** DBGMCU->APB2_FZ  ************************************/
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos      ((uint32_t)11)                    /* Debug Timer 1 stopped when Core is halted */
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Mask     (((uint32_t)0x01) << 11)
#define DBGMCU_APB2_FZ_DBG_TIM1_STOP          DBGMCU_APB2_FZ_DBG_TIM1_STOP_Mask
#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos     ((uint32_t)16)                    /* Debug Timer 15 stopped when Core is halted */
#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Mask    (((uint32_t)0x01) << 16)
#define DBGMCU_APB2_FZ_DBG_TIM15_STOP         DBGMCU_APB2_FZ_DBG_TIM15_STOP_Mask
#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos     ((uint32_t)17)                    /* Debug Timer 16 stopped when Core is halted */
#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Mask    (((uint32_t)0x01) << 17)
#define DBGMCU_APB2_FZ_DBG_TIM16_STOP         DBGMCU_APB2_FZ_DBG_TIM16_STOP_Mask
#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos     ((uint32_t)18)                    /* Debug Timer 17 stopped when Core is halted */
#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Mask    (((uint32_t)0x01) << 18)
#define DBGMCU_APB2_FZ_DBG_TIM17_STOP         DBGMCU_APB2_FZ_DBG_TIM17_STOP_Mask

/*****************************************************************************************
*                                   Peripheral DIVSQRT                                   *
*****************************************************************************************/
typedef struct{
  __IO uint32_t DIVIDEND;               /* dividend Register */
  __IO uint32_t DIVISOR;                /* Divisor Register */
  __IO uint32_t CSR;                    /* control and status Register */
  __IO uint32_t RADICAND;               /* RADICANDED Register */
  __IO uint32_t RES;                    /* Result register */
  __IO uint32_t REMAINDER;              /* remainder register */
}DIVSQRT_TypeDef;

/********************************* DIVSQRT->DIVIDEND  ***********************************/
#define DIVSQRT_DIVIDEND_DIVIDEND_Pos         ((uint32_t)0)                     /* dividend  Register */
#define DIVSQRT_DIVIDEND_DIVIDEND_Mask        (((uint32_t)0xFFFFFFFF) << 0)
#define DIVSQRT_DIVIDEND_DIVIDEND             DIVSQRT_DIVIDEND_DIVIDEND_Mask

/********************************** DIVSQRT->DIVISOR  ***********************************/
#define DIVSQRT_DIVISOR_DIVISOR_Pos           ((uint32_t)0)                     /* Divisor  Register */
#define DIVSQRT_DIVISOR_DIVISOR_Mask          (((uint32_t)0xFFFFFFFF) << 0)
#define DIVSQRT_DIVISOR_DIVISOR               DIVSQRT_DIVISOR_DIVISOR_Mask

/************************************ DIVSQRT->CSR  *************************************/
#define DIVSQRT_CSR_DIV_SRT_Pos               ((uint32_t)0)                     /* Start division */
#define DIVSQRT_CSR_DIV_SRT_Mask              (((uint32_t)0x01) << 0)
#define DIVSQRT_CSR_DIV_SRT                   DIVSQRT_CSR_DIV_SRT_Mask
#define DIVSQRT_CSR_UNSIGN_DIV_Pos            ((uint32_t)1)                     /* Unsigned number division */
#define DIVSQRT_CSR_UNSIGN_DIV_Mask           (((uint32_t)0x01) << 1)
#define DIVSQRT_CSR_UNSIGN_DIV                DIVSQRT_CSR_UNSIGN_DIV_Mask
#define DIVSQRT_CSR_DFS_Pos                   ((uint32_t)2)                     /* Quick start divide operation off */
#define DIVSQRT_CSR_DFS_Mask                  (((uint32_t)0x01) << 2)
#define DIVSQRT_CSR_DFS                       DIVSQRT_CSR_DFS_Mask
#define DIVSQRT_CSR_DZ_INT_EN_Pos             ((uint32_t)3)                     /* Divisor is 0 interrupt enable */
#define DIVSQRT_CSR_DZ_INT_EN_Mask            (((uint32_t)0x01) << 3)
#define DIVSQRT_CSR_DZ_INT_EN                 DIVSQRT_CSR_DZ_INT_EN_Mask
#define DIVSQRT_CSR_DZ_FLAG_Pos               ((uint32_t)4)                     /* Divisor is 0 flag */
#define DIVSQRT_CSR_DZ_FLAG_Mask              (((uint32_t)0x01) << 4)
#define DIVSQRT_CSR_DZ_FLAG                   DIVSQRT_CSR_DZ_FLAG_Mask
#define DIVSQRT_CSR_OV_INT_EN_Pos             ((uint32_t)5)                     /* Signed number divide overflow interrupt enable */
#define DIVSQRT_CSR_OV_INT_EN_Mask            (((uint32_t)0x01) << 5)
#define DIVSQRT_CSR_OV_INT_EN                 DIVSQRT_CSR_OV_INT_EN_Mask
#define DIVSQRT_CSR_OV_FLAG_Pos               ((uint32_t)6)                     /* Signed number division overflow flag */
#define DIVSQRT_CSR_OV_FLAG_Mask              (((uint32_t)0x01) << 6)
#define DIVSQRT_CSR_OV_FLAG                   DIVSQRT_CSR_OV_FLAG_Mask
#define DIVSQRT_CSR_HPRESQRT_Pos              ((uint32_t)7)                     /* High precision square operation selection register */
#define DIVSQRT_CSR_HPRESQRT_Mask             (((uint32_t)0x01) << 7)
#define DIVSQRT_CSR_HPRESQRT                  DIVSQRT_CSR_HPRESQRT_Mask
#define DIVSQRT_CSR_SQRT_Pos                  ((uint32_t)29)                    /* Division square root operation flag */
#define DIVSQRT_CSR_SQRT_Mask                 (((uint32_t)0x01) << 29)
#define DIVSQRT_CSR_SQRT                      DIVSQRT_CSR_SQRT_Mask
#define DIVSQRT_CSR_DIV_Pos                   ((uint32_t)30)                    /* Division operation flag */
#define DIVSQRT_CSR_DIV_Mask                  (((uint32_t)0x01) << 30)
#define DIVSQRT_CSR_DIV                       DIVSQRT_CSR_DIV_Mask
#define DIVSQRT_CSR_BUSY_Pos                  ((uint32_t)31)                    /* DVSQ accelerator working status flag */
#define DIVSQRT_CSR_BUSY_Mask                 (((uint32_t)0x01) << 31)
#define DIVSQRT_CSR_BUSY                      DIVSQRT_CSR_BUSY_Mask

/********************************* DIVSQRT->RADICAND  ***********************************/
#define DIVSQRT_RADICAND_RADICAND_Pos         ((uint32_t)0)                     /* Radicanded  Register */
#define DIVSQRT_RADICAND_RADICAND_Mask        (((uint32_t)0xFFFFFFFF) << 0)
#define DIVSQRT_RADICAND_RADICAND             DIVSQRT_RADICAND_RADICAND_Mask

/************************************ DIVSQRT->RES  *************************************/
#define DIVSQRT_RES_RES_Pos                   ((uint32_t)0)                     /* Result  Register */
#define DIVSQRT_RES_RES_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define DIVSQRT_RES_RES                       DIVSQRT_RES_RES_Mask

/********************************* DIVSQRT->REMAINDER  **********************************/
#define DIVSQRT_REMAINDER_REMAINDER_Pos       ((uint32_t)0)                     /* remainder  Register */
#define DIVSQRT_REMAINDER_REMAINDER_Mask      (((uint32_t)0xFFFFFFFF) << 0)
#define DIVSQRT_REMAINDER_REMAINDER           DIVSQRT_REMAINDER_REMAINDER_Mask

/*****************************************************************************************
*                                    Peripheral LPUART                                   *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR1;                    /* Control register 1 */
  __IO uint32_t CR2;                    /* Control register 2 */
  __IO uint32_t CR3;                    /* Control register 3 */
  __IO uint32_t BRR;                    /* Baud rate register */
       uint16_t RESERVED1[4];
  __O  uint32_t RQR;                    /* Request register */
  __I  uint32_t ISR;                    /* Interrupt and status register */
  __O  uint32_t ICR;                    /* Interrupt flag clear register */
  __I  uint32_t RDR;                    /* Receive data register */
  __IO uint32_t TDR;                    /* Transmit data register */
}LPUART_TypeDef;

/************************************ LPUART->CR1  **************************************/
#define LPUART_CR1_UE_Pos                     ((uint32_t)0)                     /* USART enable */
#define LPUART_CR1_UE_Mask                    (((uint32_t)0x01) << 0)
#define LPUART_CR1_UE                         LPUART_CR1_UE_Mask
#define LPUART_CR1_UESM_Pos                   ((uint32_t)1)                     /* USART enable in Stop mode */
#define LPUART_CR1_UESM_Mask                  (((uint32_t)0x01) << 1)
#define LPUART_CR1_UESM                       LPUART_CR1_UESM_Mask
#define LPUART_CR1_RE_Pos                     ((uint32_t)2)                     /* Receiver enable */
#define LPUART_CR1_RE_Mask                    (((uint32_t)0x01) << 2)
#define LPUART_CR1_RE                         LPUART_CR1_RE_Mask
#define LPUART_CR1_TE_Pos                     ((uint32_t)3)                     /* Transmitter enable */
#define LPUART_CR1_TE_Mask                    (((uint32_t)0x01) << 3)
#define LPUART_CR1_TE                         LPUART_CR1_TE_Mask
#define LPUART_CR1_IDLEIE_Pos                 ((uint32_t)4)                     /* IDLE interrupt enable */
#define LPUART_CR1_IDLEIE_Mask                (((uint32_t)0x01) << 4)
#define LPUART_CR1_IDLEIE                     LPUART_CR1_IDLEIE_Mask
#define LPUART_CR1_RXNEIE_Pos                 ((uint32_t)5)                     /* RXNE interrupt enable */
#define LPUART_CR1_RXNEIE_Mask                (((uint32_t)0x01) << 5)
#define LPUART_CR1_RXNEIE                     LPUART_CR1_RXNEIE_Mask
#define LPUART_CR1_TCIE_Pos                   ((uint32_t)6)                     /* Transmission complete interrupt enable */
#define LPUART_CR1_TCIE_Mask                  (((uint32_t)0x01) << 6)
#define LPUART_CR1_TCIE                       LPUART_CR1_TCIE_Mask
#define LPUART_CR1_TXEIE_Pos                  ((uint32_t)7)                     /* interrupt enable */
#define LPUART_CR1_TXEIE_Mask                 (((uint32_t)0x01) << 7)
#define LPUART_CR1_TXEIE                      LPUART_CR1_TXEIE_Mask
#define LPUART_CR1_PEIE_Pos                   ((uint32_t)8)                     /* PE interrupt enable */
#define LPUART_CR1_PEIE_Mask                  (((uint32_t)0x01) << 8)
#define LPUART_CR1_PEIE                       LPUART_CR1_PEIE_Mask
#define LPUART_CR1_PS_Pos                     ((uint32_t)9)                     /* Parity selection */
#define LPUART_CR1_PS_Mask                    (((uint32_t)0x01) << 9)
#define LPUART_CR1_PS                         LPUART_CR1_PS_Mask
#define LPUART_CR1_PCE_Pos                    ((uint32_t)10)                    /* Parity control enable */
#define LPUART_CR1_PCE_Mask                   (((uint32_t)0x01) << 10)
#define LPUART_CR1_PCE                        LPUART_CR1_PCE_Mask
#define LPUART_CR1_WAKE_Pos                   ((uint32_t)11)                    /* Receiver wakeup method */
#define LPUART_CR1_WAKE_Mask                  (((uint32_t)0x01) << 11)
#define LPUART_CR1_WAKE                       LPUART_CR1_WAKE_Mask
#define LPUART_CR1_M0_Pos                     ((uint32_t)12)                    /* Word length */
#define LPUART_CR1_M0_Mask                    (((uint32_t)0x01) << 12)
#define LPUART_CR1_M0                         LPUART_CR1_M0_Mask
#define LPUART_CR1_MME_Pos                    ((uint32_t)13)                    /* Mute mode enable */
#define LPUART_CR1_MME_Mask                   (((uint32_t)0x01) << 13)
#define LPUART_CR1_MME                        LPUART_CR1_MME_Mask
#define LPUART_CR1_CMIE_Pos                   ((uint32_t)14)                    /* Character match interrupt enable */
#define LPUART_CR1_CMIE_Mask                  (((uint32_t)0x01) << 14)
#define LPUART_CR1_CMIE                       LPUART_CR1_CMIE_Mask
#define LPUART_CR1_DEDT_Pos                   ((uint32_t)16)                    /* Driver Enable de-assertion time */
#define LPUART_CR1_DEDT_Mask                  (((uint32_t)0x1F) << 16)
#define LPUART_CR1_DEDT                       LPUART_CR1_DEDT_Mask
#define LPUART_CR1_DEDT_0                     (((uint32_t)0x1 << LPUART_CR1_DEDT_Pos))
#define LPUART_CR1_DEDT_1                     (((uint32_t)0x2 << LPUART_CR1_DEDT_Pos))
#define LPUART_CR1_DEDT_2                     (((uint32_t)0x4 << LPUART_CR1_DEDT_Pos))
#define LPUART_CR1_DEDT_3                     (((uint32_t)0x8 << LPUART_CR1_DEDT_Pos))
#define LPUART_CR1_DEDT_4                     (((uint32_t)0x10 << LPUART_CR1_DEDT_Pos))
#define LPUART_CR1_DEAT_Pos                   ((uint32_t)21)                    /* Driver Enable assertion time */
#define LPUART_CR1_DEAT_Mask                  (((uint32_t)0x1F) << 21)
#define LPUART_CR1_DEAT                       LPUART_CR1_DEAT_Mask
#define LPUART_CR1_DEAT_0                     (((uint32_t)0x1 << LPUART_CR1_DEAT_Pos))
#define LPUART_CR1_DEAT_1                     (((uint32_t)0x2 << LPUART_CR1_DEAT_Pos))
#define LPUART_CR1_DEAT_2                     (((uint32_t)0x4 << LPUART_CR1_DEAT_Pos))
#define LPUART_CR1_DEAT_3                     (((uint32_t)0x8 << LPUART_CR1_DEAT_Pos))
#define LPUART_CR1_DEAT_4                     (((uint32_t)0x10 << LPUART_CR1_DEAT_Pos))
#define LPUART_CR1_M1_Pos                     ((uint32_t)28)                    /* Word length */
#define LPUART_CR1_M1_Mask                    (((uint32_t)0x01) << 28)
#define LPUART_CR1_M1                         LPUART_CR1_M1_Mask

/************************************ LPUART->CR2  **************************************/
#define LPUART_CR2_ADDM7_Pos                  ((uint32_t)4)                     /* 7-bit Address Detection/4-bit Address Detection */
#define LPUART_CR2_ADDM7_Mask                 (((uint32_t)0x01) << 4)
#define LPUART_CR2_ADDM7                      LPUART_CR2_ADDM7_Mask
#define LPUART_CR2_CLKEN_Pos                  ((uint32_t)11)                    /* Clock enable */
#define LPUART_CR2_CLKEN_Mask                 (((uint32_t)0x01) << 11)
#define LPUART_CR2_CLKEN                      LPUART_CR2_CLKEN_Mask
#define LPUART_CR2_STOP_Pos                   ((uint32_t)12)                    /* STOP bits */
#define LPUART_CR2_STOP_Mask                  (((uint32_t)0x03) << 12)
#define LPUART_CR2_STOP                       LPUART_CR2_STOP_Mask
#define LPUART_CR2_STOP_0                     (((uint32_t)0x1 << LPUART_CR2_STOP_Pos))
#define LPUART_CR2_STOP_1                     (((uint32_t)0x2 << LPUART_CR2_STOP_Pos))
#define LPUART_CR2_SWAP_Pos                   ((uint32_t)15)                    /* Swap TX/RX pins */
#define LPUART_CR2_SWAP_Mask                  (((uint32_t)0x01) << 15)
#define LPUART_CR2_SWAP                       LPUART_CR2_SWAP_Mask
#define LPUART_CR2_RXINV_Pos                  ((uint32_t)16)                    /* RX pin active level inversion */
#define LPUART_CR2_RXINV_Mask                 (((uint32_t)0x01) << 16)
#define LPUART_CR2_RXINV                      LPUART_CR2_RXINV_Mask
#define LPUART_CR2_TXINV_Pos                  ((uint32_t)17)                    /* TX pin active level inversion */
#define LPUART_CR2_TXINV_Mask                 (((uint32_t)0x01) << 17)
#define LPUART_CR2_TXINV                      LPUART_CR2_TXINV_Mask
#define LPUART_CR2_DATAINV_Pos                ((uint32_t)18)                    /* Binary data inversion */
#define LPUART_CR2_DATAINV_Mask               (((uint32_t)0x01) << 18)
#define LPUART_CR2_DATAINV                    LPUART_CR2_DATAINV_Mask
#define LPUART_CR2_MSBFIRST_Pos               ((uint32_t)19)                    /* Most significant bit first */
#define LPUART_CR2_MSBFIRST_Mask              (((uint32_t)0x01) << 19)
#define LPUART_CR2_MSBFIRST                   LPUART_CR2_MSBFIRST_Mask
#define LPUART_CR2_ADD_Pos                    ((uint32_t)24)                    /* Address of the USART node */
#define LPUART_CR2_ADD_Mask                   (((uint32_t)0xFF) << 24)
#define LPUART_CR2_ADD                        LPUART_CR2_ADD_Mask
#define LPUART_CR2_ADD_0                      (((uint32_t)0x1 << LPUART_CR2_ADD_Pos))
#define LPUART_CR2_ADD_1                      (((uint32_t)0x2 << LPUART_CR2_ADD_Pos))
#define LPUART_CR2_ADD_2                      (((uint32_t)0x4 << LPUART_CR2_ADD_Pos))
#define LPUART_CR2_ADD_3                      (((uint32_t)0x8 << LPUART_CR2_ADD_Pos))
#define LPUART_CR2_ADD_4                      (((uint32_t)0x10 << LPUART_CR2_ADD_Pos))
#define LPUART_CR2_ADD_5                      (((uint32_t)0x20 << LPUART_CR2_ADD_Pos))
#define LPUART_CR2_ADD_6                      (((uint32_t)0x40 << LPUART_CR2_ADD_Pos))
#define LPUART_CR2_ADD_7                      (((uint32_t)0x80 << LPUART_CR2_ADD_Pos))

/************************************ LPUART->CR3  **************************************/
#define LPUART_CR3_EIE_Pos                    ((uint32_t)0)                     /* Error interrupt enable */
#define LPUART_CR3_EIE_Mask                   (((uint32_t)0x01) << 0)
#define LPUART_CR3_EIE                        LPUART_CR3_EIE_Mask
#define LPUART_CR3_HDSEL_Pos                  ((uint32_t)3)                     /* Half-duplex selection */
#define LPUART_CR3_HDSEL_Mask                 (((uint32_t)0x01) << 3)
#define LPUART_CR3_HDSEL                      LPUART_CR3_HDSEL_Mask
#define LPUART_CR3_DMAR_Pos                   ((uint32_t)6)                     /* DMA enable receiver */
#define LPUART_CR3_DMAR_Mask                  (((uint32_t)0x01) << 6)
#define LPUART_CR3_DMAR                       LPUART_CR3_DMAR_Mask
#define LPUART_CR3_DMAT_Pos                   ((uint32_t)7)                     /* DMA enable transmitter */
#define LPUART_CR3_DMAT_Mask                  (((uint32_t)0x01) << 7)
#define LPUART_CR3_DMAT                       LPUART_CR3_DMAT_Mask
#define LPUART_CR3_RTSE_Pos                   ((uint32_t)8)                     /* RTS enable */
#define LPUART_CR3_RTSE_Mask                  (((uint32_t)0x01) << 8)
#define LPUART_CR3_RTSE                       LPUART_CR3_RTSE_Mask
#define LPUART_CR3_CTSE_Pos                   ((uint32_t)9)                     /* CTS enable */
#define LPUART_CR3_CTSE_Mask                  (((uint32_t)0x01) << 9)
#define LPUART_CR3_CTSE                       LPUART_CR3_CTSE_Mask
#define LPUART_CR3_CTSIE_Pos                  ((uint32_t)10)                    /* CTS interrupt enable */
#define LPUART_CR3_CTSIE_Mask                 (((uint32_t)0x01) << 10)
#define LPUART_CR3_CTSIE                      LPUART_CR3_CTSIE_Mask
#define LPUART_CR3_OVRDIS_Pos                 ((uint32_t)12)                    /* Overrun Disable */
#define LPUART_CR3_OVRDIS_Mask                (((uint32_t)0x01) << 12)
#define LPUART_CR3_OVRDIS                     LPUART_CR3_OVRDIS_Mask
#define LPUART_CR3_DDRE_Pos                   ((uint32_t)13)                    /* DMA Disable on Reception Error */
#define LPUART_CR3_DDRE_Mask                  (((uint32_t)0x01) << 13)
#define LPUART_CR3_DDRE                       LPUART_CR3_DDRE_Mask
#define LPUART_CR3_DEM_Pos                    ((uint32_t)14)                    /* Driver enable mode */
#define LPUART_CR3_DEM_Mask                   (((uint32_t)0x01) << 14)
#define LPUART_CR3_DEM                        LPUART_CR3_DEM_Mask
#define LPUART_CR3_DEP_Pos                    ((uint32_t)15)                    /* Driver enable polarity selection */
#define LPUART_CR3_DEP_Mask                   (((uint32_t)0x01) << 15)
#define LPUART_CR3_DEP                        LPUART_CR3_DEP_Mask
#define LPUART_CR3_WUS_Pos                    ((uint32_t)20)                    /* Wakeup from Stop mode interrupt flag selection */
#define LPUART_CR3_WUS_Mask                   (((uint32_t)0x03) << 20)
#define LPUART_CR3_WUS                        LPUART_CR3_WUS_Mask
#define LPUART_CR3_WUS_0                      (((uint32_t)0x1 << LPUART_CR3_WUS_Pos))
#define LPUART_CR3_WUS_1                      (((uint32_t)0x2 << LPUART_CR3_WUS_Pos))
#define LPUART_CR3_WUFIE_Pos                  ((uint32_t)22)                    /* Wakeup from Stop mode interrupt enable */
#define LPUART_CR3_WUFIE_Mask                 (((uint32_t)0x01) << 22)
#define LPUART_CR3_WUFIE                      LPUART_CR3_WUFIE_Mask

/************************************ LPUART->BRR  **************************************/
#define LPUART_BRR_BRR_Pos                    ((uint32_t)0)                     /* BRR */
#define LPUART_BRR_BRR_Mask                   (((uint32_t)0x0FFFFF) << 0)
#define LPUART_BRR_BRR                        LPUART_BRR_BRR_Mask

/************************************ LPUART->RQR  **************************************/
#define LPUART_RQR_SBKRQ_Pos                  ((uint32_t)1)                     /* Send break request */
#define LPUART_RQR_SBKRQ_Mask                 (((uint32_t)0x01) << 1)
#define LPUART_RQR_SBKRQ                      LPUART_RQR_SBKRQ_Mask
#define LPUART_RQR_MMRQ_Pos                   ((uint32_t)2)                     /* Mute mode request */
#define LPUART_RQR_MMRQ_Mask                  (((uint32_t)0x01) << 2)
#define LPUART_RQR_MMRQ                       LPUART_RQR_MMRQ_Mask
#define LPUART_RQR_RXFRQ_Pos                  ((uint32_t)3)                     /* Receive data flush request */
#define LPUART_RQR_RXFRQ_Mask                 (((uint32_t)0x01) << 3)
#define LPUART_RQR_RXFRQ                      LPUART_RQR_RXFRQ_Mask

/************************************ LPUART->ISR  **************************************/
#define LPUART_ISR_PE_Pos                     ((uint32_t)0)                     /* PE */
#define LPUART_ISR_PE_Mask                    (((uint32_t)0x01) << 0)
#define LPUART_ISR_PE                         LPUART_ISR_PE_Mask
#define LPUART_ISR_FE_Pos                     ((uint32_t)1)                     /* FE */
#define LPUART_ISR_FE_Mask                    (((uint32_t)0x01) << 1)
#define LPUART_ISR_FE                         LPUART_ISR_FE_Mask
#define LPUART_ISR_NF_Pos                     ((uint32_t)2)                     /* NF */
#define LPUART_ISR_NF_Mask                    (((uint32_t)0x01) << 2)
#define LPUART_ISR_NF                         LPUART_ISR_NF_Mask
#define LPUART_ISR_ORE_Pos                    ((uint32_t)3)                     /* ORE */
#define LPUART_ISR_ORE_Mask                   (((uint32_t)0x01) << 3)
#define LPUART_ISR_ORE                        LPUART_ISR_ORE_Mask
#define LPUART_ISR_IDLE_Pos                   ((uint32_t)4)                     /* IDLE */
#define LPUART_ISR_IDLE_Mask                  (((uint32_t)0x01) << 4)
#define LPUART_ISR_IDLE                       LPUART_ISR_IDLE_Mask
#define LPUART_ISR_RXNE_Pos                   ((uint32_t)5)                     /* RXNE */
#define LPUART_ISR_RXNE_Mask                  (((uint32_t)0x01) << 5)
#define LPUART_ISR_RXNE                       LPUART_ISR_RXNE_Mask
#define LPUART_ISR_TC_Pos                     ((uint32_t)6)                     /* TC */
#define LPUART_ISR_TC_Mask                    (((uint32_t)0x01) << 6)
#define LPUART_ISR_TC                         LPUART_ISR_TC_Mask
#define LPUART_ISR_TXE_Pos                    ((uint32_t)7)                     /* TXE */
#define LPUART_ISR_TXE_Mask                   (((uint32_t)0x01) << 7)
#define LPUART_ISR_TXE                        LPUART_ISR_TXE_Mask
#define LPUART_ISR_CTSIF_Pos                  ((uint32_t)9)                     /* CTSIF */
#define LPUART_ISR_CTSIF_Mask                 (((uint32_t)0x01) << 9)
#define LPUART_ISR_CTSIF                      LPUART_ISR_CTSIF_Mask
#define LPUART_ISR_CTS_Pos                    ((uint32_t)10)                    /* CTS */
#define LPUART_ISR_CTS_Mask                   (((uint32_t)0x01) << 10)
#define LPUART_ISR_CTS                        LPUART_ISR_CTS_Mask
#define LPUART_ISR_BUSY_Pos                   ((uint32_t)16)                    /* BUSY */
#define LPUART_ISR_BUSY_Mask                  (((uint32_t)0x01) << 16)
#define LPUART_ISR_BUSY                       LPUART_ISR_BUSY_Mask
#define LPUART_ISR_CMF_Pos                    ((uint32_t)17)                    /* CMF */
#define LPUART_ISR_CMF_Mask                   (((uint32_t)0x01) << 17)
#define LPUART_ISR_CMF                        LPUART_ISR_CMF_Mask
#define LPUART_ISR_SBKF_Pos                   ((uint32_t)18)                    /* SBKF */
#define LPUART_ISR_SBKF_Mask                  (((uint32_t)0x01) << 18)
#define LPUART_ISR_SBKF                       LPUART_ISR_SBKF_Mask
#define LPUART_ISR_RWU_Pos                    ((uint32_t)19)                    /* RWU */
#define LPUART_ISR_RWU_Mask                   (((uint32_t)0x01) << 19)
#define LPUART_ISR_RWU                        LPUART_ISR_RWU_Mask
#define LPUART_ISR_WUF_Pos                    ((uint32_t)20)                    /* WUF */
#define LPUART_ISR_WUF_Mask                   (((uint32_t)0x01) << 20)
#define LPUART_ISR_WUF                        LPUART_ISR_WUF_Mask
#define LPUART_ISR_TEACK_Pos                  ((uint32_t)21)                    /* TEACK */
#define LPUART_ISR_TEACK_Mask                 (((uint32_t)0x01) << 21)
#define LPUART_ISR_TEACK                      LPUART_ISR_TEACK_Mask
#define LPUART_ISR_REACK_Pos                  ((uint32_t)22)                    /* REACK */
#define LPUART_ISR_REACK_Mask                 (((uint32_t)0x01) << 22)
#define LPUART_ISR_REACK                      LPUART_ISR_REACK_Mask

/************************************ LPUART->ICR  **************************************/
#define LPUART_ICR_PECF_Pos                   ((uint32_t)0)                     /* Parity error clear flag */
#define LPUART_ICR_PECF_Mask                  (((uint32_t)0x01) << 0)
#define LPUART_ICR_PECF                       LPUART_ICR_PECF_Mask
#define LPUART_ICR_FECF_Pos                   ((uint32_t)1)                     /* Framing error clear flag */
#define LPUART_ICR_FECF_Mask                  (((uint32_t)0x01) << 1)
#define LPUART_ICR_FECF                       LPUART_ICR_FECF_Mask
#define LPUART_ICR_NCF_Pos                    ((uint32_t)2)                     /* Noise detected clear flag */
#define LPUART_ICR_NCF_Mask                   (((uint32_t)0x01) << 2)
#define LPUART_ICR_NCF                        LPUART_ICR_NCF_Mask
#define LPUART_ICR_ORECF_Pos                  ((uint32_t)3)                     /* Overrun error clear flag */
#define LPUART_ICR_ORECF_Mask                 (((uint32_t)0x01) << 3)
#define LPUART_ICR_ORECF                      LPUART_ICR_ORECF_Mask
#define LPUART_ICR_IDLECF_Pos                 ((uint32_t)4)                     /* Idle line detected clear flag */
#define LPUART_ICR_IDLECF_Mask                (((uint32_t)0x01) << 4)
#define LPUART_ICR_IDLECF                     LPUART_ICR_IDLECF_Mask
#define LPUART_ICR_TCCF_Pos                   ((uint32_t)6)                     /* Transmission complete clear flag */
#define LPUART_ICR_TCCF_Mask                  (((uint32_t)0x01) << 6)
#define LPUART_ICR_TCCF                       LPUART_ICR_TCCF_Mask
#define LPUART_ICR_CTSCF_Pos                  ((uint32_t)9)                     /* CTS clear flag */
#define LPUART_ICR_CTSCF_Mask                 (((uint32_t)0x01) << 9)
#define LPUART_ICR_CTSCF                      LPUART_ICR_CTSCF_Mask
#define LPUART_ICR_CMCF_Pos                   ((uint32_t)17)                    /* Character match clear flag */
#define LPUART_ICR_CMCF_Mask                  (((uint32_t)0x01) << 17)
#define LPUART_ICR_CMCF                       LPUART_ICR_CMCF_Mask
#define LPUART_ICR_WUCF_Pos                   ((uint32_t)20)                    /* Wakeup from Stop mode clear flag */
#define LPUART_ICR_WUCF_Mask                  (((uint32_t)0x01) << 20)
#define LPUART_ICR_WUCF                       LPUART_ICR_WUCF_Mask

/************************************ LPUART->RDR  **************************************/
#define LPUART_RDR_RDR_Pos                    ((uint32_t)0)                     /* Receive data value */
#define LPUART_RDR_RDR_Mask                   (((uint32_t)0x01FF) << 0)
#define LPUART_RDR_RDR                        LPUART_RDR_RDR_Mask
#define LPUART_RDR_RDR_0                      (((uint32_t)0x1))
#define LPUART_RDR_RDR_1                      (((uint32_t)0x2))
#define LPUART_RDR_RDR_2                      (((uint32_t)0x4))
#define LPUART_RDR_RDR_3                      (((uint32_t)0x8))
#define LPUART_RDR_RDR_4                      (((uint32_t)0x10))
#define LPUART_RDR_RDR_5                      (((uint32_t)0x20))
#define LPUART_RDR_RDR_6                      (((uint32_t)0x40))
#define LPUART_RDR_RDR_7                      (((uint32_t)0x80))
#define LPUART_RDR_RDR_8                      (((uint32_t)0x100))

/************************************ LPUART->TDR  **************************************/
#define LPUART_TDR_TDR_Pos                    ((uint32_t)0)                     /* Transmit data value */
#define LPUART_TDR_TDR_Mask                   (((uint32_t)0x01FF) << 0)
#define LPUART_TDR_TDR                        LPUART_TDR_TDR_Mask
#define LPUART_TDR_TDR_0                      (((uint32_t)0x1))
#define LPUART_TDR_TDR_1                      (((uint32_t)0x2))
#define LPUART_TDR_TDR_2                      (((uint32_t)0x4))
#define LPUART_TDR_TDR_3                      (((uint32_t)0x8))
#define LPUART_TDR_TDR_4                      (((uint32_t)0x10))
#define LPUART_TDR_TDR_5                      (((uint32_t)0x20))
#define LPUART_TDR_TDR_6                      (((uint32_t)0x40))
#define LPUART_TDR_TDR_7                      (((uint32_t)0x80))
#define LPUART_TDR_TDR_8                      (((uint32_t)0x100))

/*****************************************************************************************
*                                    Peripheral LPTIM                                    *
*****************************************************************************************/
typedef struct{
  __I  uint32_t ISR;                    /* Interrupt and Status Register */
  __O  uint32_t ICR;                    /* Interrupt Clear Register */
  __IO uint32_t IER;                    /* Interrupt Enable Register */
  __IO uint32_t CFGR;                   /* Configuration Register */
  __IO uint32_t CR;                     /* Control Register */
  __IO uint32_t CMP;                    /* Compare Register */
  __IO uint32_t ARR;                    /* Autoreload Register */
  __I  uint32_t CNT;                    /* Counter Register */
       uint16_t RESERVED1[2];
  __IO uint32_t CFGR2;                  /* Configuration Register 2 */
}LPTIM_TypeDef;

/************************************* LPTIM->ISR  **************************************/
#define LPTIM_ISR_CMPM_Pos                    ((uint32_t)0)                     /* Compare match */
#define LPTIM_ISR_CMPM_Mask                   (((uint32_t)0x01) << 0)
#define LPTIM_ISR_CMPM                        LPTIM_ISR_CMPM_Mask
#define LPTIM_ISR_ARRM_Pos                    ((uint32_t)1)                     /* Autoreload match */
#define LPTIM_ISR_ARRM_Mask                   (((uint32_t)0x01) << 1)
#define LPTIM_ISR_ARRM                        LPTIM_ISR_ARRM_Mask
#define LPTIM_ISR_EXTTRIG_Pos                 ((uint32_t)2)                     /* External trigger edge event */
#define LPTIM_ISR_EXTTRIG_Mask                (((uint32_t)0x01) << 2)
#define LPTIM_ISR_EXTTRIG                     LPTIM_ISR_EXTTRIG_Mask
#define LPTIM_ISR_CMPOK_Pos                   ((uint32_t)3)                     /* Compare register update OK */
#define LPTIM_ISR_CMPOK_Mask                  (((uint32_t)0x01) << 3)
#define LPTIM_ISR_CMPOK                       LPTIM_ISR_CMPOK_Mask
#define LPTIM_ISR_ARROK_Pos                   ((uint32_t)4)                     /* Autoreload register update OK */
#define LPTIM_ISR_ARROK_Mask                  (((uint32_t)0x01) << 4)
#define LPTIM_ISR_ARROK                       LPTIM_ISR_ARROK_Mask

/************************************* LPTIM->ICR  **************************************/
#define LPTIM_ICR_CMPMCF_Pos                  ((uint32_t)0)                     /* compare match Clear Flag */
#define LPTIM_ICR_CMPMCF_Mask                 (((uint32_t)0x01) << 0)
#define LPTIM_ICR_CMPMCF                      LPTIM_ICR_CMPMCF_Mask
#define LPTIM_ICR_ARRMCF_Pos                  ((uint32_t)1)                     /* Autoreload match Clear Flag */
#define LPTIM_ICR_ARRMCF_Mask                 (((uint32_t)0x01) << 1)
#define LPTIM_ICR_ARRMCF                      LPTIM_ICR_ARRMCF_Mask
#define LPTIM_ICR_EXTTRIGCF_Pos               ((uint32_t)2)                     /* External trigger valid edge Clear Flag */
#define LPTIM_ICR_EXTTRIGCF_Mask              (((uint32_t)0x01) << 2)
#define LPTIM_ICR_EXTTRIGCF                   LPTIM_ICR_EXTTRIGCF_Mask
#define LPTIM_ICR_CMPOKCF_Pos                 ((uint32_t)3)                     /* Compare register update OK Clear Flag */
#define LPTIM_ICR_CMPOKCF_Mask                (((uint32_t)0x01) << 3)
#define LPTIM_ICR_CMPOKCF                     LPTIM_ICR_CMPOKCF_Mask
#define LPTIM_ICR_ARROKCF_Pos                 ((uint32_t)4)                     /* Autoreload register update OK Clear Flag */
#define LPTIM_ICR_ARROKCF_Mask                (((uint32_t)0x01) << 4)
#define LPTIM_ICR_ARROKCF                     LPTIM_ICR_ARROKCF_Mask

/************************************* LPTIM->IER  **************************************/
#define LPTIM_IER_CMPMIE_Pos                  ((uint32_t)0)                     /* Compare match Interrupt Enable */
#define LPTIM_IER_CMPMIE_Mask                 (((uint32_t)0x01) << 0)
#define LPTIM_IER_CMPMIE                      LPTIM_IER_CMPMIE_Mask
#define LPTIM_IER_ARRMIE_Pos                  ((uint32_t)1)                     /* Autoreload match Interrupt Enable */
#define LPTIM_IER_ARRMIE_Mask                 (((uint32_t)0x01) << 1)
#define LPTIM_IER_ARRMIE                      LPTIM_IER_ARRMIE_Mask
#define LPTIM_IER_EXTTRIGIE_Pos               ((uint32_t)2)                     /* External trigger valid edge Interrupt Enable */
#define LPTIM_IER_EXTTRIGIE_Mask              (((uint32_t)0x01) << 2)
#define LPTIM_IER_EXTTRIGIE                   LPTIM_IER_EXTTRIGIE_Mask
#define LPTIM_IER_CMPOKIE_Pos                 ((uint32_t)3)                     /* Compare register update OK Interrupt Enable */
#define LPTIM_IER_CMPOKIE_Mask                (((uint32_t)0x01) << 3)
#define LPTIM_IER_CMPOKIE                     LPTIM_IER_CMPOKIE_Mask
#define LPTIM_IER_ARROKIE_Pos                 ((uint32_t)4)                     /* Autoreload register update OK Interrupt Enable */
#define LPTIM_IER_ARROKIE_Mask                (((uint32_t)0x01) << 4)
#define LPTIM_IER_ARROKIE                     LPTIM_IER_ARROKIE_Mask

/************************************ LPTIM->CFGR  **************************************/
#define LPTIM_CFGR_CKSEL_Pos                  ((uint32_t)0)                     /* Clock selector */
#define LPTIM_CFGR_CKSEL_Mask                 (((uint32_t)0x01) << 0)
#define LPTIM_CFGR_CKSEL                      LPTIM_CFGR_CKSEL_Mask
#define LPTIM_CFGR_CKPOL_Pos                  ((uint32_t)1)                     /* CKPOL */
#define LPTIM_CFGR_CKPOL_Mask                 (((uint32_t)0x03) << 1)
#define LPTIM_CFGR_CKPOL                      LPTIM_CFGR_CKPOL_Mask
#define LPTIM_CFGR_CKPOL_0                    (((uint32_t)0x1 << LPTIM_CFGR_CKPOL_Pos))
#define LPTIM_CFGR_CKPOL_1                    (((uint32_t)0x2 << LPTIM_CFGR_CKPOL_Pos))
#define LPTIM_CFGR_CKFLT_Pos                  ((uint32_t)3)                     /* Configurable digital filter for external clock */
#define LPTIM_CFGR_CKFLT_Mask                 (((uint32_t)0x03) << 3)
#define LPTIM_CFGR_CKFLT                      LPTIM_CFGR_CKFLT_Mask
#define LPTIM_CFGR_CKFLT_0                    (((uint32_t)0x1 << LPTIM_CFGR_CKFLT_Pos))
#define LPTIM_CFGR_CKFLT_1                    (((uint32_t)0x2 << LPTIM_CFGR_CKFLT_Pos))
#define LPTIM_CFGR_TRGFLT_Pos                 ((uint32_t)6)                     /* Configurable digital filter for trigger */
#define LPTIM_CFGR_TRGFLT_Mask                (((uint32_t)0x03) << 6)
#define LPTIM_CFGR_TRGFLT                     LPTIM_CFGR_TRGFLT_Mask
#define LPTIM_CFGR_TRGFLT_0                   (((uint32_t)0x1 << LPTIM_CFGR_TRGFLT_Pos))
#define LPTIM_CFGR_TRGFLT_1                   (((uint32_t)0x2 << LPTIM_CFGR_TRGFLT_Pos))
#define LPTIM_CFGR_PRESC_Pos                  ((uint32_t)9)                     /* Clock prescaler */
#define LPTIM_CFGR_PRESC_Mask                 (((uint32_t)0x07) << 9)
#define LPTIM_CFGR_PRESC                      LPTIM_CFGR_PRESC_Mask
#define LPTIM_CFGR_PRESC_0                    (((uint32_t)0x1 << LPTIM_CFGR_PRESC_Pos))
#define LPTIM_CFGR_PRESC_1                    (((uint32_t)0x2 << LPTIM_CFGR_PRESC_Pos))
#define LPTIM_CFGR_PRESC_2                    (((uint32_t)0x4 << LPTIM_CFGR_PRESC_Pos))
#define LPTIM_CFGR_TRIGSEL_Pos                ((uint32_t)13)                    /* Trigger selector */
#define LPTIM_CFGR_TRIGSEL_Mask               (((uint32_t)0x07) << 13)
#define LPTIM_CFGR_TRIGSEL                    LPTIM_CFGR_TRIGSEL_Mask
#define LPTIM_CFGR_TRIGSEL_0                  (((uint32_t)0x1 << LPTIM_CFGR_TRIGSEL_Pos))
#define LPTIM_CFGR_TRIGSEL_1                  (((uint32_t)0x2 << LPTIM_CFGR_TRIGSEL_Pos))
#define LPTIM_CFGR_TRIGSEL_2                  (((uint32_t)0x4 << LPTIM_CFGR_TRIGSEL_Pos))
#define LPTIM_CFGR_TRIGEN_Pos                 ((uint32_t)17)                    /* Trigger enable and polarity */
#define LPTIM_CFGR_TRIGEN_Mask                (((uint32_t)0x03) << 17)
#define LPTIM_CFGR_TRIGEN                     LPTIM_CFGR_TRIGEN_Mask
#define LPTIM_CFGR_TRIGEN_0                   (((uint32_t)0x1 << LPTIM_CFGR_TRIGEN_Pos))
#define LPTIM_CFGR_TRIGEN_1                   (((uint32_t)0x2 << LPTIM_CFGR_TRIGEN_Pos))
#define LPTIM_CFGR_TIMOUT_Pos                 ((uint32_t)19)                    /* Timeout enable */
#define LPTIM_CFGR_TIMOUT_Mask                (((uint32_t)0x01) << 19)
#define LPTIM_CFGR_TIMOUT                     LPTIM_CFGR_TIMOUT_Mask
#define LPTIM_CFGR_WAVE_Pos                   ((uint32_t)20)                    /* Waveform shape */
#define LPTIM_CFGR_WAVE_Mask                  (((uint32_t)0x01) << 20)
#define LPTIM_CFGR_WAVE                       LPTIM_CFGR_WAVE_Mask
#define LPTIM_CFGR_WAVPOL_Pos                 ((uint32_t)21)                    /* Waveform shape polarity */
#define LPTIM_CFGR_WAVPOL_Mask                (((uint32_t)0x01) << 21)
#define LPTIM_CFGR_WAVPOL                     LPTIM_CFGR_WAVPOL_Mask
#define LPTIM_CFGR_PRELOAD_Pos                ((uint32_t)22)                    /* Registers update mode */
#define LPTIM_CFGR_PRELOAD_Mask               (((uint32_t)0x01) << 22)
#define LPTIM_CFGR_PRELOAD                    LPTIM_CFGR_PRELOAD_Mask
#define LPTIM_CFGR_COUNTMODE_Pos              ((uint32_t)23)                    /* counter mode enabled */
#define LPTIM_CFGR_COUNTMODE_Mask             (((uint32_t)0x01) << 23)
#define LPTIM_CFGR_COUNTMODE                  LPTIM_CFGR_COUNTMODE_Mask

/************************************* LPTIM->CR  ***************************************/
#define LPTIM_CR_ENABLE_Pos                   ((uint32_t)0)                     /* LPTIM Enable */
#define LPTIM_CR_ENABLE_Mask                  (((uint32_t)0x01) << 0)
#define LPTIM_CR_ENABLE                       LPTIM_CR_ENABLE_Mask
#define LPTIM_CR_SNGSTRT_Pos                  ((uint32_t)1)                     /* LPTIM start in single mode */
#define LPTIM_CR_SNGSTRT_Mask                 (((uint32_t)0x01) << 1)
#define LPTIM_CR_SNGSTRT                      LPTIM_CR_SNGSTRT_Mask
#define LPTIM_CR_CNTSTRT_Pos                  ((uint32_t)2)                     /* Timer start in continuous mode */
#define LPTIM_CR_CNTSTRT_Mask                 (((uint32_t)0x01) << 2)
#define LPTIM_CR_CNTSTRT                      LPTIM_CR_CNTSTRT_Mask
#define LPTIM_CR_COUNTRST_Pos                 ((uint32_t)3)                     /* Counter reset */
#define LPTIM_CR_COUNTRST_Mask                (((uint32_t)0x01) << 3)
#define LPTIM_CR_COUNTRST                     LPTIM_CR_COUNTRST_Mask
#define LPTIM_CR_RSTARE_Pos                   ((uint32_t)4)                     /* all read reset */
#define LPTIM_CR_RSTARE_Mask                  (((uint32_t)0x01) << 4)
#define LPTIM_CR_RSTARE                       LPTIM_CR_RSTARE_Mask

/************************************* LPTIM->CMP  **************************************/
#define LPTIM_CMP_CMP_Pos                     ((uint32_t)0)                     /* Compare value. */
#define LPTIM_CMP_CMP_Mask                    (((uint32_t)0xFFFF) << 0)
#define LPTIM_CMP_CMP                         LPTIM_CMP_CMP_Mask

/************************************* LPTIM->ARR  **************************************/
#define LPTIM_ARR_ARR_Pos                     ((uint32_t)0)                     /* Auto reload value. */
#define LPTIM_ARR_ARR_Mask                    (((uint32_t)0xFFFF) << 0)
#define LPTIM_ARR_ARR                         LPTIM_ARR_ARR_Mask

/************************************* LPTIM->CNT  **************************************/
#define LPTIM_CNT_CNT_Pos                     ((uint32_t)0)                     /* Counter value. */
#define LPTIM_CNT_CNT_Mask                    (((uint32_t)0xFFFF) << 0)
#define LPTIM_CNT_CNT                         LPTIM_CNT_CNT_Mask

/************************************ LPTIM->CFGR2  *************************************/
#define LPTIM_CFGR2_IN1SEL_Pos                ((uint32_t)0)                     /* Low-Power-Timer input 1 select */
#define LPTIM_CFGR2_IN1SEL_Mask               (((uint32_t)0x03) << 0)
#define LPTIM_CFGR2_IN1SEL                    LPTIM_CFGR2_IN1SEL_Mask
#define LPTIM_CFGR2_IN1SEL_0                  (((uint32_t)0x1))
#define LPTIM_CFGR2_IN1SEL_1                  (((uint32_t)0x2))
#define LPTIM_CFGR2_IN2SEL_Pos                ((uint32_t)4)                     /* Low-Power-Timer input 2 select */
#define LPTIM_CFGR2_IN2SEL_Mask               (((uint32_t)0x03) << 4)
#define LPTIM_CFGR2_IN2SEL                    LPTIM_CFGR2_IN2SEL_Mask
#define LPTIM_CFGR2_IN2SEL_0                  (((uint32_t)0x1 << LPTIM_CFGR2_IN2SEL_Pos))
#define LPTIM_CFGR2_IN2SEL_1                  (((uint32_t)0x2 << LPTIM_CFGR2_IN2SEL_Pos))

/*****************************************************************************************
*                                     Peripheral CAN                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t MCR;                    /* MCR */
  __IO uint32_t MSR;                    /* MSR */
  __IO uint32_t TSR;                    /* TSR */
  __IO uint32_t RF0R;                   /* RF0R */
  __IO uint32_t RF1R;                   /* RF1R */
  __IO uint32_t IER;                    /* IER */
  __IO uint32_t ESR;                    /* ESR */
  __IO uint32_t BTR;                    /* BTR */
       uint16_t RESERVED1[176];
  __IO uint32_t TI0R;                   /* TI0R */
  __IO uint32_t TDT0R;                  /* TDT0R */
  __IO uint32_t TDL0R;                  /* TDL0R */
  __IO uint32_t TDH0R;                  /* TDH0R */
  __IO uint32_t TI1R;                   /* TI1R */
  __IO uint32_t TDT1R;                  /* TDT1R */
  __IO uint32_t TDL1R;                  /* TDL1R */
  __IO uint32_t TDH1R;                  /* TDH1R */
  __IO uint32_t TI2R;                   /* TI2R */
  __IO uint32_t TDT2R;                  /* TDT2R */
  __IO uint32_t TDL2R;                  /* TDL2R */
  __IO uint32_t TDH2R;                  /* TDH2R */
  __I  uint32_t RI0R;                   /* RI0R */
  __I  uint32_t RDT0R;                  /* RDT0R */
  __I  uint32_t RDL0R;                  /* RDL0R */
  __I  uint32_t RDH0R;                  /* RDH0R */
  __I  uint32_t RI1R;                   /* RI1R */
  __I  uint32_t RDT1R;                  /* RDT1R */
  __I  uint32_t RDL1R;                  /* RDL1R */
  __I  uint32_t RDH1R;                  /* RDH1R */
       uint16_t RESERVED2[24];
  __IO uint32_t FMR;                    /* FMR */
  __IO uint32_t FM1R;                   /* FM1R */
       uint16_t RESERVED3[2];
  __IO uint32_t FS1R;                   /* FS1R */
       uint16_t RESERVED4[2];
  __IO uint32_t FFA1R;                  /* FFA1R */
       uint16_t RESERVED5[2];
  __IO uint32_t FA1R;                   /* FA1R */
       uint16_t RESERVED6[16];
  __IO uint32_t F0R1;                   /* Filter bank 0 register 1 */
  __IO uint32_t F0R2;                   /* Filter bank 0 register 2 */
  __IO uint32_t F1R1;                   /* Filter bank 1 register 1 */
  __IO uint32_t F1R2;                   /* Filter bank 1 register 2 */
  __IO uint32_t F2R1;                   /* Filter bank 2 register 1 */
  __IO uint32_t F2R2;                   /* Filter bank 2 register 2 */
  __IO uint32_t F3R1;                   /* Filter bank 3 register 1 */
  __IO uint32_t F3R2;                   /* Filter bank 3 register 2 */
  __IO uint32_t F4R1;                   /* Filter bank 4 register 1 */
  __IO uint32_t F4R2;                   /* Filter bank 4 register 2 */
  __IO uint32_t F5R1;                   /* Filter bank 5 register 1 */
  __IO uint32_t F5R2;                   /* Filter bank 5 register 2 */
  __IO uint32_t F6R1;                   /* Filter bank 6 register 1 */
  __IO uint32_t F6R2;                   /* Filter bank 6 register 2 */
  __IO uint32_t F7R1;                   /* Filter bank 7 register 1 */
  __IO uint32_t F7R2;                   /* Filter bank 7 register 2 */
  __IO uint32_t F8R1;                   /* Filter bank 8 register 1 */
  __IO uint32_t F8R2;                   /* Filter bank 8 register 2 */
  __IO uint32_t F9R1;                   /* Filter bank 9 register 1 */
  __IO uint32_t F9R2;                   /* Filter bank 9 register 2 */
  __IO uint32_t F10R1;                  /* Filter bank 10 register 1 */
  __IO uint32_t F10R2;                  /* Filter bank 10 register 2 */
  __IO uint32_t F11R1;                  /* Filter bank 11 register 1 */
  __IO uint32_t F11R2;                  /* Filter bank 11 register 2 */
  __IO uint32_t F12R1;                  /* Filter bank 4 register 1 */
  __IO uint32_t F12R2;                  /* Filter bank 12 register 2 */
  __IO uint32_t F13R1;                  /* Filter bank 13 register 1 */
  __IO uint32_t F13R2;                  /* Filter bank 13 register 2 */
}CAN_TypeDef;

/************************************** CAN->MCR  ***************************************/
#define CAN_MCR_DBF_Pos                       ((uint32_t)16)                    /* DBF */
#define CAN_MCR_DBF_Mask                      (((uint32_t)0x01) << 16)
#define CAN_MCR_DBF                           CAN_MCR_DBF_Mask
#define CAN_MCR_RESET_Pos                     ((uint32_t)15)                    /* RESET */
#define CAN_MCR_RESET_Mask                    (((uint32_t)0x01) << 15)
#define CAN_MCR_RESET                         CAN_MCR_RESET_Mask
#define CAN_MCR_TTCM_Pos                      ((uint32_t)7)                     /* TTCM */
#define CAN_MCR_TTCM_Mask                     (((uint32_t)0x01) << 7)
#define CAN_MCR_TTCM                          CAN_MCR_TTCM_Mask
#define CAN_MCR_ABOM_Pos                      ((uint32_t)6)                     /* ABOM */
#define CAN_MCR_ABOM_Mask                     (((uint32_t)0x01) << 6)
#define CAN_MCR_ABOM                          CAN_MCR_ABOM_Mask
#define CAN_MCR_AWUM_Pos                      ((uint32_t)5)                     /* AWUM */
#define CAN_MCR_AWUM_Mask                     (((uint32_t)0x01) << 5)
#define CAN_MCR_AWUM                          CAN_MCR_AWUM_Mask
#define CAN_MCR_NART_Pos                      ((uint32_t)4)                     /* NART */
#define CAN_MCR_NART_Mask                     (((uint32_t)0x01) << 4)
#define CAN_MCR_NART                          CAN_MCR_NART_Mask
#define CAN_MCR_RFLM_Pos                      ((uint32_t)3)                     /* RFLM */
#define CAN_MCR_RFLM_Mask                     (((uint32_t)0x01) << 3)
#define CAN_MCR_RFLM                          CAN_MCR_RFLM_Mask
#define CAN_MCR_TXFP_Pos                      ((uint32_t)2)                     /* TXFP */
#define CAN_MCR_TXFP_Mask                     (((uint32_t)0x01) << 2)
#define CAN_MCR_TXFP                          CAN_MCR_TXFP_Mask
#define CAN_MCR_SLEEP_Pos                     ((uint32_t)1)                     /* SLEEP */
#define CAN_MCR_SLEEP_Mask                    (((uint32_t)0x01) << 1)
#define CAN_MCR_SLEEP                         CAN_MCR_SLEEP_Mask
#define CAN_MCR_INRQ_Pos                      ((uint32_t)0)                     /* INRQ */
#define CAN_MCR_INRQ_Mask                     (((uint32_t)0x01) << 0)
#define CAN_MCR_INRQ                          CAN_MCR_INRQ_Mask

/************************************** CAN->MSR  ***************************************/
#define CAN_MSR_RX_Pos                        ((uint32_t)11)                    /* RX */
#define CAN_MSR_RX_Mask                       (((uint32_t)0x01) << 11)
#define CAN_MSR_RX                            CAN_MSR_RX_Mask
#define CAN_MSR_SAMP_Pos                      ((uint32_t)10)                    /* SAMP */
#define CAN_MSR_SAMP_Mask                     (((uint32_t)0x01) << 10)
#define CAN_MSR_SAMP                          CAN_MSR_SAMP_Mask
#define CAN_MSR_RXM_Pos                       ((uint32_t)9)                     /* RXM */
#define CAN_MSR_RXM_Mask                      (((uint32_t)0x01) << 9)
#define CAN_MSR_RXM                           CAN_MSR_RXM_Mask
#define CAN_MSR_TXM_Pos                       ((uint32_t)8)                     /* TXM */
#define CAN_MSR_TXM_Mask                      (((uint32_t)0x01) << 8)
#define CAN_MSR_TXM                           CAN_MSR_TXM_Mask
#define CAN_MSR_SLAKI_Pos                     ((uint32_t)4)                     /* SLAKI */
#define CAN_MSR_SLAKI_Mask                    (((uint32_t)0x01) << 4)
#define CAN_MSR_SLAKI                         CAN_MSR_SLAKI_Mask
#define CAN_MSR_WKUI_Pos                      ((uint32_t)3)                     /* WKUI */
#define CAN_MSR_WKUI_Mask                     (((uint32_t)0x01) << 3)
#define CAN_MSR_WKUI                          CAN_MSR_WKUI_Mask
#define CAN_MSR_ERRI_Pos                      ((uint32_t)2)                     /* ERRI */
#define CAN_MSR_ERRI_Mask                     (((uint32_t)0x01) << 2)
#define CAN_MSR_ERRI                          CAN_MSR_ERRI_Mask
#define CAN_MSR_SLAK_Pos                      ((uint32_t)1)                     /* SLAK */
#define CAN_MSR_SLAK_Mask                     (((uint32_t)0x01) << 1)
#define CAN_MSR_SLAK                          CAN_MSR_SLAK_Mask
#define CAN_MSR_INAK_Pos                      ((uint32_t)0)                     /* INAK */
#define CAN_MSR_INAK_Mask                     (((uint32_t)0x01) << 0)
#define CAN_MSR_INAK                          CAN_MSR_INAK_Mask

/************************************** CAN->TSR  ***************************************/
#define CAN_TSR_LOW2_Pos                      ((uint32_t)31)                    /* Lowest priority flag for mailbox 2 */
#define CAN_TSR_LOW2_Mask                     (((uint32_t)0x01) << 31)
#define CAN_TSR_LOW2                          CAN_TSR_LOW2_Mask
#define CAN_TSR_LOW1_Pos                      ((uint32_t)30)                    /* Lowest priority flag for mailbox 1 */
#define CAN_TSR_LOW1_Mask                     (((uint32_t)0x01) << 30)
#define CAN_TSR_LOW1                          CAN_TSR_LOW1_Mask
#define CAN_TSR_LOW0_Pos                      ((uint32_t)29)                    /* Lowest priority flag for mailbox 0 */
#define CAN_TSR_LOW0_Mask                     (((uint32_t)0x01) << 29)
#define CAN_TSR_LOW0                          CAN_TSR_LOW0_Mask
#define CAN_TSR_TME2_Pos                      ((uint32_t)28)                    /* Lowest priority flag for mailbox 2 */
#define CAN_TSR_TME2_Mask                     (((uint32_t)0x01) << 28)
#define CAN_TSR_TME2                          CAN_TSR_TME2_Mask
#define CAN_TSR_TME1_Pos                      ((uint32_t)27)                    /* Lowest priority flag for mailbox 1 */
#define CAN_TSR_TME1_Mask                     (((uint32_t)0x01) << 27)
#define CAN_TSR_TME1                          CAN_TSR_TME1_Mask
#define CAN_TSR_TME0_Pos                      ((uint32_t)26)                    /* Lowest priority flag for mailbox 0 */
#define CAN_TSR_TME0_Mask                     (((uint32_t)0x01) << 26)
#define CAN_TSR_TME0                          CAN_TSR_TME0_Mask
#define CAN_TSR_CODE_Pos                      ((uint32_t)24)                    /* CODE */
#define CAN_TSR_CODE_Mask                     (((uint32_t)0x03) << 24)
#define CAN_TSR_CODE                          CAN_TSR_CODE_Mask
#define CAN_TSR_CODE_0                        (((uint32_t)0x1 << CAN_TSR_CODE_Pos))
#define CAN_TSR_CODE_1                        (((uint32_t)0x2 << CAN_TSR_CODE_Pos))
#define CAN_TSR_ABRQ2_Pos                     ((uint32_t)23)                    /* ABRQ2 */
#define CAN_TSR_ABRQ2_Mask                    (((uint32_t)0x01) << 23)
#define CAN_TSR_ABRQ2                         CAN_TSR_ABRQ2_Mask
#define CAN_TSR_TERR2_Pos                     ((uint32_t)19)                    /* TERR2 */
#define CAN_TSR_TERR2_Mask                    (((uint32_t)0x01) << 19)
#define CAN_TSR_TERR2                         CAN_TSR_TERR2_Mask
#define CAN_TSR_ALST2_Pos                     ((uint32_t)18)                    /* ALST2 */
#define CAN_TSR_ALST2_Mask                    (((uint32_t)0x01) << 18)
#define CAN_TSR_ALST2                         CAN_TSR_ALST2_Mask
#define CAN_TSR_TXOK2_Pos                     ((uint32_t)17)                    /* TXOK2 */
#define CAN_TSR_TXOK2_Mask                    (((uint32_t)0x01) << 17)
#define CAN_TSR_TXOK2                         CAN_TSR_TXOK2_Mask
#define CAN_TSR_RQCP2_Pos                     ((uint32_t)16)                    /* RQCP2 */
#define CAN_TSR_RQCP2_Mask                    (((uint32_t)0x01) << 16)
#define CAN_TSR_RQCP2                         CAN_TSR_RQCP2_Mask
#define CAN_TSR_ABRQ1_Pos                     ((uint32_t)15)                    /* ABRQ1 */
#define CAN_TSR_ABRQ1_Mask                    (((uint32_t)0x01) << 15)
#define CAN_TSR_ABRQ1                         CAN_TSR_ABRQ1_Mask
#define CAN_TSR_TERR1_Pos                     ((uint32_t)11)                    /* TERR1 */
#define CAN_TSR_TERR1_Mask                    (((uint32_t)0x01) << 11)
#define CAN_TSR_TERR1                         CAN_TSR_TERR1_Mask
#define CAN_TSR_ALST1_Pos                     ((uint32_t)10)                    /* ALST1 */
#define CAN_TSR_ALST1_Mask                    (((uint32_t)0x01) << 10)
#define CAN_TSR_ALST1                         CAN_TSR_ALST1_Mask
#define CAN_TSR_TXOK1_Pos                     ((uint32_t)9)                     /* TXOK1 */
#define CAN_TSR_TXOK1_Mask                    (((uint32_t)0x01) << 9)
#define CAN_TSR_TXOK1                         CAN_TSR_TXOK1_Mask
#define CAN_TSR_RQCP1_Pos                     ((uint32_t)8)                     /* RQCP1 */
#define CAN_TSR_RQCP1_Mask                    (((uint32_t)0x01) << 8)
#define CAN_TSR_RQCP1                         CAN_TSR_RQCP1_Mask
#define CAN_TSR_ABRQ0_Pos                     ((uint32_t)7)                     /* ABRQ0 */
#define CAN_TSR_ABRQ0_Mask                    (((uint32_t)0x01) << 7)
#define CAN_TSR_ABRQ0                         CAN_TSR_ABRQ0_Mask
#define CAN_TSR_TERR0_Pos                     ((uint32_t)3)                     /* TERR0 */
#define CAN_TSR_TERR0_Mask                    (((uint32_t)0x01) << 3)
#define CAN_TSR_TERR0                         CAN_TSR_TERR0_Mask
#define CAN_TSR_ALST0_Pos                     ((uint32_t)2)                     /* ALST0 */
#define CAN_TSR_ALST0_Mask                    (((uint32_t)0x01) << 2)
#define CAN_TSR_ALST0                         CAN_TSR_ALST0_Mask
#define CAN_TSR_TXOK0_Pos                     ((uint32_t)1)                     /* TXOK0 */
#define CAN_TSR_TXOK0_Mask                    (((uint32_t)0x01) << 1)
#define CAN_TSR_TXOK0                         CAN_TSR_TXOK0_Mask
#define CAN_TSR_RQCP0_Pos                     ((uint32_t)0)                     /* RQCP0 */
#define CAN_TSR_RQCP0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_TSR_RQCP0                         CAN_TSR_RQCP0_Mask

/************************************* CAN->RF0R  ***************************************/
#define CAN_RF0R_RFOM0_Pos                    ((uint32_t)5)                     /* RFOM0 */
#define CAN_RF0R_RFOM0_Mask                   (((uint32_t)0x01) << 5)
#define CAN_RF0R_RFOM0                        CAN_RF0R_RFOM0_Mask
#define CAN_RF0R_FOVR0_Pos                    ((uint32_t)4)                     /* FOVR0 */
#define CAN_RF0R_FOVR0_Mask                   (((uint32_t)0x01) << 4)
#define CAN_RF0R_FOVR0                        CAN_RF0R_FOVR0_Mask
#define CAN_RF0R_FULL0_Pos                    ((uint32_t)3)                     /* FULL0 */
#define CAN_RF0R_FULL0_Mask                   (((uint32_t)0x01) << 3)
#define CAN_RF0R_FULL0                        CAN_RF0R_FULL0_Mask
#define CAN_RF0R_FMP0_Pos                     ((uint32_t)0)                     /* FMP0 */
#define CAN_RF0R_FMP0_Mask                    (((uint32_t)0x03) << 0)
#define CAN_RF0R_FMP0                         CAN_RF0R_FMP0_Mask
#define CAN_RF0R_FMP0_0                       (((uint32_t)0x1))
#define CAN_RF0R_FMP0_1                       (((uint32_t)0x2))

/************************************* CAN->RF1R  ***************************************/
#define CAN_RF1R_RFOM1_Pos                    ((uint32_t)5)                     /* RFOM1 */
#define CAN_RF1R_RFOM1_Mask                   (((uint32_t)0x01) << 5)
#define CAN_RF1R_RFOM1                        CAN_RF1R_RFOM1_Mask
#define CAN_RF1R_FOVR1_Pos                    ((uint32_t)4)                     /* FOVR1 */
#define CAN_RF1R_FOVR1_Mask                   (((uint32_t)0x01) << 4)
#define CAN_RF1R_FOVR1                        CAN_RF1R_FOVR1_Mask
#define CAN_RF1R_FULL1_Pos                    ((uint32_t)3)                     /* FULL1 */
#define CAN_RF1R_FULL1_Mask                   (((uint32_t)0x01) << 3)
#define CAN_RF1R_FULL1                        CAN_RF1R_FULL1_Mask
#define CAN_RF1R_FMP1_Pos                     ((uint32_t)0)                     /* FMP1 */
#define CAN_RF1R_FMP1_Mask                    (((uint32_t)0x03) << 0)
#define CAN_RF1R_FMP1                         CAN_RF1R_FMP1_Mask
#define CAN_RF1R_FMP1_0                       (((uint32_t)0x1))
#define CAN_RF1R_FMP1_1                       (((uint32_t)0x2))

/************************************** CAN->IER  ***************************************/
#define CAN_IER_SLKIE_Pos                     ((uint32_t)17)                    /* SLKIE */
#define CAN_IER_SLKIE_Mask                    (((uint32_t)0x01) << 17)
#define CAN_IER_SLKIE                         CAN_IER_SLKIE_Mask
#define CAN_IER_WKUIE_Pos                     ((uint32_t)16)                    /* WKUIE */
#define CAN_IER_WKUIE_Mask                    (((uint32_t)0x01) << 16)
#define CAN_IER_WKUIE                         CAN_IER_WKUIE_Mask
#define CAN_IER_ERRIE_Pos                     ((uint32_t)15)                    /* ERRIE */
#define CAN_IER_ERRIE_Mask                    (((uint32_t)0x01) << 15)
#define CAN_IER_ERRIE                         CAN_IER_ERRIE_Mask
#define CAN_IER_LECIE_Pos                     ((uint32_t)11)                    /* LECIE */
#define CAN_IER_LECIE_Mask                    (((uint32_t)0x01) << 11)
#define CAN_IER_LECIE                         CAN_IER_LECIE_Mask
#define CAN_IER_BOFIE_Pos                     ((uint32_t)10)                    /* BOFIE */
#define CAN_IER_BOFIE_Mask                    (((uint32_t)0x01) << 10)
#define CAN_IER_BOFIE                         CAN_IER_BOFIE_Mask
#define CAN_IER_EPVIE_Pos                     ((uint32_t)9)                     /* EPVIE */
#define CAN_IER_EPVIE_Mask                    (((uint32_t)0x01) << 9)
#define CAN_IER_EPVIE                         CAN_IER_EPVIE_Mask
#define CAN_IER_EWGIE_Pos                     ((uint32_t)8)                     /* EWGIE */
#define CAN_IER_EWGIE_Mask                    (((uint32_t)0x01) << 8)
#define CAN_IER_EWGIE                         CAN_IER_EWGIE_Mask
#define CAN_IER_FOVIE1_Pos                    ((uint32_t)6)                     /* FOVIE1 */
#define CAN_IER_FOVIE1_Mask                   (((uint32_t)0x01) << 6)
#define CAN_IER_FOVIE1                        CAN_IER_FOVIE1_Mask
#define CAN_IER_FFIE1_Pos                     ((uint32_t)5)                     /* FFIE1 */
#define CAN_IER_FFIE1_Mask                    (((uint32_t)0x01) << 5)
#define CAN_IER_FFIE1                         CAN_IER_FFIE1_Mask
#define CAN_IER_FMPIE1_Pos                    ((uint32_t)4)                     /* FMPIE1 */
#define CAN_IER_FMPIE1_Mask                   (((uint32_t)0x01) << 4)
#define CAN_IER_FMPIE1                        CAN_IER_FMPIE1_Mask
#define CAN_IER_FOVIE0_Pos                    ((uint32_t)3)                     /* FOVIE0 */
#define CAN_IER_FOVIE0_Mask                   (((uint32_t)0x01) << 3)
#define CAN_IER_FOVIE0                        CAN_IER_FOVIE0_Mask
#define CAN_IER_FFIE0_Pos                     ((uint32_t)2)                     /* FFIE0 */
#define CAN_IER_FFIE0_Mask                    (((uint32_t)0x01) << 2)
#define CAN_IER_FFIE0                         CAN_IER_FFIE0_Mask
#define CAN_IER_FMPIE0_Pos                    ((uint32_t)1)                     /* FMPIE0 */
#define CAN_IER_FMPIE0_Mask                   (((uint32_t)0x01) << 1)
#define CAN_IER_FMPIE0                        CAN_IER_FMPIE0_Mask
#define CAN_IER_TMEIE_Pos                     ((uint32_t)0)                     /* TMEIE */
#define CAN_IER_TMEIE_Mask                    (((uint32_t)0x01) << 0)
#define CAN_IER_TMEIE                         CAN_IER_TMEIE_Mask

/************************************** CAN->ESR  ***************************************/
#define CAN_ESR_REC_Pos                       ((uint32_t)24)                    /* REC */
#define CAN_ESR_REC_Mask                      (((uint32_t)0xFF) << 24)
#define CAN_ESR_REC                           CAN_ESR_REC_Mask
#define CAN_ESR_REC_0                         (((uint32_t)0x1 << CAN_ESR_REC_Pos))
#define CAN_ESR_REC_1                         (((uint32_t)0x2 << CAN_ESR_REC_Pos))
#define CAN_ESR_REC_2                         (((uint32_t)0x4 << CAN_ESR_REC_Pos))
#define CAN_ESR_REC_3                         (((uint32_t)0x8 << CAN_ESR_REC_Pos))
#define CAN_ESR_REC_4                         (((uint32_t)0x10 << CAN_ESR_REC_Pos))
#define CAN_ESR_REC_5                         (((uint32_t)0x20 << CAN_ESR_REC_Pos))
#define CAN_ESR_REC_6                         (((uint32_t)0x40 << CAN_ESR_REC_Pos))
#define CAN_ESR_REC_7                         (((uint32_t)0x80 << CAN_ESR_REC_Pos))
#define CAN_ESR_TEC_Pos                       ((uint32_t)16)                    /* TEC */
#define CAN_ESR_TEC_Mask                      (((uint32_t)0xFF) << 16)
#define CAN_ESR_TEC                           CAN_ESR_TEC_Mask
#define CAN_ESR_TEC_0                         (((uint32_t)0x1 << CAN_ESR_TEC_Pos))
#define CAN_ESR_TEC_1                         (((uint32_t)0x2 << CAN_ESR_TEC_Pos))
#define CAN_ESR_TEC_2                         (((uint32_t)0x4 << CAN_ESR_TEC_Pos))
#define CAN_ESR_TEC_3                         (((uint32_t)0x8 << CAN_ESR_TEC_Pos))
#define CAN_ESR_TEC_4                         (((uint32_t)0x10 << CAN_ESR_TEC_Pos))
#define CAN_ESR_TEC_5                         (((uint32_t)0x20 << CAN_ESR_TEC_Pos))
#define CAN_ESR_TEC_6                         (((uint32_t)0x40 << CAN_ESR_TEC_Pos))
#define CAN_ESR_TEC_7                         (((uint32_t)0x80 << CAN_ESR_TEC_Pos))
#define CAN_ESR_LEC_Pos                       ((uint32_t)4)                     /* LEC */
#define CAN_ESR_LEC_Mask                      (((uint32_t)0x07) << 4)
#define CAN_ESR_LEC                           CAN_ESR_LEC_Mask
#define CAN_ESR_LEC_0                         (((uint32_t)0x1 << CAN_ESR_LEC_Pos))
#define CAN_ESR_LEC_1                         (((uint32_t)0x2 << CAN_ESR_LEC_Pos))
#define CAN_ESR_LEC_2                         (((uint32_t)0x4 << CAN_ESR_LEC_Pos))
#define CAN_ESR_BOFF_Pos                      ((uint32_t)2)                     /* BOFF */
#define CAN_ESR_BOFF_Mask                     (((uint32_t)0x01) << 2)
#define CAN_ESR_BOFF                          CAN_ESR_BOFF_Mask
#define CAN_ESR_EPVF_Pos                      ((uint32_t)1)                     /* EPVF */
#define CAN_ESR_EPVF_Mask                     (((uint32_t)0x01) << 1)
#define CAN_ESR_EPVF                          CAN_ESR_EPVF_Mask
#define CAN_ESR_EWGF_Pos                      ((uint32_t)0)                     /* EWGF */
#define CAN_ESR_EWGF_Mask                     (((uint32_t)0x01) << 0)
#define CAN_ESR_EWGF                          CAN_ESR_EWGF_Mask

/************************************** CAN->BTR  ***************************************/
#define CAN_BTR_SILM_Pos                      ((uint32_t)31)                    /* SILM */
#define CAN_BTR_SILM_Mask                     (((uint32_t)0x01) << 31)
#define CAN_BTR_SILM                          CAN_BTR_SILM_Mask
#define CAN_BTR_LBKM_Pos                      ((uint32_t)30)                    /* LBKM */
#define CAN_BTR_LBKM_Mask                     (((uint32_t)0x01) << 30)
#define CAN_BTR_LBKM                          CAN_BTR_LBKM_Mask
#define CAN_BTR_SJW_Pos                       ((uint32_t)24)                    /* SJW */
#define CAN_BTR_SJW_Mask                      (((uint32_t)0x03) << 24)
#define CAN_BTR_SJW                           CAN_BTR_SJW_Mask
#define CAN_BTR_SJW_0                         (((uint32_t)0x1 << CAN_BTR_SJW_Pos))
#define CAN_BTR_SJW_1                         (((uint32_t)0x2 << CAN_BTR_SJW_Pos))
#define CAN_BTR_TS2_Pos                       ((uint32_t)20)                    /* TS2 */
#define CAN_BTR_TS2_Mask                      (((uint32_t)0x07) << 20)
#define CAN_BTR_TS2                           CAN_BTR_TS2_Mask
#define CAN_BTR_TS2_0                         (((uint32_t)0x1 << CAN_BTR_TS2_Pos))
#define CAN_BTR_TS2_1                         (((uint32_t)0x2 << CAN_BTR_TS2_Pos))
#define CAN_BTR_TS2_2                         (((uint32_t)0x4 << CAN_BTR_TS2_Pos))
#define CAN_BTR_TS1_Pos                       ((uint32_t)16)                    /* TS1 */
#define CAN_BTR_TS1_Mask                      (((uint32_t)0x0F) << 16)
#define CAN_BTR_TS1                           CAN_BTR_TS1_Mask
#define CAN_BTR_TS1_0                         (((uint32_t)0x1 << CAN_BTR_TS1_Pos))
#define CAN_BTR_TS1_1                         (((uint32_t)0x2 << CAN_BTR_TS1_Pos))
#define CAN_BTR_TS1_2                         (((uint32_t)0x4 << CAN_BTR_TS1_Pos))
#define CAN_BTR_TS1_3                         (((uint32_t)0x8 << CAN_BTR_TS1_Pos))
#define CAN_BTR_BRP_Pos                       ((uint32_t)0)                     /* BRP */
#define CAN_BTR_BRP_Mask                      (((uint32_t)0x03FF) << 0)
#define CAN_BTR_BRP                           CAN_BTR_BRP_Mask
#define CAN_BTR_BRP_0                         (((uint32_t)0x1))
#define CAN_BTR_BRP_1                         (((uint32_t)0x2))
#define CAN_BTR_BRP_2                         (((uint32_t)0x4))
#define CAN_BTR_BRP_3                         (((uint32_t)0x8))
#define CAN_BTR_BRP_4                         (((uint32_t)0x10))
#define CAN_BTR_BRP_5                         (((uint32_t)0x20))
#define CAN_BTR_BRP_6                         (((uint32_t)0x40))
#define CAN_BTR_BRP_7                         (((uint32_t)0x80))
#define CAN_BTR_BRP_8                         (((uint32_t)0x100))
#define CAN_BTR_BRP_9                         (((uint32_t)0x200))

/************************************* CAN->TI0R  ***************************************/
#define CAN_TI0R_STID_Pos                     ((uint32_t)21)                    /* STID */
#define CAN_TI0R_STID_Mask                    (((uint32_t)0x07FF) << 21)
#define CAN_TI0R_STID                         CAN_TI0R_STID_Mask
#define CAN_TI0R_STID_0                       (((uint32_t)0x1 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_1                       (((uint32_t)0x2 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_2                       (((uint32_t)0x4 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_3                       (((uint32_t)0x8 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_4                       (((uint32_t)0x10 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_5                       (((uint32_t)0x20 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_6                       (((uint32_t)0x40 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_7                       (((uint32_t)0x80 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_8                       (((uint32_t)0x100 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_9                       (((uint32_t)0x200 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_STID_10                      (((uint32_t)0x400 << CAN_TI0R_STID_Pos))
#define CAN_TI0R_EXID_Pos                     ((uint32_t)3)                     /* EXID */
#define CAN_TI0R_EXID_Mask                    (((uint32_t)0x03FFFF) << 3)
#define CAN_TI0R_EXID                         CAN_TI0R_EXID_Mask
#define CAN_TI0R_IDE_Pos                      ((uint32_t)2)                     /* IDE */
#define CAN_TI0R_IDE_Mask                     (((uint32_t)0x01) << 2)
#define CAN_TI0R_IDE                          CAN_TI0R_IDE_Mask
#define CAN_TI0R_RTR_Pos                      ((uint32_t)1)                     /* RTR */
#define CAN_TI0R_RTR_Mask                     (((uint32_t)0x01) << 1)
#define CAN_TI0R_RTR                          CAN_TI0R_RTR_Mask
#define CAN_TI0R_TXRQ_Pos                     ((uint32_t)0)                     /* TXRQ */
#define CAN_TI0R_TXRQ_Mask                    (((uint32_t)0x01) << 0)
#define CAN_TI0R_TXRQ                         CAN_TI0R_TXRQ_Mask

/************************************* CAN->TDT0R  **************************************/
#define CAN_TDT0R_TIME_Pos                    ((uint32_t)16)                    /* TIME */
#define CAN_TDT0R_TIME_Mask                   (((uint32_t)0xFFFF) << 16)
#define CAN_TDT0R_TIME                        CAN_TDT0R_TIME_Mask
#define CAN_TDT0R_TGT_Pos                     ((uint32_t)8)                     /* TGT */
#define CAN_TDT0R_TGT_Mask                    (((uint32_t)0x01) << 8)
#define CAN_TDT0R_TGT                         CAN_TDT0R_TGT_Mask
#define CAN_TDT0R_DLC_Pos                     ((uint32_t)0)                     /* DLC */
#define CAN_TDT0R_DLC_Mask                    (((uint32_t)0x0F) << 0)
#define CAN_TDT0R_DLC                         CAN_TDT0R_DLC_Mask
#define CAN_TDT0R_DLC_0                       (((uint32_t)0x1))
#define CAN_TDT0R_DLC_1                       (((uint32_t)0x2))
#define CAN_TDT0R_DLC_2                       (((uint32_t)0x4))
#define CAN_TDT0R_DLC_3                       (((uint32_t)0x8))

/************************************* CAN->TDL0R  **************************************/
#define CAN_TDL0R_DATA3_Pos                   ((uint32_t)24)                    /* DATA3 */
#define CAN_TDL0R_DATA3_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_TDL0R_DATA3                       CAN_TDL0R_DATA3_Mask
#define CAN_TDL0R_DATA3_0                     (((uint32_t)0x1 << CAN_TDL0R_DATA3_Pos))
#define CAN_TDL0R_DATA3_1                     (((uint32_t)0x2 << CAN_TDL0R_DATA3_Pos))
#define CAN_TDL0R_DATA3_2                     (((uint32_t)0x4 << CAN_TDL0R_DATA3_Pos))
#define CAN_TDL0R_DATA3_3                     (((uint32_t)0x8 << CAN_TDL0R_DATA3_Pos))
#define CAN_TDL0R_DATA3_4                     (((uint32_t)0x10 << CAN_TDL0R_DATA3_Pos))
#define CAN_TDL0R_DATA3_5                     (((uint32_t)0x20 << CAN_TDL0R_DATA3_Pos))
#define CAN_TDL0R_DATA3_6                     (((uint32_t)0x40 << CAN_TDL0R_DATA3_Pos))
#define CAN_TDL0R_DATA3_7                     (((uint32_t)0x80 << CAN_TDL0R_DATA3_Pos))
#define CAN_TDL0R_DATA2_Pos                   ((uint32_t)16)                    /* DATA2 */
#define CAN_TDL0R_DATA2_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_TDL0R_DATA2                       CAN_TDL0R_DATA2_Mask
#define CAN_TDL0R_DATA2_0                     (((uint32_t)0x1 << CAN_TDL0R_DATA2_Pos))
#define CAN_TDL0R_DATA2_1                     (((uint32_t)0x2 << CAN_TDL0R_DATA2_Pos))
#define CAN_TDL0R_DATA2_2                     (((uint32_t)0x4 << CAN_TDL0R_DATA2_Pos))
#define CAN_TDL0R_DATA2_3                     (((uint32_t)0x8 << CAN_TDL0R_DATA2_Pos))
#define CAN_TDL0R_DATA2_4                     (((uint32_t)0x10 << CAN_TDL0R_DATA2_Pos))
#define CAN_TDL0R_DATA2_5                     (((uint32_t)0x20 << CAN_TDL0R_DATA2_Pos))
#define CAN_TDL0R_DATA2_6                     (((uint32_t)0x40 << CAN_TDL0R_DATA2_Pos))
#define CAN_TDL0R_DATA2_7                     (((uint32_t)0x80 << CAN_TDL0R_DATA2_Pos))
#define CAN_TDL0R_DATA1_Pos                   ((uint32_t)8)                     /* DATA1 */
#define CAN_TDL0R_DATA1_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_TDL0R_DATA1                       CAN_TDL0R_DATA1_Mask
#define CAN_TDL0R_DATA1_0                     (((uint32_t)0x1 << CAN_TDL0R_DATA1_Pos))
#define CAN_TDL0R_DATA1_1                     (((uint32_t)0x2 << CAN_TDL0R_DATA1_Pos))
#define CAN_TDL0R_DATA1_2                     (((uint32_t)0x4 << CAN_TDL0R_DATA1_Pos))
#define CAN_TDL0R_DATA1_3                     (((uint32_t)0x8 << CAN_TDL0R_DATA1_Pos))
#define CAN_TDL0R_DATA1_4                     (((uint32_t)0x10 << CAN_TDL0R_DATA1_Pos))
#define CAN_TDL0R_DATA1_5                     (((uint32_t)0x20 << CAN_TDL0R_DATA1_Pos))
#define CAN_TDL0R_DATA1_6                     (((uint32_t)0x40 << CAN_TDL0R_DATA1_Pos))
#define CAN_TDL0R_DATA1_7                     (((uint32_t)0x80 << CAN_TDL0R_DATA1_Pos))
#define CAN_TDL0R_DATA0_Pos                   ((uint32_t)0)                     /* DATA0 */
#define CAN_TDL0R_DATA0_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_TDL0R_DATA0                       CAN_TDL0R_DATA0_Mask
#define CAN_TDL0R_DATA0_0                     (((uint32_t)0x1))
#define CAN_TDL0R_DATA0_1                     (((uint32_t)0x2))
#define CAN_TDL0R_DATA0_2                     (((uint32_t)0x4))
#define CAN_TDL0R_DATA0_3                     (((uint32_t)0x8))
#define CAN_TDL0R_DATA0_4                     (((uint32_t)0x10))
#define CAN_TDL0R_DATA0_5                     (((uint32_t)0x20))
#define CAN_TDL0R_DATA0_6                     (((uint32_t)0x40))
#define CAN_TDL0R_DATA0_7                     (((uint32_t)0x80))

/************************************* CAN->TDH0R  **************************************/
#define CAN_TDH0R_DATA7_Pos                   ((uint32_t)24)                    /* DATA7 */
#define CAN_TDH0R_DATA7_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_TDH0R_DATA7                       CAN_TDH0R_DATA7_Mask
#define CAN_TDH0R_DATA7_0                     (((uint32_t)0x1 << CAN_TDH0R_DATA7_Pos))
#define CAN_TDH0R_DATA7_1                     (((uint32_t)0x2 << CAN_TDH0R_DATA7_Pos))
#define CAN_TDH0R_DATA7_2                     (((uint32_t)0x4 << CAN_TDH0R_DATA7_Pos))
#define CAN_TDH0R_DATA7_3                     (((uint32_t)0x8 << CAN_TDH0R_DATA7_Pos))
#define CAN_TDH0R_DATA7_4                     (((uint32_t)0x10 << CAN_TDH0R_DATA7_Pos))
#define CAN_TDH0R_DATA7_5                     (((uint32_t)0x20 << CAN_TDH0R_DATA7_Pos))
#define CAN_TDH0R_DATA7_6                     (((uint32_t)0x40 << CAN_TDH0R_DATA7_Pos))
#define CAN_TDH0R_DATA7_7                     (((uint32_t)0x80 << CAN_TDH0R_DATA7_Pos))
#define CAN_TDH0R_DATA6_Pos                   ((uint32_t)16)                    /* DATA6 */
#define CAN_TDH0R_DATA6_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_TDH0R_DATA6                       CAN_TDH0R_DATA6_Mask
#define CAN_TDH0R_DATA6_0                     (((uint32_t)0x1 << CAN_TDH0R_DATA6_Pos))
#define CAN_TDH0R_DATA6_1                     (((uint32_t)0x2 << CAN_TDH0R_DATA6_Pos))
#define CAN_TDH0R_DATA6_2                     (((uint32_t)0x4 << CAN_TDH0R_DATA6_Pos))
#define CAN_TDH0R_DATA6_3                     (((uint32_t)0x8 << CAN_TDH0R_DATA6_Pos))
#define CAN_TDH0R_DATA6_4                     (((uint32_t)0x10 << CAN_TDH0R_DATA6_Pos))
#define CAN_TDH0R_DATA6_5                     (((uint32_t)0x20 << CAN_TDH0R_DATA6_Pos))
#define CAN_TDH0R_DATA6_6                     (((uint32_t)0x40 << CAN_TDH0R_DATA6_Pos))
#define CAN_TDH0R_DATA6_7                     (((uint32_t)0x80 << CAN_TDH0R_DATA6_Pos))
#define CAN_TDH0R_DATA5_Pos                   ((uint32_t)8)                     /* DATA5 */
#define CAN_TDH0R_DATA5_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_TDH0R_DATA5                       CAN_TDH0R_DATA5_Mask
#define CAN_TDH0R_DATA5_0                     (((uint32_t)0x1 << CAN_TDH0R_DATA5_Pos))
#define CAN_TDH0R_DATA5_1                     (((uint32_t)0x2 << CAN_TDH0R_DATA5_Pos))
#define CAN_TDH0R_DATA5_2                     (((uint32_t)0x4 << CAN_TDH0R_DATA5_Pos))
#define CAN_TDH0R_DATA5_3                     (((uint32_t)0x8 << CAN_TDH0R_DATA5_Pos))
#define CAN_TDH0R_DATA5_4                     (((uint32_t)0x10 << CAN_TDH0R_DATA5_Pos))
#define CAN_TDH0R_DATA5_5                     (((uint32_t)0x20 << CAN_TDH0R_DATA5_Pos))
#define CAN_TDH0R_DATA5_6                     (((uint32_t)0x40 << CAN_TDH0R_DATA5_Pos))
#define CAN_TDH0R_DATA5_7                     (((uint32_t)0x80 << CAN_TDH0R_DATA5_Pos))
#define CAN_TDH0R_DATA4_Pos                   ((uint32_t)0)                     /* DATA4 */
#define CAN_TDH0R_DATA4_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_TDH0R_DATA4                       CAN_TDH0R_DATA4_Mask
#define CAN_TDH0R_DATA4_0                     (((uint32_t)0x1))
#define CAN_TDH0R_DATA4_1                     (((uint32_t)0x2))
#define CAN_TDH0R_DATA4_2                     (((uint32_t)0x4))
#define CAN_TDH0R_DATA4_3                     (((uint32_t)0x8))
#define CAN_TDH0R_DATA4_4                     (((uint32_t)0x10))
#define CAN_TDH0R_DATA4_5                     (((uint32_t)0x20))
#define CAN_TDH0R_DATA4_6                     (((uint32_t)0x40))
#define CAN_TDH0R_DATA4_7                     (((uint32_t)0x80))

/************************************* CAN->TI1R  ***************************************/
#define CAN_TI1R_STID_Pos                     ((uint32_t)21)                    /* STID */
#define CAN_TI1R_STID_Mask                    (((uint32_t)0x07FF) << 21)
#define CAN_TI1R_STID                         CAN_TI1R_STID_Mask
#define CAN_TI1R_STID_0                       (((uint32_t)0x1 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_1                       (((uint32_t)0x2 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_2                       (((uint32_t)0x4 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_3                       (((uint32_t)0x8 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_4                       (((uint32_t)0x10 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_5                       (((uint32_t)0x20 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_6                       (((uint32_t)0x40 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_7                       (((uint32_t)0x80 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_8                       (((uint32_t)0x100 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_9                       (((uint32_t)0x200 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_STID_10                      (((uint32_t)0x400 << CAN_TI1R_STID_Pos))
#define CAN_TI1R_EXID_Pos                     ((uint32_t)3)                     /* EXID */
#define CAN_TI1R_EXID_Mask                    (((uint32_t)0x03FFFF) << 3)
#define CAN_TI1R_EXID                         CAN_TI1R_EXID_Mask
#define CAN_TI1R_IDE_Pos                      ((uint32_t)2)                     /* IDE */
#define CAN_TI1R_IDE_Mask                     (((uint32_t)0x01) << 2)
#define CAN_TI1R_IDE                          CAN_TI1R_IDE_Mask
#define CAN_TI1R_RTR_Pos                      ((uint32_t)1)                     /* RTR */
#define CAN_TI1R_RTR_Mask                     (((uint32_t)0x01) << 1)
#define CAN_TI1R_RTR                          CAN_TI1R_RTR_Mask
#define CAN_TI1R_TXRQ_Pos                     ((uint32_t)0)                     /* TXRQ */
#define CAN_TI1R_TXRQ_Mask                    (((uint32_t)0x01) << 0)
#define CAN_TI1R_TXRQ                         CAN_TI1R_TXRQ_Mask

/************************************* CAN->TDT1R  **************************************/
#define CAN_TDT1R_TIME_Pos                    ((uint32_t)16)                    /* TIME */
#define CAN_TDT1R_TIME_Mask                   (((uint32_t)0xFFFF) << 16)
#define CAN_TDT1R_TIME                        CAN_TDT1R_TIME_Mask
#define CAN_TDT1R_TGT_Pos                     ((uint32_t)8)                     /* TGT */
#define CAN_TDT1R_TGT_Mask                    (((uint32_t)0x01) << 8)
#define CAN_TDT1R_TGT                         CAN_TDT1R_TGT_Mask
#define CAN_TDT1R_DLC_Pos                     ((uint32_t)0)                     /* DLC */
#define CAN_TDT1R_DLC_Mask                    (((uint32_t)0x0F) << 0)
#define CAN_TDT1R_DLC                         CAN_TDT1R_DLC_Mask
#define CAN_TDT1R_DLC_0                       (((uint32_t)0x1))
#define CAN_TDT1R_DLC_1                       (((uint32_t)0x2))
#define CAN_TDT1R_DLC_2                       (((uint32_t)0x4))
#define CAN_TDT1R_DLC_3                       (((uint32_t)0x8))

/************************************* CAN->TDL1R  **************************************/
#define CAN_TDL1R_DATA3_Pos                   ((uint32_t)24)                    /* DATA3 */
#define CAN_TDL1R_DATA3_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_TDL1R_DATA3                       CAN_TDL1R_DATA3_Mask
#define CAN_TDL1R_DATA3_0                     (((uint32_t)0x1 << CAN_TDL1R_DATA3_Pos))
#define CAN_TDL1R_DATA3_1                     (((uint32_t)0x2 << CAN_TDL1R_DATA3_Pos))
#define CAN_TDL1R_DATA3_2                     (((uint32_t)0x4 << CAN_TDL1R_DATA3_Pos))
#define CAN_TDL1R_DATA3_3                     (((uint32_t)0x8 << CAN_TDL1R_DATA3_Pos))
#define CAN_TDL1R_DATA3_4                     (((uint32_t)0x10 << CAN_TDL1R_DATA3_Pos))
#define CAN_TDL1R_DATA3_5                     (((uint32_t)0x20 << CAN_TDL1R_DATA3_Pos))
#define CAN_TDL1R_DATA3_6                     (((uint32_t)0x40 << CAN_TDL1R_DATA3_Pos))
#define CAN_TDL1R_DATA3_7                     (((uint32_t)0x80 << CAN_TDL1R_DATA3_Pos))
#define CAN_TDL1R_DATA2_Pos                   ((uint32_t)16)                    /* DATA2 */
#define CAN_TDL1R_DATA2_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_TDL1R_DATA2                       CAN_TDL1R_DATA2_Mask
#define CAN_TDL1R_DATA2_0                     (((uint32_t)0x1 << CAN_TDL1R_DATA2_Pos))
#define CAN_TDL1R_DATA2_1                     (((uint32_t)0x2 << CAN_TDL1R_DATA2_Pos))
#define CAN_TDL1R_DATA2_2                     (((uint32_t)0x4 << CAN_TDL1R_DATA2_Pos))
#define CAN_TDL1R_DATA2_3                     (((uint32_t)0x8 << CAN_TDL1R_DATA2_Pos))
#define CAN_TDL1R_DATA2_4                     (((uint32_t)0x10 << CAN_TDL1R_DATA2_Pos))
#define CAN_TDL1R_DATA2_5                     (((uint32_t)0x20 << CAN_TDL1R_DATA2_Pos))
#define CAN_TDL1R_DATA2_6                     (((uint32_t)0x40 << CAN_TDL1R_DATA2_Pos))
#define CAN_TDL1R_DATA2_7                     (((uint32_t)0x80 << CAN_TDL1R_DATA2_Pos))
#define CAN_TDL1R_DATA1_Pos                   ((uint32_t)8)                     /* DATA1 */
#define CAN_TDL1R_DATA1_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_TDL1R_DATA1                       CAN_TDL1R_DATA1_Mask
#define CAN_TDL1R_DATA1_0                     (((uint32_t)0x1 << CAN_TDL1R_DATA1_Pos))
#define CAN_TDL1R_DATA1_1                     (((uint32_t)0x2 << CAN_TDL1R_DATA1_Pos))
#define CAN_TDL1R_DATA1_2                     (((uint32_t)0x4 << CAN_TDL1R_DATA1_Pos))
#define CAN_TDL1R_DATA1_3                     (((uint32_t)0x8 << CAN_TDL1R_DATA1_Pos))
#define CAN_TDL1R_DATA1_4                     (((uint32_t)0x10 << CAN_TDL1R_DATA1_Pos))
#define CAN_TDL1R_DATA1_5                     (((uint32_t)0x20 << CAN_TDL1R_DATA1_Pos))
#define CAN_TDL1R_DATA1_6                     (((uint32_t)0x40 << CAN_TDL1R_DATA1_Pos))
#define CAN_TDL1R_DATA1_7                     (((uint32_t)0x80 << CAN_TDL1R_DATA1_Pos))
#define CAN_TDL1R_DATA0_Pos                   ((uint32_t)0)                     /* DATA0 */
#define CAN_TDL1R_DATA0_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_TDL1R_DATA0                       CAN_TDL1R_DATA0_Mask
#define CAN_TDL1R_DATA0_0                     (((uint32_t)0x1))
#define CAN_TDL1R_DATA0_1                     (((uint32_t)0x2))
#define CAN_TDL1R_DATA0_2                     (((uint32_t)0x4))
#define CAN_TDL1R_DATA0_3                     (((uint32_t)0x8))
#define CAN_TDL1R_DATA0_4                     (((uint32_t)0x10))
#define CAN_TDL1R_DATA0_5                     (((uint32_t)0x20))
#define CAN_TDL1R_DATA0_6                     (((uint32_t)0x40))
#define CAN_TDL1R_DATA0_7                     (((uint32_t)0x80))

/************************************* CAN->TDH1R  **************************************/
#define CAN_TDH1R_DATA7_Pos                   ((uint32_t)24)                    /* DATA7 */
#define CAN_TDH1R_DATA7_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_TDH1R_DATA7                       CAN_TDH1R_DATA7_Mask
#define CAN_TDH1R_DATA7_0                     (((uint32_t)0x1 << CAN_TDH1R_DATA7_Pos))
#define CAN_TDH1R_DATA7_1                     (((uint32_t)0x2 << CAN_TDH1R_DATA7_Pos))
#define CAN_TDH1R_DATA7_2                     (((uint32_t)0x4 << CAN_TDH1R_DATA7_Pos))
#define CAN_TDH1R_DATA7_3                     (((uint32_t)0x8 << CAN_TDH1R_DATA7_Pos))
#define CAN_TDH1R_DATA7_4                     (((uint32_t)0x10 << CAN_TDH1R_DATA7_Pos))
#define CAN_TDH1R_DATA7_5                     (((uint32_t)0x20 << CAN_TDH1R_DATA7_Pos))
#define CAN_TDH1R_DATA7_6                     (((uint32_t)0x40 << CAN_TDH1R_DATA7_Pos))
#define CAN_TDH1R_DATA7_7                     (((uint32_t)0x80 << CAN_TDH1R_DATA7_Pos))
#define CAN_TDH1R_DATA6_Pos                   ((uint32_t)16)                    /* DATA6 */
#define CAN_TDH1R_DATA6_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_TDH1R_DATA6                       CAN_TDH1R_DATA6_Mask
#define CAN_TDH1R_DATA6_0                     (((uint32_t)0x1 << CAN_TDH1R_DATA6_Pos))
#define CAN_TDH1R_DATA6_1                     (((uint32_t)0x2 << CAN_TDH1R_DATA6_Pos))
#define CAN_TDH1R_DATA6_2                     (((uint32_t)0x4 << CAN_TDH1R_DATA6_Pos))
#define CAN_TDH1R_DATA6_3                     (((uint32_t)0x8 << CAN_TDH1R_DATA6_Pos))
#define CAN_TDH1R_DATA6_4                     (((uint32_t)0x10 << CAN_TDH1R_DATA6_Pos))
#define CAN_TDH1R_DATA6_5                     (((uint32_t)0x20 << CAN_TDH1R_DATA6_Pos))
#define CAN_TDH1R_DATA6_6                     (((uint32_t)0x40 << CAN_TDH1R_DATA6_Pos))
#define CAN_TDH1R_DATA6_7                     (((uint32_t)0x80 << CAN_TDH1R_DATA6_Pos))
#define CAN_TDH1R_DATA5_Pos                   ((uint32_t)8)                     /* DATA5 */
#define CAN_TDH1R_DATA5_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_TDH1R_DATA5                       CAN_TDH1R_DATA5_Mask
#define CAN_TDH1R_DATA5_0                     (((uint32_t)0x1 << CAN_TDH1R_DATA5_Pos))
#define CAN_TDH1R_DATA5_1                     (((uint32_t)0x2 << CAN_TDH1R_DATA5_Pos))
#define CAN_TDH1R_DATA5_2                     (((uint32_t)0x4 << CAN_TDH1R_DATA5_Pos))
#define CAN_TDH1R_DATA5_3                     (((uint32_t)0x8 << CAN_TDH1R_DATA5_Pos))
#define CAN_TDH1R_DATA5_4                     (((uint32_t)0x10 << CAN_TDH1R_DATA5_Pos))
#define CAN_TDH1R_DATA5_5                     (((uint32_t)0x20 << CAN_TDH1R_DATA5_Pos))
#define CAN_TDH1R_DATA5_6                     (((uint32_t)0x40 << CAN_TDH1R_DATA5_Pos))
#define CAN_TDH1R_DATA5_7                     (((uint32_t)0x80 << CAN_TDH1R_DATA5_Pos))
#define CAN_TDH1R_DATA4_Pos                   ((uint32_t)0)                     /* DATA4 */
#define CAN_TDH1R_DATA4_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_TDH1R_DATA4                       CAN_TDH1R_DATA4_Mask
#define CAN_TDH1R_DATA4_0                     (((uint32_t)0x1))
#define CAN_TDH1R_DATA4_1                     (((uint32_t)0x2))
#define CAN_TDH1R_DATA4_2                     (((uint32_t)0x4))
#define CAN_TDH1R_DATA4_3                     (((uint32_t)0x8))
#define CAN_TDH1R_DATA4_4                     (((uint32_t)0x10))
#define CAN_TDH1R_DATA4_5                     (((uint32_t)0x20))
#define CAN_TDH1R_DATA4_6                     (((uint32_t)0x40))
#define CAN_TDH1R_DATA4_7                     (((uint32_t)0x80))

/************************************* CAN->TI2R  ***************************************/
#define CAN_TI2R_STID_Pos                     ((uint32_t)21)                    /* STID */
#define CAN_TI2R_STID_Mask                    (((uint32_t)0x07FF) << 21)
#define CAN_TI2R_STID                         CAN_TI2R_STID_Mask
#define CAN_TI2R_STID_0                       (((uint32_t)0x1 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_1                       (((uint32_t)0x2 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_2                       (((uint32_t)0x4 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_3                       (((uint32_t)0x8 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_4                       (((uint32_t)0x10 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_5                       (((uint32_t)0x20 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_6                       (((uint32_t)0x40 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_7                       (((uint32_t)0x80 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_8                       (((uint32_t)0x100 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_9                       (((uint32_t)0x200 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_STID_10                      (((uint32_t)0x400 << CAN_TI2R_STID_Pos))
#define CAN_TI2R_EXID_Pos                     ((uint32_t)3)                     /* EXID */
#define CAN_TI2R_EXID_Mask                    (((uint32_t)0x03FFFF) << 3)
#define CAN_TI2R_EXID                         CAN_TI2R_EXID_Mask
#define CAN_TI2R_IDE_Pos                      ((uint32_t)2)                     /* IDE */
#define CAN_TI2R_IDE_Mask                     (((uint32_t)0x01) << 2)
#define CAN_TI2R_IDE                          CAN_TI2R_IDE_Mask
#define CAN_TI2R_RTR_Pos                      ((uint32_t)1)                     /* RTR */
#define CAN_TI2R_RTR_Mask                     (((uint32_t)0x01) << 1)
#define CAN_TI2R_RTR                          CAN_TI2R_RTR_Mask
#define CAN_TI2R_TXRQ_Pos                     ((uint32_t)0)                     /* TXRQ */
#define CAN_TI2R_TXRQ_Mask                    (((uint32_t)0x01) << 0)
#define CAN_TI2R_TXRQ                         CAN_TI2R_TXRQ_Mask

/************************************* CAN->TDT2R  **************************************/
#define CAN_TDT2R_TIME_Pos                    ((uint32_t)16)                    /* TIME */
#define CAN_TDT2R_TIME_Mask                   (((uint32_t)0xFFFF) << 16)
#define CAN_TDT2R_TIME                        CAN_TDT2R_TIME_Mask
#define CAN_TDT2R_TGT_Pos                     ((uint32_t)8)                     /* TGT */
#define CAN_TDT2R_TGT_Mask                    (((uint32_t)0x01) << 8)
#define CAN_TDT2R_TGT                         CAN_TDT2R_TGT_Mask
#define CAN_TDT2R_DLC_Pos                     ((uint32_t)0)                     /* DLC */
#define CAN_TDT2R_DLC_Mask                    (((uint32_t)0x0F) << 0)
#define CAN_TDT2R_DLC                         CAN_TDT2R_DLC_Mask
#define CAN_TDT2R_DLC_0                       (((uint32_t)0x1))
#define CAN_TDT2R_DLC_1                       (((uint32_t)0x2))
#define CAN_TDT2R_DLC_2                       (((uint32_t)0x4))
#define CAN_TDT2R_DLC_3                       (((uint32_t)0x8))

/************************************* CAN->TDL2R  **************************************/
#define CAN_TDL2R_DATA3_Pos                   ((uint32_t)24)                    /* DATA3 */
#define CAN_TDL2R_DATA3_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_TDL2R_DATA3                       CAN_TDL2R_DATA3_Mask
#define CAN_TDL2R_DATA3_0                     (((uint32_t)0x1 << CAN_TDL2R_DATA3_Pos))
#define CAN_TDL2R_DATA3_1                     (((uint32_t)0x2 << CAN_TDL2R_DATA3_Pos))
#define CAN_TDL2R_DATA3_2                     (((uint32_t)0x4 << CAN_TDL2R_DATA3_Pos))
#define CAN_TDL2R_DATA3_3                     (((uint32_t)0x8 << CAN_TDL2R_DATA3_Pos))
#define CAN_TDL2R_DATA3_4                     (((uint32_t)0x10 << CAN_TDL2R_DATA3_Pos))
#define CAN_TDL2R_DATA3_5                     (((uint32_t)0x20 << CAN_TDL2R_DATA3_Pos))
#define CAN_TDL2R_DATA3_6                     (((uint32_t)0x40 << CAN_TDL2R_DATA3_Pos))
#define CAN_TDL2R_DATA3_7                     (((uint32_t)0x80 << CAN_TDL2R_DATA3_Pos))
#define CAN_TDL2R_DATA2_Pos                   ((uint32_t)16)                    /* DATA2 */
#define CAN_TDL2R_DATA2_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_TDL2R_DATA2                       CAN_TDL2R_DATA2_Mask
#define CAN_TDL2R_DATA2_0                     (((uint32_t)0x1 << CAN_TDL2R_DATA2_Pos))
#define CAN_TDL2R_DATA2_1                     (((uint32_t)0x2 << CAN_TDL2R_DATA2_Pos))
#define CAN_TDL2R_DATA2_2                     (((uint32_t)0x4 << CAN_TDL2R_DATA2_Pos))
#define CAN_TDL2R_DATA2_3                     (((uint32_t)0x8 << CAN_TDL2R_DATA2_Pos))
#define CAN_TDL2R_DATA2_4                     (((uint32_t)0x10 << CAN_TDL2R_DATA2_Pos))
#define CAN_TDL2R_DATA2_5                     (((uint32_t)0x20 << CAN_TDL2R_DATA2_Pos))
#define CAN_TDL2R_DATA2_6                     (((uint32_t)0x40 << CAN_TDL2R_DATA2_Pos))
#define CAN_TDL2R_DATA2_7                     (((uint32_t)0x80 << CAN_TDL2R_DATA2_Pos))
#define CAN_TDL2R_DATA1_Pos                   ((uint32_t)8)                     /* DATA1 */
#define CAN_TDL2R_DATA1_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_TDL2R_DATA1                       CAN_TDL2R_DATA1_Mask
#define CAN_TDL2R_DATA1_0                     (((uint32_t)0x1 << CAN_TDL2R_DATA1_Pos))
#define CAN_TDL2R_DATA1_1                     (((uint32_t)0x2 << CAN_TDL2R_DATA1_Pos))
#define CAN_TDL2R_DATA1_2                     (((uint32_t)0x4 << CAN_TDL2R_DATA1_Pos))
#define CAN_TDL2R_DATA1_3                     (((uint32_t)0x8 << CAN_TDL2R_DATA1_Pos))
#define CAN_TDL2R_DATA1_4                     (((uint32_t)0x10 << CAN_TDL2R_DATA1_Pos))
#define CAN_TDL2R_DATA1_5                     (((uint32_t)0x20 << CAN_TDL2R_DATA1_Pos))
#define CAN_TDL2R_DATA1_6                     (((uint32_t)0x40 << CAN_TDL2R_DATA1_Pos))
#define CAN_TDL2R_DATA1_7                     (((uint32_t)0x80 << CAN_TDL2R_DATA1_Pos))
#define CAN_TDL2R_DATA0_Pos                   ((uint32_t)0)                     /* DATA0 */
#define CAN_TDL2R_DATA0_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_TDL2R_DATA0                       CAN_TDL2R_DATA0_Mask
#define CAN_TDL2R_DATA0_0                     (((uint32_t)0x1))
#define CAN_TDL2R_DATA0_1                     (((uint32_t)0x2))
#define CAN_TDL2R_DATA0_2                     (((uint32_t)0x4))
#define CAN_TDL2R_DATA0_3                     (((uint32_t)0x8))
#define CAN_TDL2R_DATA0_4                     (((uint32_t)0x10))
#define CAN_TDL2R_DATA0_5                     (((uint32_t)0x20))
#define CAN_TDL2R_DATA0_6                     (((uint32_t)0x40))
#define CAN_TDL2R_DATA0_7                     (((uint32_t)0x80))

/************************************* CAN->TDH2R  **************************************/
#define CAN_TDH2R_DATA7_Pos                   ((uint32_t)24)                    /* DATA7 */
#define CAN_TDH2R_DATA7_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_TDH2R_DATA7                       CAN_TDH2R_DATA7_Mask
#define CAN_TDH2R_DATA7_0                     (((uint32_t)0x1 << CAN_TDH2R_DATA7_Pos))
#define CAN_TDH2R_DATA7_1                     (((uint32_t)0x2 << CAN_TDH2R_DATA7_Pos))
#define CAN_TDH2R_DATA7_2                     (((uint32_t)0x4 << CAN_TDH2R_DATA7_Pos))
#define CAN_TDH2R_DATA7_3                     (((uint32_t)0x8 << CAN_TDH2R_DATA7_Pos))
#define CAN_TDH2R_DATA7_4                     (((uint32_t)0x10 << CAN_TDH2R_DATA7_Pos))
#define CAN_TDH2R_DATA7_5                     (((uint32_t)0x20 << CAN_TDH2R_DATA7_Pos))
#define CAN_TDH2R_DATA7_6                     (((uint32_t)0x40 << CAN_TDH2R_DATA7_Pos))
#define CAN_TDH2R_DATA7_7                     (((uint32_t)0x80 << CAN_TDH2R_DATA7_Pos))
#define CAN_TDH2R_DATA6_Pos                   ((uint32_t)16)                    /* DATA6 */
#define CAN_TDH2R_DATA6_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_TDH2R_DATA6                       CAN_TDH2R_DATA6_Mask
#define CAN_TDH2R_DATA6_0                     (((uint32_t)0x1 << CAN_TDH2R_DATA6_Pos))
#define CAN_TDH2R_DATA6_1                     (((uint32_t)0x2 << CAN_TDH2R_DATA6_Pos))
#define CAN_TDH2R_DATA6_2                     (((uint32_t)0x4 << CAN_TDH2R_DATA6_Pos))
#define CAN_TDH2R_DATA6_3                     (((uint32_t)0x8 << CAN_TDH2R_DATA6_Pos))
#define CAN_TDH2R_DATA6_4                     (((uint32_t)0x10 << CAN_TDH2R_DATA6_Pos))
#define CAN_TDH2R_DATA6_5                     (((uint32_t)0x20 << CAN_TDH2R_DATA6_Pos))
#define CAN_TDH2R_DATA6_6                     (((uint32_t)0x40 << CAN_TDH2R_DATA6_Pos))
#define CAN_TDH2R_DATA6_7                     (((uint32_t)0x80 << CAN_TDH2R_DATA6_Pos))
#define CAN_TDH2R_DATA5_Pos                   ((uint32_t)8)                     /* DATA5 */
#define CAN_TDH2R_DATA5_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_TDH2R_DATA5                       CAN_TDH2R_DATA5_Mask
#define CAN_TDH2R_DATA5_0                     (((uint32_t)0x1 << CAN_TDH2R_DATA5_Pos))
#define CAN_TDH2R_DATA5_1                     (((uint32_t)0x2 << CAN_TDH2R_DATA5_Pos))
#define CAN_TDH2R_DATA5_2                     (((uint32_t)0x4 << CAN_TDH2R_DATA5_Pos))
#define CAN_TDH2R_DATA5_3                     (((uint32_t)0x8 << CAN_TDH2R_DATA5_Pos))
#define CAN_TDH2R_DATA5_4                     (((uint32_t)0x10 << CAN_TDH2R_DATA5_Pos))
#define CAN_TDH2R_DATA5_5                     (((uint32_t)0x20 << CAN_TDH2R_DATA5_Pos))
#define CAN_TDH2R_DATA5_6                     (((uint32_t)0x40 << CAN_TDH2R_DATA5_Pos))
#define CAN_TDH2R_DATA5_7                     (((uint32_t)0x80 << CAN_TDH2R_DATA5_Pos))
#define CAN_TDH2R_DATA4_Pos                   ((uint32_t)0)                     /* DATA4 */
#define CAN_TDH2R_DATA4_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_TDH2R_DATA4                       CAN_TDH2R_DATA4_Mask
#define CAN_TDH2R_DATA4_0                     (((uint32_t)0x1))
#define CAN_TDH2R_DATA4_1                     (((uint32_t)0x2))
#define CAN_TDH2R_DATA4_2                     (((uint32_t)0x4))
#define CAN_TDH2R_DATA4_3                     (((uint32_t)0x8))
#define CAN_TDH2R_DATA4_4                     (((uint32_t)0x10))
#define CAN_TDH2R_DATA4_5                     (((uint32_t)0x20))
#define CAN_TDH2R_DATA4_6                     (((uint32_t)0x40))
#define CAN_TDH2R_DATA4_7                     (((uint32_t)0x80))

/************************************* CAN->RI0R  ***************************************/
#define CAN_RI0R_STID_Pos                     ((uint32_t)21)                    /* STID */
#define CAN_RI0R_STID_Mask                    (((uint32_t)0x07FF) << 21)
#define CAN_RI0R_STID                         CAN_RI0R_STID_Mask
#define CAN_RI0R_STID_0                       (((uint32_t)0x1 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_1                       (((uint32_t)0x2 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_2                       (((uint32_t)0x4 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_3                       (((uint32_t)0x8 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_4                       (((uint32_t)0x10 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_5                       (((uint32_t)0x20 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_6                       (((uint32_t)0x40 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_7                       (((uint32_t)0x80 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_8                       (((uint32_t)0x100 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_9                       (((uint32_t)0x200 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_STID_10                      (((uint32_t)0x400 << CAN_RI0R_STID_Pos))
#define CAN_RI0R_EXID_Pos                     ((uint32_t)3)                     /* EXID */
#define CAN_RI0R_EXID_Mask                    (((uint32_t)0x03FFFF) << 3)
#define CAN_RI0R_EXID                         CAN_RI0R_EXID_Mask
#define CAN_RI0R_IDE_Pos                      ((uint32_t)2)                     /* IDE */
#define CAN_RI0R_IDE_Mask                     (((uint32_t)0x01) << 2)
#define CAN_RI0R_IDE                          CAN_RI0R_IDE_Mask
#define CAN_RI0R_RTR_Pos                      ((uint32_t)1)                     /* RTR */
#define CAN_RI0R_RTR_Mask                     (((uint32_t)0x01) << 1)
#define CAN_RI0R_RTR                          CAN_RI0R_RTR_Mask

/************************************* CAN->RDT0R  **************************************/
#define CAN_RDT0R_TIME_Pos                    ((uint32_t)16)                    /* TIME */
#define CAN_RDT0R_TIME_Mask                   (((uint32_t)0xFFFF) << 16)
#define CAN_RDT0R_TIME                        CAN_RDT0R_TIME_Mask
#define CAN_RDT0R_FMI_Pos                     ((uint32_t)8)                     /* FMI */
#define CAN_RDT0R_FMI_Mask                    (((uint32_t)0xFF) << 8)
#define CAN_RDT0R_FMI                         CAN_RDT0R_FMI_Mask
#define CAN_RDT0R_FMI_0                       (((uint32_t)0x1 << CAN_RDT0R_FMI_Pos))
#define CAN_RDT0R_FMI_1                       (((uint32_t)0x2 << CAN_RDT0R_FMI_Pos))
#define CAN_RDT0R_FMI_2                       (((uint32_t)0x4 << CAN_RDT0R_FMI_Pos))
#define CAN_RDT0R_FMI_3                       (((uint32_t)0x8 << CAN_RDT0R_FMI_Pos))
#define CAN_RDT0R_FMI_4                       (((uint32_t)0x10 << CAN_RDT0R_FMI_Pos))
#define CAN_RDT0R_FMI_5                       (((uint32_t)0x20 << CAN_RDT0R_FMI_Pos))
#define CAN_RDT0R_FMI_6                       (((uint32_t)0x40 << CAN_RDT0R_FMI_Pos))
#define CAN_RDT0R_FMI_7                       (((uint32_t)0x80 << CAN_RDT0R_FMI_Pos))
#define CAN_RDT0R_DLC_Pos                     ((uint32_t)0)                     /* DLC */
#define CAN_RDT0R_DLC_Mask                    (((uint32_t)0x0F) << 0)
#define CAN_RDT0R_DLC                         CAN_RDT0R_DLC_Mask
#define CAN_RDT0R_DLC_0                       (((uint32_t)0x1))
#define CAN_RDT0R_DLC_1                       (((uint32_t)0x2))
#define CAN_RDT0R_DLC_2                       (((uint32_t)0x4))
#define CAN_RDT0R_DLC_3                       (((uint32_t)0x8))

/************************************* CAN->RDL0R  **************************************/
#define CAN_RDL0R_DATA3_Pos                   ((uint32_t)24)                    /* DATA3 */
#define CAN_RDL0R_DATA3_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_RDL0R_DATA3                       CAN_RDL0R_DATA3_Mask
#define CAN_RDL0R_DATA3_0                     (((uint32_t)0x1 << CAN_RDL0R_DATA3_Pos))
#define CAN_RDL0R_DATA3_1                     (((uint32_t)0x2 << CAN_RDL0R_DATA3_Pos))
#define CAN_RDL0R_DATA3_2                     (((uint32_t)0x4 << CAN_RDL0R_DATA3_Pos))
#define CAN_RDL0R_DATA3_3                     (((uint32_t)0x8 << CAN_RDL0R_DATA3_Pos))
#define CAN_RDL0R_DATA3_4                     (((uint32_t)0x10 << CAN_RDL0R_DATA3_Pos))
#define CAN_RDL0R_DATA3_5                     (((uint32_t)0x20 << CAN_RDL0R_DATA3_Pos))
#define CAN_RDL0R_DATA3_6                     (((uint32_t)0x40 << CAN_RDL0R_DATA3_Pos))
#define CAN_RDL0R_DATA3_7                     (((uint32_t)0x80 << CAN_RDL0R_DATA3_Pos))
#define CAN_RDL0R_DATA2_Pos                   ((uint32_t)16)                    /* DATA2 */
#define CAN_RDL0R_DATA2_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_RDL0R_DATA2                       CAN_RDL0R_DATA2_Mask
#define CAN_RDL0R_DATA2_0                     (((uint32_t)0x1 << CAN_RDL0R_DATA2_Pos))
#define CAN_RDL0R_DATA2_1                     (((uint32_t)0x2 << CAN_RDL0R_DATA2_Pos))
#define CAN_RDL0R_DATA2_2                     (((uint32_t)0x4 << CAN_RDL0R_DATA2_Pos))
#define CAN_RDL0R_DATA2_3                     (((uint32_t)0x8 << CAN_RDL0R_DATA2_Pos))
#define CAN_RDL0R_DATA2_4                     (((uint32_t)0x10 << CAN_RDL0R_DATA2_Pos))
#define CAN_RDL0R_DATA2_5                     (((uint32_t)0x20 << CAN_RDL0R_DATA2_Pos))
#define CAN_RDL0R_DATA2_6                     (((uint32_t)0x40 << CAN_RDL0R_DATA2_Pos))
#define CAN_RDL0R_DATA2_7                     (((uint32_t)0x80 << CAN_RDL0R_DATA2_Pos))
#define CAN_RDL0R_DATA1_Pos                   ((uint32_t)8)                     /* DATA1 */
#define CAN_RDL0R_DATA1_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_RDL0R_DATA1                       CAN_RDL0R_DATA1_Mask
#define CAN_RDL0R_DATA1_0                     (((uint32_t)0x1 << CAN_RDL0R_DATA1_Pos))
#define CAN_RDL0R_DATA1_1                     (((uint32_t)0x2 << CAN_RDL0R_DATA1_Pos))
#define CAN_RDL0R_DATA1_2                     (((uint32_t)0x4 << CAN_RDL0R_DATA1_Pos))
#define CAN_RDL0R_DATA1_3                     (((uint32_t)0x8 << CAN_RDL0R_DATA1_Pos))
#define CAN_RDL0R_DATA1_4                     (((uint32_t)0x10 << CAN_RDL0R_DATA1_Pos))
#define CAN_RDL0R_DATA1_5                     (((uint32_t)0x20 << CAN_RDL0R_DATA1_Pos))
#define CAN_RDL0R_DATA1_6                     (((uint32_t)0x40 << CAN_RDL0R_DATA1_Pos))
#define CAN_RDL0R_DATA1_7                     (((uint32_t)0x80 << CAN_RDL0R_DATA1_Pos))
#define CAN_RDL0R_DATA0_Pos                   ((uint32_t)0)                     /* DATA0 */
#define CAN_RDL0R_DATA0_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_RDL0R_DATA0                       CAN_RDL0R_DATA0_Mask
#define CAN_RDL0R_DATA0_0                     (((uint32_t)0x1))
#define CAN_RDL0R_DATA0_1                     (((uint32_t)0x2))
#define CAN_RDL0R_DATA0_2                     (((uint32_t)0x4))
#define CAN_RDL0R_DATA0_3                     (((uint32_t)0x8))
#define CAN_RDL0R_DATA0_4                     (((uint32_t)0x10))
#define CAN_RDL0R_DATA0_5                     (((uint32_t)0x20))
#define CAN_RDL0R_DATA0_6                     (((uint32_t)0x40))
#define CAN_RDL0R_DATA0_7                     (((uint32_t)0x80))

/************************************* CAN->RDH0R  **************************************/
#define CAN_RDH0R_DATA7_Pos                   ((uint32_t)24)                    /* DATA7 */
#define CAN_RDH0R_DATA7_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_RDH0R_DATA7                       CAN_RDH0R_DATA7_Mask
#define CAN_RDH0R_DATA7_0                     (((uint32_t)0x1 << CAN_RDH0R_DATA7_Pos))
#define CAN_RDH0R_DATA7_1                     (((uint32_t)0x2 << CAN_RDH0R_DATA7_Pos))
#define CAN_RDH0R_DATA7_2                     (((uint32_t)0x4 << CAN_RDH0R_DATA7_Pos))
#define CAN_RDH0R_DATA7_3                     (((uint32_t)0x8 << CAN_RDH0R_DATA7_Pos))
#define CAN_RDH0R_DATA7_4                     (((uint32_t)0x10 << CAN_RDH0R_DATA7_Pos))
#define CAN_RDH0R_DATA7_5                     (((uint32_t)0x20 << CAN_RDH0R_DATA7_Pos))
#define CAN_RDH0R_DATA7_6                     (((uint32_t)0x40 << CAN_RDH0R_DATA7_Pos))
#define CAN_RDH0R_DATA7_7                     (((uint32_t)0x80 << CAN_RDH0R_DATA7_Pos))
#define CAN_RDH0R_DATA6_Pos                   ((uint32_t)16)                    /* DATA6 */
#define CAN_RDH0R_DATA6_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_RDH0R_DATA6                       CAN_RDH0R_DATA6_Mask
#define CAN_RDH0R_DATA6_0                     (((uint32_t)0x1 << CAN_RDH0R_DATA6_Pos))
#define CAN_RDH0R_DATA6_1                     (((uint32_t)0x2 << CAN_RDH0R_DATA6_Pos))
#define CAN_RDH0R_DATA6_2                     (((uint32_t)0x4 << CAN_RDH0R_DATA6_Pos))
#define CAN_RDH0R_DATA6_3                     (((uint32_t)0x8 << CAN_RDH0R_DATA6_Pos))
#define CAN_RDH0R_DATA6_4                     (((uint32_t)0x10 << CAN_RDH0R_DATA6_Pos))
#define CAN_RDH0R_DATA6_5                     (((uint32_t)0x20 << CAN_RDH0R_DATA6_Pos))
#define CAN_RDH0R_DATA6_6                     (((uint32_t)0x40 << CAN_RDH0R_DATA6_Pos))
#define CAN_RDH0R_DATA6_7                     (((uint32_t)0x80 << CAN_RDH0R_DATA6_Pos))
#define CAN_RDH0R_DATA5_Pos                   ((uint32_t)8)                     /* DATA5 */
#define CAN_RDH0R_DATA5_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_RDH0R_DATA5                       CAN_RDH0R_DATA5_Mask
#define CAN_RDH0R_DATA5_0                     (((uint32_t)0x1 << CAN_RDH0R_DATA5_Pos))
#define CAN_RDH0R_DATA5_1                     (((uint32_t)0x2 << CAN_RDH0R_DATA5_Pos))
#define CAN_RDH0R_DATA5_2                     (((uint32_t)0x4 << CAN_RDH0R_DATA5_Pos))
#define CAN_RDH0R_DATA5_3                     (((uint32_t)0x8 << CAN_RDH0R_DATA5_Pos))
#define CAN_RDH0R_DATA5_4                     (((uint32_t)0x10 << CAN_RDH0R_DATA5_Pos))
#define CAN_RDH0R_DATA5_5                     (((uint32_t)0x20 << CAN_RDH0R_DATA5_Pos))
#define CAN_RDH0R_DATA5_6                     (((uint32_t)0x40 << CAN_RDH0R_DATA5_Pos))
#define CAN_RDH0R_DATA5_7                     (((uint32_t)0x80 << CAN_RDH0R_DATA5_Pos))
#define CAN_RDH0R_DATA4_Pos                   ((uint32_t)0)                     /* DATA4 */
#define CAN_RDH0R_DATA4_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_RDH0R_DATA4                       CAN_RDH0R_DATA4_Mask
#define CAN_RDH0R_DATA4_0                     (((uint32_t)0x1))
#define CAN_RDH0R_DATA4_1                     (((uint32_t)0x2))
#define CAN_RDH0R_DATA4_2                     (((uint32_t)0x4))
#define CAN_RDH0R_DATA4_3                     (((uint32_t)0x8))
#define CAN_RDH0R_DATA4_4                     (((uint32_t)0x10))
#define CAN_RDH0R_DATA4_5                     (((uint32_t)0x20))
#define CAN_RDH0R_DATA4_6                     (((uint32_t)0x40))
#define CAN_RDH0R_DATA4_7                     (((uint32_t)0x80))

/************************************* CAN->RI1R  ***************************************/
#define CAN_RI1R_STID_Pos                     ((uint32_t)21)                    /* STID */
#define CAN_RI1R_STID_Mask                    (((uint32_t)0x07FF) << 21)
#define CAN_RI1R_STID                         CAN_RI1R_STID_Mask
#define CAN_RI1R_STID_0                       (((uint32_t)0x1 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_1                       (((uint32_t)0x2 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_2                       (((uint32_t)0x4 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_3                       (((uint32_t)0x8 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_4                       (((uint32_t)0x10 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_5                       (((uint32_t)0x20 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_6                       (((uint32_t)0x40 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_7                       (((uint32_t)0x80 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_8                       (((uint32_t)0x100 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_9                       (((uint32_t)0x200 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_STID_10                      (((uint32_t)0x400 << CAN_RI1R_STID_Pos))
#define CAN_RI1R_EXID_Pos                     ((uint32_t)3)                     /* EXID */
#define CAN_RI1R_EXID_Mask                    (((uint32_t)0x03FFFF) << 3)
#define CAN_RI1R_EXID                         CAN_RI1R_EXID_Mask
#define CAN_RI1R_IDE_Pos                      ((uint32_t)2)                     /* IDE */
#define CAN_RI1R_IDE_Mask                     (((uint32_t)0x01) << 2)
#define CAN_RI1R_IDE                          CAN_RI1R_IDE_Mask
#define CAN_RI1R_RTR_Pos                      ((uint32_t)1)                     /* RTR */
#define CAN_RI1R_RTR_Mask                     (((uint32_t)0x01) << 1)
#define CAN_RI1R_RTR                          CAN_RI1R_RTR_Mask

/************************************* CAN->RDT1R  **************************************/
#define CAN_RDT1R_TIME_Pos                    ((uint32_t)16)                    /* TIME */
#define CAN_RDT1R_TIME_Mask                   (((uint32_t)0xFFFF) << 16)
#define CAN_RDT1R_TIME                        CAN_RDT1R_TIME_Mask
#define CAN_RDT1R_FMI_Pos                     ((uint32_t)8)                     /* FMI */
#define CAN_RDT1R_FMI_Mask                    (((uint32_t)0xFF) << 8)
#define CAN_RDT1R_FMI                         CAN_RDT1R_FMI_Mask
#define CAN_RDT1R_FMI_0                       (((uint32_t)0x1 << CAN_RDT1R_FMI_Pos))
#define CAN_RDT1R_FMI_1                       (((uint32_t)0x2 << CAN_RDT1R_FMI_Pos))
#define CAN_RDT1R_FMI_2                       (((uint32_t)0x4 << CAN_RDT1R_FMI_Pos))
#define CAN_RDT1R_FMI_3                       (((uint32_t)0x8 << CAN_RDT1R_FMI_Pos))
#define CAN_RDT1R_FMI_4                       (((uint32_t)0x10 << CAN_RDT1R_FMI_Pos))
#define CAN_RDT1R_FMI_5                       (((uint32_t)0x20 << CAN_RDT1R_FMI_Pos))
#define CAN_RDT1R_FMI_6                       (((uint32_t)0x40 << CAN_RDT1R_FMI_Pos))
#define CAN_RDT1R_FMI_7                       (((uint32_t)0x80 << CAN_RDT1R_FMI_Pos))
#define CAN_RDT1R_DLC_Pos                     ((uint32_t)0)                     /* DLC */
#define CAN_RDT1R_DLC_Mask                    (((uint32_t)0x0F) << 0)
#define CAN_RDT1R_DLC                         CAN_RDT1R_DLC_Mask
#define CAN_RDT1R_DLC_0                       (((uint32_t)0x1))
#define CAN_RDT1R_DLC_1                       (((uint32_t)0x2))
#define CAN_RDT1R_DLC_2                       (((uint32_t)0x4))
#define CAN_RDT1R_DLC_3                       (((uint32_t)0x8))

/************************************* CAN->RDL1R  **************************************/
#define CAN_RDL1R_DATA3_Pos                   ((uint32_t)24)                    /* DATA3 */
#define CAN_RDL1R_DATA3_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_RDL1R_DATA3                       CAN_RDL1R_DATA3_Mask
#define CAN_RDL1R_DATA3_0                     (((uint32_t)0x1 << CAN_RDL1R_DATA3_Pos))
#define CAN_RDL1R_DATA3_1                     (((uint32_t)0x2 << CAN_RDL1R_DATA3_Pos))
#define CAN_RDL1R_DATA3_2                     (((uint32_t)0x4 << CAN_RDL1R_DATA3_Pos))
#define CAN_RDL1R_DATA3_3                     (((uint32_t)0x8 << CAN_RDL1R_DATA3_Pos))
#define CAN_RDL1R_DATA3_4                     (((uint32_t)0x10 << CAN_RDL1R_DATA3_Pos))
#define CAN_RDL1R_DATA3_5                     (((uint32_t)0x20 << CAN_RDL1R_DATA3_Pos))
#define CAN_RDL1R_DATA3_6                     (((uint32_t)0x40 << CAN_RDL1R_DATA3_Pos))
#define CAN_RDL1R_DATA3_7                     (((uint32_t)0x80 << CAN_RDL1R_DATA3_Pos))
#define CAN_RDL1R_DATA2_Pos                   ((uint32_t)16)                    /* DATA2 */
#define CAN_RDL1R_DATA2_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_RDL1R_DATA2                       CAN_RDL1R_DATA2_Mask
#define CAN_RDL1R_DATA2_0                     (((uint32_t)0x1 << CAN_RDL1R_DATA2_Pos))
#define CAN_RDL1R_DATA2_1                     (((uint32_t)0x2 << CAN_RDL1R_DATA2_Pos))
#define CAN_RDL1R_DATA2_2                     (((uint32_t)0x4 << CAN_RDL1R_DATA2_Pos))
#define CAN_RDL1R_DATA2_3                     (((uint32_t)0x8 << CAN_RDL1R_DATA2_Pos))
#define CAN_RDL1R_DATA2_4                     (((uint32_t)0x10 << CAN_RDL1R_DATA2_Pos))
#define CAN_RDL1R_DATA2_5                     (((uint32_t)0x20 << CAN_RDL1R_DATA2_Pos))
#define CAN_RDL1R_DATA2_6                     (((uint32_t)0x40 << CAN_RDL1R_DATA2_Pos))
#define CAN_RDL1R_DATA2_7                     (((uint32_t)0x80 << CAN_RDL1R_DATA2_Pos))
#define CAN_RDL1R_DATA1_Pos                   ((uint32_t)8)                     /* DATA1 */
#define CAN_RDL1R_DATA1_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_RDL1R_DATA1                       CAN_RDL1R_DATA1_Mask
#define CAN_RDL1R_DATA1_0                     (((uint32_t)0x1 << CAN_RDL1R_DATA1_Pos))
#define CAN_RDL1R_DATA1_1                     (((uint32_t)0x2 << CAN_RDL1R_DATA1_Pos))
#define CAN_RDL1R_DATA1_2                     (((uint32_t)0x4 << CAN_RDL1R_DATA1_Pos))
#define CAN_RDL1R_DATA1_3                     (((uint32_t)0x8 << CAN_RDL1R_DATA1_Pos))
#define CAN_RDL1R_DATA1_4                     (((uint32_t)0x10 << CAN_RDL1R_DATA1_Pos))
#define CAN_RDL1R_DATA1_5                     (((uint32_t)0x20 << CAN_RDL1R_DATA1_Pos))
#define CAN_RDL1R_DATA1_6                     (((uint32_t)0x40 << CAN_RDL1R_DATA1_Pos))
#define CAN_RDL1R_DATA1_7                     (((uint32_t)0x80 << CAN_RDL1R_DATA1_Pos))
#define CAN_RDL1R_DATA0_Pos                   ((uint32_t)0)                     /* DATA0 */
#define CAN_RDL1R_DATA0_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_RDL1R_DATA0                       CAN_RDL1R_DATA0_Mask
#define CAN_RDL1R_DATA0_0                     (((uint32_t)0x1))
#define CAN_RDL1R_DATA0_1                     (((uint32_t)0x2))
#define CAN_RDL1R_DATA0_2                     (((uint32_t)0x4))
#define CAN_RDL1R_DATA0_3                     (((uint32_t)0x8))
#define CAN_RDL1R_DATA0_4                     (((uint32_t)0x10))
#define CAN_RDL1R_DATA0_5                     (((uint32_t)0x20))
#define CAN_RDL1R_DATA0_6                     (((uint32_t)0x40))
#define CAN_RDL1R_DATA0_7                     (((uint32_t)0x80))

/************************************* CAN->RDH1R  **************************************/
#define CAN_RDH1R_DATA7_Pos                   ((uint32_t)24)                    /* DATA7 */
#define CAN_RDH1R_DATA7_Mask                  (((uint32_t)0xFF) << 24)
#define CAN_RDH1R_DATA7                       CAN_RDH1R_DATA7_Mask
#define CAN_RDH1R_DATA7_0                     (((uint32_t)0x1 << CAN_RDH1R_DATA7_Pos))
#define CAN_RDH1R_DATA7_1                     (((uint32_t)0x2 << CAN_RDH1R_DATA7_Pos))
#define CAN_RDH1R_DATA7_2                     (((uint32_t)0x4 << CAN_RDH1R_DATA7_Pos))
#define CAN_RDH1R_DATA7_3                     (((uint32_t)0x8 << CAN_RDH1R_DATA7_Pos))
#define CAN_RDH1R_DATA7_4                     (((uint32_t)0x10 << CAN_RDH1R_DATA7_Pos))
#define CAN_RDH1R_DATA7_5                     (((uint32_t)0x20 << CAN_RDH1R_DATA7_Pos))
#define CAN_RDH1R_DATA7_6                     (((uint32_t)0x40 << CAN_RDH1R_DATA7_Pos))
#define CAN_RDH1R_DATA7_7                     (((uint32_t)0x80 << CAN_RDH1R_DATA7_Pos))
#define CAN_RDH1R_DATA6_Pos                   ((uint32_t)16)                    /* DATA6 */
#define CAN_RDH1R_DATA6_Mask                  (((uint32_t)0xFF) << 16)
#define CAN_RDH1R_DATA6                       CAN_RDH1R_DATA6_Mask
#define CAN_RDH1R_DATA6_0                     (((uint32_t)0x1 << CAN_RDH1R_DATA6_Pos))
#define CAN_RDH1R_DATA6_1                     (((uint32_t)0x2 << CAN_RDH1R_DATA6_Pos))
#define CAN_RDH1R_DATA6_2                     (((uint32_t)0x4 << CAN_RDH1R_DATA6_Pos))
#define CAN_RDH1R_DATA6_3                     (((uint32_t)0x8 << CAN_RDH1R_DATA6_Pos))
#define CAN_RDH1R_DATA6_4                     (((uint32_t)0x10 << CAN_RDH1R_DATA6_Pos))
#define CAN_RDH1R_DATA6_5                     (((uint32_t)0x20 << CAN_RDH1R_DATA6_Pos))
#define CAN_RDH1R_DATA6_6                     (((uint32_t)0x40 << CAN_RDH1R_DATA6_Pos))
#define CAN_RDH1R_DATA6_7                     (((uint32_t)0x80 << CAN_RDH1R_DATA6_Pos))
#define CAN_RDH1R_DATA5_Pos                   ((uint32_t)8)                     /* DATA5 */
#define CAN_RDH1R_DATA5_Mask                  (((uint32_t)0xFF) << 8)
#define CAN_RDH1R_DATA5                       CAN_RDH1R_DATA5_Mask
#define CAN_RDH1R_DATA5_0                     (((uint32_t)0x1 << CAN_RDH1R_DATA5_Pos))
#define CAN_RDH1R_DATA5_1                     (((uint32_t)0x2 << CAN_RDH1R_DATA5_Pos))
#define CAN_RDH1R_DATA5_2                     (((uint32_t)0x4 << CAN_RDH1R_DATA5_Pos))
#define CAN_RDH1R_DATA5_3                     (((uint32_t)0x8 << CAN_RDH1R_DATA5_Pos))
#define CAN_RDH1R_DATA5_4                     (((uint32_t)0x10 << CAN_RDH1R_DATA5_Pos))
#define CAN_RDH1R_DATA5_5                     (((uint32_t)0x20 << CAN_RDH1R_DATA5_Pos))
#define CAN_RDH1R_DATA5_6                     (((uint32_t)0x40 << CAN_RDH1R_DATA5_Pos))
#define CAN_RDH1R_DATA5_7                     (((uint32_t)0x80 << CAN_RDH1R_DATA5_Pos))
#define CAN_RDH1R_DATA4_Pos                   ((uint32_t)0)                     /* DATA4 */
#define CAN_RDH1R_DATA4_Mask                  (((uint32_t)0xFF) << 0)
#define CAN_RDH1R_DATA4                       CAN_RDH1R_DATA4_Mask
#define CAN_RDH1R_DATA4_0                     (((uint32_t)0x1))
#define CAN_RDH1R_DATA4_1                     (((uint32_t)0x2))
#define CAN_RDH1R_DATA4_2                     (((uint32_t)0x4))
#define CAN_RDH1R_DATA4_3                     (((uint32_t)0x8))
#define CAN_RDH1R_DATA4_4                     (((uint32_t)0x10))
#define CAN_RDH1R_DATA4_5                     (((uint32_t)0x20))
#define CAN_RDH1R_DATA4_6                     (((uint32_t)0x40))
#define CAN_RDH1R_DATA4_7                     (((uint32_t)0x80))

/************************************** CAN->FMR  ***************************************/
#define CAN_FMR_FINIT_Pos                     ((uint32_t)0)                     /* FINIT */
#define CAN_FMR_FINIT_Mask                    (((uint32_t)0x01) << 0)
#define CAN_FMR_FINIT                         CAN_FMR_FINIT_Mask

/************************************* CAN->FM1R  ***************************************/
#define CAN_FM1R_FBM0_Pos                     ((uint32_t)0)                     /* Filter mode */
#define CAN_FM1R_FBM0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_FM1R_FBM0                         CAN_FM1R_FBM0_Mask
#define CAN_FM1R_FBM1_Pos                     ((uint32_t)1)                     /* Filter mode */
#define CAN_FM1R_FBM1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_FM1R_FBM1                         CAN_FM1R_FBM1_Mask
#define CAN_FM1R_FBM2_Pos                     ((uint32_t)2)                     /* Filter mode */
#define CAN_FM1R_FBM2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_FM1R_FBM2                         CAN_FM1R_FBM2_Mask
#define CAN_FM1R_FBM3_Pos                     ((uint32_t)3)                     /* Filter mode */
#define CAN_FM1R_FBM3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_FM1R_FBM3                         CAN_FM1R_FBM3_Mask
#define CAN_FM1R_FBM4_Pos                     ((uint32_t)4)                     /* Filter mode */
#define CAN_FM1R_FBM4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_FM1R_FBM4                         CAN_FM1R_FBM4_Mask
#define CAN_FM1R_FBM5_Pos                     ((uint32_t)5)                     /* Filter mode */
#define CAN_FM1R_FBM5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_FM1R_FBM5                         CAN_FM1R_FBM5_Mask
#define CAN_FM1R_FBM6_Pos                     ((uint32_t)6)                     /* Filter mode */
#define CAN_FM1R_FBM6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_FM1R_FBM6                         CAN_FM1R_FBM6_Mask
#define CAN_FM1R_FBM7_Pos                     ((uint32_t)7)                     /* Filter mode */
#define CAN_FM1R_FBM7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_FM1R_FBM7                         CAN_FM1R_FBM7_Mask
#define CAN_FM1R_FBM8_Pos                     ((uint32_t)8)                     /* Filter mode */
#define CAN_FM1R_FBM8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_FM1R_FBM8                         CAN_FM1R_FBM8_Mask
#define CAN_FM1R_FBM9_Pos                     ((uint32_t)9)                     /* Filter mode */
#define CAN_FM1R_FBM9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_FM1R_FBM9                         CAN_FM1R_FBM9_Mask
#define CAN_FM1R_FBM10_Pos                    ((uint32_t)10)                    /* Filter mode */
#define CAN_FM1R_FBM10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_FM1R_FBM10                        CAN_FM1R_FBM10_Mask
#define CAN_FM1R_FBM11_Pos                    ((uint32_t)11)                    /* Filter mode */
#define CAN_FM1R_FBM11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_FM1R_FBM11                        CAN_FM1R_FBM11_Mask
#define CAN_FM1R_FBM12_Pos                    ((uint32_t)12)                    /* Filter mode */
#define CAN_FM1R_FBM12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_FM1R_FBM12                        CAN_FM1R_FBM12_Mask
#define CAN_FM1R_FBM13_Pos                    ((uint32_t)13)                    /* Filter mode */
#define CAN_FM1R_FBM13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_FM1R_FBM13                        CAN_FM1R_FBM13_Mask

/************************************* CAN->FS1R  ***************************************/
#define CAN_FS1R_FSC0_Pos                     ((uint32_t)0)                     /* Filter scale configuration */
#define CAN_FS1R_FSC0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_FS1R_FSC0                         CAN_FS1R_FSC0_Mask
#define CAN_FS1R_FSC1_Pos                     ((uint32_t)1)                     /* Filter scale configuration */
#define CAN_FS1R_FSC1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_FS1R_FSC1                         CAN_FS1R_FSC1_Mask
#define CAN_FS1R_FSC2_Pos                     ((uint32_t)2)                     /* Filter scale configuration */
#define CAN_FS1R_FSC2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_FS1R_FSC2                         CAN_FS1R_FSC2_Mask
#define CAN_FS1R_FSC3_Pos                     ((uint32_t)3)                     /* Filter scale configuration */
#define CAN_FS1R_FSC3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_FS1R_FSC3                         CAN_FS1R_FSC3_Mask
#define CAN_FS1R_FSC4_Pos                     ((uint32_t)4)                     /* Filter scale configuration */
#define CAN_FS1R_FSC4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_FS1R_FSC4                         CAN_FS1R_FSC4_Mask
#define CAN_FS1R_FSC5_Pos                     ((uint32_t)5)                     /* Filter scale configuration */
#define CAN_FS1R_FSC5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_FS1R_FSC5                         CAN_FS1R_FSC5_Mask
#define CAN_FS1R_FSC6_Pos                     ((uint32_t)6)                     /* Filter scale configuration */
#define CAN_FS1R_FSC6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_FS1R_FSC6                         CAN_FS1R_FSC6_Mask
#define CAN_FS1R_FSC7_Pos                     ((uint32_t)7)                     /* Filter scale configuration */
#define CAN_FS1R_FSC7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_FS1R_FSC7                         CAN_FS1R_FSC7_Mask
#define CAN_FS1R_FSC8_Pos                     ((uint32_t)8)                     /* Filter scale configuration */
#define CAN_FS1R_FSC8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_FS1R_FSC8                         CAN_FS1R_FSC8_Mask
#define CAN_FS1R_FSC9_Pos                     ((uint32_t)9)                     /* Filter scale configuration */
#define CAN_FS1R_FSC9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_FS1R_FSC9                         CAN_FS1R_FSC9_Mask
#define CAN_FS1R_FSC10_Pos                    ((uint32_t)10)                    /* Filter scale configuration */
#define CAN_FS1R_FSC10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_FS1R_FSC10                        CAN_FS1R_FSC10_Mask
#define CAN_FS1R_FSC11_Pos                    ((uint32_t)11)                    /* Filter scale configuration */
#define CAN_FS1R_FSC11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_FS1R_FSC11                        CAN_FS1R_FSC11_Mask
#define CAN_FS1R_FSC12_Pos                    ((uint32_t)12)                    /* Filter scale configuration */
#define CAN_FS1R_FSC12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_FS1R_FSC12                        CAN_FS1R_FSC12_Mask
#define CAN_FS1R_FSC13_Pos                    ((uint32_t)13)                    /* Filter scale configuration */
#define CAN_FS1R_FSC13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_FS1R_FSC13                        CAN_FS1R_FSC13_Mask

/************************************* CAN->FFA1R  **************************************/
#define CAN_FFA1R_FFA0_Pos                    ((uint32_t)0)                     /* Filter FIFO assignment for filter 0 */
#define CAN_FFA1R_FFA0_Mask                   (((uint32_t)0x01) << 0)
#define CAN_FFA1R_FFA0                        CAN_FFA1R_FFA0_Mask
#define CAN_FFA1R_FFA1_Pos                    ((uint32_t)1)                     /* Filter FIFO assignment for filter 1 */
#define CAN_FFA1R_FFA1_Mask                   (((uint32_t)0x01) << 1)
#define CAN_FFA1R_FFA1                        CAN_FFA1R_FFA1_Mask
#define CAN_FFA1R_FFA2_Pos                    ((uint32_t)2)                     /* Filter FIFO assignment for filter 2 */
#define CAN_FFA1R_FFA2_Mask                   (((uint32_t)0x01) << 2)
#define CAN_FFA1R_FFA2                        CAN_FFA1R_FFA2_Mask
#define CAN_FFA1R_FFA3_Pos                    ((uint32_t)3)                     /* Filter FIFO assignment for filter 3 */
#define CAN_FFA1R_FFA3_Mask                   (((uint32_t)0x01) << 3)
#define CAN_FFA1R_FFA3                        CAN_FFA1R_FFA3_Mask
#define CAN_FFA1R_FFA4_Pos                    ((uint32_t)4)                     /* Filter FIFO assignment for filter 4 */
#define CAN_FFA1R_FFA4_Mask                   (((uint32_t)0x01) << 4)
#define CAN_FFA1R_FFA4                        CAN_FFA1R_FFA4_Mask
#define CAN_FFA1R_FFA5_Pos                    ((uint32_t)5)                     /* Filter FIFO assignment for filter 5 */
#define CAN_FFA1R_FFA5_Mask                   (((uint32_t)0x01) << 5)
#define CAN_FFA1R_FFA5                        CAN_FFA1R_FFA5_Mask
#define CAN_FFA1R_FFA6_Pos                    ((uint32_t)6)                     /* Filter FIFO assignment for filter 6 */
#define CAN_FFA1R_FFA6_Mask                   (((uint32_t)0x01) << 6)
#define CAN_FFA1R_FFA6                        CAN_FFA1R_FFA6_Mask
#define CAN_FFA1R_FFA7_Pos                    ((uint32_t)7)                     /* Filter FIFO assignment for filter 7 */
#define CAN_FFA1R_FFA7_Mask                   (((uint32_t)0x01) << 7)
#define CAN_FFA1R_FFA7                        CAN_FFA1R_FFA7_Mask
#define CAN_FFA1R_FFA8_Pos                    ((uint32_t)8)                     /* Filter FIFO assignment for filter 8 */
#define CAN_FFA1R_FFA8_Mask                   (((uint32_t)0x01) << 8)
#define CAN_FFA1R_FFA8                        CAN_FFA1R_FFA8_Mask
#define CAN_FFA1R_FFA9_Pos                    ((uint32_t)9)                     /* Filter FIFO assignment for filter 9 */
#define CAN_FFA1R_FFA9_Mask                   (((uint32_t)0x01) << 9)
#define CAN_FFA1R_FFA9                        CAN_FFA1R_FFA9_Mask
#define CAN_FFA1R_FFA10_Pos                   ((uint32_t)10)                    /* Filter FIFO assignment for filter 10 */
#define CAN_FFA1R_FFA10_Mask                  (((uint32_t)0x01) << 10)
#define CAN_FFA1R_FFA10                       CAN_FFA1R_FFA10_Mask
#define CAN_FFA1R_FFA11_Pos                   ((uint32_t)11)                    /* Filter FIFO assignment for filter 11 */
#define CAN_FFA1R_FFA11_Mask                  (((uint32_t)0x01) << 11)
#define CAN_FFA1R_FFA11                       CAN_FFA1R_FFA11_Mask
#define CAN_FFA1R_FFA12_Pos                   ((uint32_t)12)                    /* Filter FIFO assignment for filter 12 */
#define CAN_FFA1R_FFA12_Mask                  (((uint32_t)0x01) << 12)
#define CAN_FFA1R_FFA12                       CAN_FFA1R_FFA12_Mask
#define CAN_FFA1R_FFA13_Pos                   ((uint32_t)13)                    /* Filter FIFO assignment for filter 13 */
#define CAN_FFA1R_FFA13_Mask                  (((uint32_t)0x01) << 13)
#define CAN_FFA1R_FFA13                       CAN_FFA1R_FFA13_Mask

/************************************* CAN->FA1R  ***************************************/
#define CAN_FA1R_FACT0_Pos                    ((uint32_t)0)                     /* Filter active */
#define CAN_FA1R_FACT0_Mask                   (((uint32_t)0x01) << 0)
#define CAN_FA1R_FACT0                        CAN_FA1R_FACT0_Mask
#define CAN_FA1R_FACT1_Pos                    ((uint32_t)1)                     /* Filter active */
#define CAN_FA1R_FACT1_Mask                   (((uint32_t)0x01) << 1)
#define CAN_FA1R_FACT1                        CAN_FA1R_FACT1_Mask
#define CAN_FA1R_FACT2_Pos                    ((uint32_t)2)                     /* Filter active */
#define CAN_FA1R_FACT2_Mask                   (((uint32_t)0x01) << 2)
#define CAN_FA1R_FACT2                        CAN_FA1R_FACT2_Mask
#define CAN_FA1R_FACT3_Pos                    ((uint32_t)3)                     /* Filter active */
#define CAN_FA1R_FACT3_Mask                   (((uint32_t)0x01) << 3)
#define CAN_FA1R_FACT3                        CAN_FA1R_FACT3_Mask
#define CAN_FA1R_FACT4_Pos                    ((uint32_t)4)                     /* Filter active */
#define CAN_FA1R_FACT4_Mask                   (((uint32_t)0x01) << 4)
#define CAN_FA1R_FACT4                        CAN_FA1R_FACT4_Mask
#define CAN_FA1R_FACT5_Pos                    ((uint32_t)5)                     /* Filter active */
#define CAN_FA1R_FACT5_Mask                   (((uint32_t)0x01) << 5)
#define CAN_FA1R_FACT5                        CAN_FA1R_FACT5_Mask
#define CAN_FA1R_FACT6_Pos                    ((uint32_t)6)                     /* Filter active */
#define CAN_FA1R_FACT6_Mask                   (((uint32_t)0x01) << 6)
#define CAN_FA1R_FACT6                        CAN_FA1R_FACT6_Mask
#define CAN_FA1R_FACT7_Pos                    ((uint32_t)7)                     /* Filter active */
#define CAN_FA1R_FACT7_Mask                   (((uint32_t)0x01) << 7)
#define CAN_FA1R_FACT7                        CAN_FA1R_FACT7_Mask
#define CAN_FA1R_FACT8_Pos                    ((uint32_t)8)                     /* Filter active */
#define CAN_FA1R_FACT8_Mask                   (((uint32_t)0x01) << 8)
#define CAN_FA1R_FACT8                        CAN_FA1R_FACT8_Mask
#define CAN_FA1R_FACT9_Pos                    ((uint32_t)9)                     /* Filter active */
#define CAN_FA1R_FACT9_Mask                   (((uint32_t)0x01) << 9)
#define CAN_FA1R_FACT9                        CAN_FA1R_FACT9_Mask
#define CAN_FA1R_FACT10_Pos                   ((uint32_t)10)                    /* Filter active */
#define CAN_FA1R_FACT10_Mask                  (((uint32_t)0x01) << 10)
#define CAN_FA1R_FACT10                       CAN_FA1R_FACT10_Mask
#define CAN_FA1R_FACT11_Pos                   ((uint32_t)11)                    /* Filter active */
#define CAN_FA1R_FACT11_Mask                  (((uint32_t)0x01) << 11)
#define CAN_FA1R_FACT11                       CAN_FA1R_FACT11_Mask
#define CAN_FA1R_FACT12_Pos                   ((uint32_t)12)                    /* Filter active */
#define CAN_FA1R_FACT12_Mask                  (((uint32_t)0x01) << 12)
#define CAN_FA1R_FACT12                       CAN_FA1R_FACT12_Mask
#define CAN_FA1R_FACT13_Pos                   ((uint32_t)13)                    /* Filter active */
#define CAN_FA1R_FACT13_Mask                  (((uint32_t)0x01) << 13)
#define CAN_FA1R_FACT13                       CAN_FA1R_FACT13_Mask

/************************************* CAN->F0R1  ***************************************/
#define CAN_F0R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F0R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F0R1_FB0                          CAN_F0R1_FB0_Mask
#define CAN_F0R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F0R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F0R1_FB1                          CAN_F0R1_FB1_Mask
#define CAN_F0R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F0R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F0R1_FB2                          CAN_F0R1_FB2_Mask
#define CAN_F0R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F0R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F0R1_FB3                          CAN_F0R1_FB3_Mask
#define CAN_F0R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F0R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F0R1_FB4                          CAN_F0R1_FB4_Mask
#define CAN_F0R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F0R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F0R1_FB5                          CAN_F0R1_FB5_Mask
#define CAN_F0R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F0R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F0R1_FB6                          CAN_F0R1_FB6_Mask
#define CAN_F0R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F0R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F0R1_FB7                          CAN_F0R1_FB7_Mask
#define CAN_F0R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F0R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F0R1_FB8                          CAN_F0R1_FB8_Mask
#define CAN_F0R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F0R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F0R1_FB9                          CAN_F0R1_FB9_Mask
#define CAN_F0R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F0R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F0R1_FB10                         CAN_F0R1_FB10_Mask
#define CAN_F0R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F0R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F0R1_FB11                         CAN_F0R1_FB11_Mask
#define CAN_F0R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F0R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F0R1_FB12                         CAN_F0R1_FB12_Mask
#define CAN_F0R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F0R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F0R1_FB13                         CAN_F0R1_FB13_Mask
#define CAN_F0R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F0R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F0R1_FB14                         CAN_F0R1_FB14_Mask
#define CAN_F0R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F0R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F0R1_FB15                         CAN_F0R1_FB15_Mask
#define CAN_F0R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F0R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F0R1_FB16                         CAN_F0R1_FB16_Mask
#define CAN_F0R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F0R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F0R1_FB17                         CAN_F0R1_FB17_Mask
#define CAN_F0R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F0R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F0R1_FB18                         CAN_F0R1_FB18_Mask
#define CAN_F0R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F0R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F0R1_FB19                         CAN_F0R1_FB19_Mask
#define CAN_F0R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F0R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F0R1_FB20                         CAN_F0R1_FB20_Mask
#define CAN_F0R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F0R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F0R1_FB21                         CAN_F0R1_FB21_Mask
#define CAN_F0R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F0R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F0R1_FB22                         CAN_F0R1_FB22_Mask
#define CAN_F0R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F0R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F0R1_FB23                         CAN_F0R1_FB23_Mask
#define CAN_F0R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F0R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F0R1_FB24                         CAN_F0R1_FB24_Mask
#define CAN_F0R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F0R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F0R1_FB25                         CAN_F0R1_FB25_Mask
#define CAN_F0R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F0R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F0R1_FB26                         CAN_F0R1_FB26_Mask
#define CAN_F0R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F0R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F0R1_FB27                         CAN_F0R1_FB27_Mask
#define CAN_F0R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F0R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F0R1_FB28                         CAN_F0R1_FB28_Mask
#define CAN_F0R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F0R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F0R1_FB29                         CAN_F0R1_FB29_Mask
#define CAN_F0R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F0R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F0R1_FB30                         CAN_F0R1_FB30_Mask
#define CAN_F0R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F0R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F0R1_FB31                         CAN_F0R1_FB31_Mask

/************************************* CAN->F0R2  ***************************************/
#define CAN_F0R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F0R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F0R2_FB0                          CAN_F0R2_FB0_Mask
#define CAN_F0R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F0R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F0R2_FB1                          CAN_F0R2_FB1_Mask
#define CAN_F0R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F0R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F0R2_FB2                          CAN_F0R2_FB2_Mask
#define CAN_F0R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F0R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F0R2_FB3                          CAN_F0R2_FB3_Mask
#define CAN_F0R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F0R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F0R2_FB4                          CAN_F0R2_FB4_Mask
#define CAN_F0R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F0R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F0R2_FB5                          CAN_F0R2_FB5_Mask
#define CAN_F0R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F0R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F0R2_FB6                          CAN_F0R2_FB6_Mask
#define CAN_F0R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F0R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F0R2_FB7                          CAN_F0R2_FB7_Mask
#define CAN_F0R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F0R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F0R2_FB8                          CAN_F0R2_FB8_Mask
#define CAN_F0R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F0R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F0R2_FB9                          CAN_F0R2_FB9_Mask
#define CAN_F0R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F0R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F0R2_FB10                         CAN_F0R2_FB10_Mask
#define CAN_F0R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F0R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F0R2_FB11                         CAN_F0R2_FB11_Mask
#define CAN_F0R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F0R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F0R2_FB12                         CAN_F0R2_FB12_Mask
#define CAN_F0R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F0R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F0R2_FB13                         CAN_F0R2_FB13_Mask
#define CAN_F0R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F0R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F0R2_FB14                         CAN_F0R2_FB14_Mask
#define CAN_F0R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F0R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F0R2_FB15                         CAN_F0R2_FB15_Mask
#define CAN_F0R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F0R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F0R2_FB16                         CAN_F0R2_FB16_Mask
#define CAN_F0R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F0R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F0R2_FB17                         CAN_F0R2_FB17_Mask
#define CAN_F0R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F0R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F0R2_FB18                         CAN_F0R2_FB18_Mask
#define CAN_F0R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F0R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F0R2_FB19                         CAN_F0R2_FB19_Mask
#define CAN_F0R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F0R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F0R2_FB20                         CAN_F0R2_FB20_Mask
#define CAN_F0R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F0R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F0R2_FB21                         CAN_F0R2_FB21_Mask
#define CAN_F0R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F0R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F0R2_FB22                         CAN_F0R2_FB22_Mask
#define CAN_F0R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F0R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F0R2_FB23                         CAN_F0R2_FB23_Mask
#define CAN_F0R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F0R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F0R2_FB24                         CAN_F0R2_FB24_Mask
#define CAN_F0R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F0R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F0R2_FB25                         CAN_F0R2_FB25_Mask
#define CAN_F0R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F0R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F0R2_FB26                         CAN_F0R2_FB26_Mask
#define CAN_F0R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F0R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F0R2_FB27                         CAN_F0R2_FB27_Mask
#define CAN_F0R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F0R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F0R2_FB28                         CAN_F0R2_FB28_Mask
#define CAN_F0R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F0R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F0R2_FB29                         CAN_F0R2_FB29_Mask
#define CAN_F0R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F0R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F0R2_FB30                         CAN_F0R2_FB30_Mask
#define CAN_F0R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F0R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F0R2_FB31                         CAN_F0R2_FB31_Mask

/************************************* CAN->F1R1  ***************************************/
#define CAN_F1R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F1R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F1R1_FB0                          CAN_F1R1_FB0_Mask
#define CAN_F1R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F1R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F1R1_FB1                          CAN_F1R1_FB1_Mask
#define CAN_F1R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F1R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F1R1_FB2                          CAN_F1R1_FB2_Mask
#define CAN_F1R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F1R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F1R1_FB3                          CAN_F1R1_FB3_Mask
#define CAN_F1R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F1R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F1R1_FB4                          CAN_F1R1_FB4_Mask
#define CAN_F1R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F1R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F1R1_FB5                          CAN_F1R1_FB5_Mask
#define CAN_F1R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F1R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F1R1_FB6                          CAN_F1R1_FB6_Mask
#define CAN_F1R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F1R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F1R1_FB7                          CAN_F1R1_FB7_Mask
#define CAN_F1R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F1R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F1R1_FB8                          CAN_F1R1_FB8_Mask
#define CAN_F1R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F1R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F1R1_FB9                          CAN_F1R1_FB9_Mask
#define CAN_F1R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F1R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F1R1_FB10                         CAN_F1R1_FB10_Mask
#define CAN_F1R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F1R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F1R1_FB11                         CAN_F1R1_FB11_Mask
#define CAN_F1R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F1R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F1R1_FB12                         CAN_F1R1_FB12_Mask
#define CAN_F1R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F1R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F1R1_FB13                         CAN_F1R1_FB13_Mask
#define CAN_F1R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F1R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F1R1_FB14                         CAN_F1R1_FB14_Mask
#define CAN_F1R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F1R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F1R1_FB15                         CAN_F1R1_FB15_Mask
#define CAN_F1R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F1R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F1R1_FB16                         CAN_F1R1_FB16_Mask
#define CAN_F1R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F1R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F1R1_FB17                         CAN_F1R1_FB17_Mask
#define CAN_F1R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F1R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F1R1_FB18                         CAN_F1R1_FB18_Mask
#define CAN_F1R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F1R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F1R1_FB19                         CAN_F1R1_FB19_Mask
#define CAN_F1R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F1R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F1R1_FB20                         CAN_F1R1_FB20_Mask
#define CAN_F1R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F1R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F1R1_FB21                         CAN_F1R1_FB21_Mask
#define CAN_F1R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F1R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F1R1_FB22                         CAN_F1R1_FB22_Mask
#define CAN_F1R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F1R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F1R1_FB23                         CAN_F1R1_FB23_Mask
#define CAN_F1R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F1R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F1R1_FB24                         CAN_F1R1_FB24_Mask
#define CAN_F1R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F1R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F1R1_FB25                         CAN_F1R1_FB25_Mask
#define CAN_F1R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F1R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F1R1_FB26                         CAN_F1R1_FB26_Mask
#define CAN_F1R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F1R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F1R1_FB27                         CAN_F1R1_FB27_Mask
#define CAN_F1R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F1R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F1R1_FB28                         CAN_F1R1_FB28_Mask
#define CAN_F1R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F1R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F1R1_FB29                         CAN_F1R1_FB29_Mask
#define CAN_F1R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F1R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F1R1_FB30                         CAN_F1R1_FB30_Mask
#define CAN_F1R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F1R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F1R1_FB31                         CAN_F1R1_FB31_Mask

/************************************* CAN->F1R2  ***************************************/
#define CAN_F1R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F1R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F1R2_FB0                          CAN_F1R2_FB0_Mask
#define CAN_F1R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F1R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F1R2_FB1                          CAN_F1R2_FB1_Mask
#define CAN_F1R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F1R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F1R2_FB2                          CAN_F1R2_FB2_Mask
#define CAN_F1R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F1R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F1R2_FB3                          CAN_F1R2_FB3_Mask
#define CAN_F1R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F1R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F1R2_FB4                          CAN_F1R2_FB4_Mask
#define CAN_F1R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F1R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F1R2_FB5                          CAN_F1R2_FB5_Mask
#define CAN_F1R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F1R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F1R2_FB6                          CAN_F1R2_FB6_Mask
#define CAN_F1R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F1R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F1R2_FB7                          CAN_F1R2_FB7_Mask
#define CAN_F1R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F1R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F1R2_FB8                          CAN_F1R2_FB8_Mask
#define CAN_F1R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F1R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F1R2_FB9                          CAN_F1R2_FB9_Mask
#define CAN_F1R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F1R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F1R2_FB10                         CAN_F1R2_FB10_Mask
#define CAN_F1R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F1R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F1R2_FB11                         CAN_F1R2_FB11_Mask
#define CAN_F1R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F1R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F1R2_FB12                         CAN_F1R2_FB12_Mask
#define CAN_F1R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F1R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F1R2_FB13                         CAN_F1R2_FB13_Mask
#define CAN_F1R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F1R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F1R2_FB14                         CAN_F1R2_FB14_Mask
#define CAN_F1R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F1R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F1R2_FB15                         CAN_F1R2_FB15_Mask
#define CAN_F1R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F1R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F1R2_FB16                         CAN_F1R2_FB16_Mask
#define CAN_F1R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F1R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F1R2_FB17                         CAN_F1R2_FB17_Mask
#define CAN_F1R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F1R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F1R2_FB18                         CAN_F1R2_FB18_Mask
#define CAN_F1R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F1R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F1R2_FB19                         CAN_F1R2_FB19_Mask
#define CAN_F1R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F1R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F1R2_FB20                         CAN_F1R2_FB20_Mask
#define CAN_F1R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F1R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F1R2_FB21                         CAN_F1R2_FB21_Mask
#define CAN_F1R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F1R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F1R2_FB22                         CAN_F1R2_FB22_Mask
#define CAN_F1R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F1R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F1R2_FB23                         CAN_F1R2_FB23_Mask
#define CAN_F1R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F1R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F1R2_FB24                         CAN_F1R2_FB24_Mask
#define CAN_F1R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F1R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F1R2_FB25                         CAN_F1R2_FB25_Mask
#define CAN_F1R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F1R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F1R2_FB26                         CAN_F1R2_FB26_Mask
#define CAN_F1R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F1R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F1R2_FB27                         CAN_F1R2_FB27_Mask
#define CAN_F1R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F1R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F1R2_FB28                         CAN_F1R2_FB28_Mask
#define CAN_F1R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F1R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F1R2_FB29                         CAN_F1R2_FB29_Mask
#define CAN_F1R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F1R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F1R2_FB30                         CAN_F1R2_FB30_Mask
#define CAN_F1R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F1R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F1R2_FB31                         CAN_F1R2_FB31_Mask

/************************************* CAN->F2R1  ***************************************/
#define CAN_F2R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F2R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F2R1_FB0                          CAN_F2R1_FB0_Mask
#define CAN_F2R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F2R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F2R1_FB1                          CAN_F2R1_FB1_Mask
#define CAN_F2R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F2R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F2R1_FB2                          CAN_F2R1_FB2_Mask
#define CAN_F2R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F2R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F2R1_FB3                          CAN_F2R1_FB3_Mask
#define CAN_F2R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F2R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F2R1_FB4                          CAN_F2R1_FB4_Mask
#define CAN_F2R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F2R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F2R1_FB5                          CAN_F2R1_FB5_Mask
#define CAN_F2R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F2R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F2R1_FB6                          CAN_F2R1_FB6_Mask
#define CAN_F2R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F2R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F2R1_FB7                          CAN_F2R1_FB7_Mask
#define CAN_F2R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F2R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F2R1_FB8                          CAN_F2R1_FB8_Mask
#define CAN_F2R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F2R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F2R1_FB9                          CAN_F2R1_FB9_Mask
#define CAN_F2R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F2R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F2R1_FB10                         CAN_F2R1_FB10_Mask
#define CAN_F2R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F2R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F2R1_FB11                         CAN_F2R1_FB11_Mask
#define CAN_F2R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F2R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F2R1_FB12                         CAN_F2R1_FB12_Mask
#define CAN_F2R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F2R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F2R1_FB13                         CAN_F2R1_FB13_Mask
#define CAN_F2R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F2R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F2R1_FB14                         CAN_F2R1_FB14_Mask
#define CAN_F2R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F2R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F2R1_FB15                         CAN_F2R1_FB15_Mask
#define CAN_F2R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F2R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F2R1_FB16                         CAN_F2R1_FB16_Mask
#define CAN_F2R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F2R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F2R1_FB17                         CAN_F2R1_FB17_Mask
#define CAN_F2R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F2R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F2R1_FB18                         CAN_F2R1_FB18_Mask
#define CAN_F2R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F2R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F2R1_FB19                         CAN_F2R1_FB19_Mask
#define CAN_F2R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F2R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F2R1_FB20                         CAN_F2R1_FB20_Mask
#define CAN_F2R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F2R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F2R1_FB21                         CAN_F2R1_FB21_Mask
#define CAN_F2R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F2R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F2R1_FB22                         CAN_F2R1_FB22_Mask
#define CAN_F2R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F2R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F2R1_FB23                         CAN_F2R1_FB23_Mask
#define CAN_F2R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F2R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F2R1_FB24                         CAN_F2R1_FB24_Mask
#define CAN_F2R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F2R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F2R1_FB25                         CAN_F2R1_FB25_Mask
#define CAN_F2R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F2R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F2R1_FB26                         CAN_F2R1_FB26_Mask
#define CAN_F2R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F2R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F2R1_FB27                         CAN_F2R1_FB27_Mask
#define CAN_F2R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F2R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F2R1_FB28                         CAN_F2R1_FB28_Mask
#define CAN_F2R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F2R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F2R1_FB29                         CAN_F2R1_FB29_Mask
#define CAN_F2R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F2R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F2R1_FB30                         CAN_F2R1_FB30_Mask
#define CAN_F2R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F2R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F2R1_FB31                         CAN_F2R1_FB31_Mask

/************************************* CAN->F2R2  ***************************************/
#define CAN_F2R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F2R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F2R2_FB0                          CAN_F2R2_FB0_Mask
#define CAN_F2R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F2R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F2R2_FB1                          CAN_F2R2_FB1_Mask
#define CAN_F2R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F2R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F2R2_FB2                          CAN_F2R2_FB2_Mask
#define CAN_F2R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F2R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F2R2_FB3                          CAN_F2R2_FB3_Mask
#define CAN_F2R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F2R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F2R2_FB4                          CAN_F2R2_FB4_Mask
#define CAN_F2R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F2R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F2R2_FB5                          CAN_F2R2_FB5_Mask
#define CAN_F2R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F2R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F2R2_FB6                          CAN_F2R2_FB6_Mask
#define CAN_F2R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F2R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F2R2_FB7                          CAN_F2R2_FB7_Mask
#define CAN_F2R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F2R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F2R2_FB8                          CAN_F2R2_FB8_Mask
#define CAN_F2R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F2R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F2R2_FB9                          CAN_F2R2_FB9_Mask
#define CAN_F2R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F2R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F2R2_FB10                         CAN_F2R2_FB10_Mask
#define CAN_F2R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F2R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F2R2_FB11                         CAN_F2R2_FB11_Mask
#define CAN_F2R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F2R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F2R2_FB12                         CAN_F2R2_FB12_Mask
#define CAN_F2R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F2R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F2R2_FB13                         CAN_F2R2_FB13_Mask
#define CAN_F2R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F2R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F2R2_FB14                         CAN_F2R2_FB14_Mask
#define CAN_F2R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F2R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F2R2_FB15                         CAN_F2R2_FB15_Mask
#define CAN_F2R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F2R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F2R2_FB16                         CAN_F2R2_FB16_Mask
#define CAN_F2R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F2R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F2R2_FB17                         CAN_F2R2_FB17_Mask
#define CAN_F2R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F2R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F2R2_FB18                         CAN_F2R2_FB18_Mask
#define CAN_F2R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F2R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F2R2_FB19                         CAN_F2R2_FB19_Mask
#define CAN_F2R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F2R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F2R2_FB20                         CAN_F2R2_FB20_Mask
#define CAN_F2R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F2R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F2R2_FB21                         CAN_F2R2_FB21_Mask
#define CAN_F2R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F2R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F2R2_FB22                         CAN_F2R2_FB22_Mask
#define CAN_F2R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F2R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F2R2_FB23                         CAN_F2R2_FB23_Mask
#define CAN_F2R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F2R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F2R2_FB24                         CAN_F2R2_FB24_Mask
#define CAN_F2R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F2R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F2R2_FB25                         CAN_F2R2_FB25_Mask
#define CAN_F2R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F2R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F2R2_FB26                         CAN_F2R2_FB26_Mask
#define CAN_F2R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F2R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F2R2_FB27                         CAN_F2R2_FB27_Mask
#define CAN_F2R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F2R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F2R2_FB28                         CAN_F2R2_FB28_Mask
#define CAN_F2R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F2R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F2R2_FB29                         CAN_F2R2_FB29_Mask
#define CAN_F2R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F2R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F2R2_FB30                         CAN_F2R2_FB30_Mask
#define CAN_F2R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F2R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F2R2_FB31                         CAN_F2R2_FB31_Mask

/************************************* CAN->F3R1  ***************************************/
#define CAN_F3R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F3R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F3R1_FB0                          CAN_F3R1_FB0_Mask
#define CAN_F3R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F3R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F3R1_FB1                          CAN_F3R1_FB1_Mask
#define CAN_F3R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F3R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F3R1_FB2                          CAN_F3R1_FB2_Mask
#define CAN_F3R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F3R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F3R1_FB3                          CAN_F3R1_FB3_Mask
#define CAN_F3R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F3R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F3R1_FB4                          CAN_F3R1_FB4_Mask
#define CAN_F3R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F3R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F3R1_FB5                          CAN_F3R1_FB5_Mask
#define CAN_F3R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F3R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F3R1_FB6                          CAN_F3R1_FB6_Mask
#define CAN_F3R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F3R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F3R1_FB7                          CAN_F3R1_FB7_Mask
#define CAN_F3R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F3R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F3R1_FB8                          CAN_F3R1_FB8_Mask
#define CAN_F3R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F3R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F3R1_FB9                          CAN_F3R1_FB9_Mask
#define CAN_F3R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F3R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F3R1_FB10                         CAN_F3R1_FB10_Mask
#define CAN_F3R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F3R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F3R1_FB11                         CAN_F3R1_FB11_Mask
#define CAN_F3R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F3R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F3R1_FB12                         CAN_F3R1_FB12_Mask
#define CAN_F3R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F3R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F3R1_FB13                         CAN_F3R1_FB13_Mask
#define CAN_F3R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F3R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F3R1_FB14                         CAN_F3R1_FB14_Mask
#define CAN_F3R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F3R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F3R1_FB15                         CAN_F3R1_FB15_Mask
#define CAN_F3R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F3R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F3R1_FB16                         CAN_F3R1_FB16_Mask
#define CAN_F3R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F3R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F3R1_FB17                         CAN_F3R1_FB17_Mask
#define CAN_F3R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F3R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F3R1_FB18                         CAN_F3R1_FB18_Mask
#define CAN_F3R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F3R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F3R1_FB19                         CAN_F3R1_FB19_Mask
#define CAN_F3R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F3R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F3R1_FB20                         CAN_F3R1_FB20_Mask
#define CAN_F3R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F3R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F3R1_FB21                         CAN_F3R1_FB21_Mask
#define CAN_F3R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F3R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F3R1_FB22                         CAN_F3R1_FB22_Mask
#define CAN_F3R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F3R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F3R1_FB23                         CAN_F3R1_FB23_Mask
#define CAN_F3R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F3R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F3R1_FB24                         CAN_F3R1_FB24_Mask
#define CAN_F3R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F3R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F3R1_FB25                         CAN_F3R1_FB25_Mask
#define CAN_F3R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F3R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F3R1_FB26                         CAN_F3R1_FB26_Mask
#define CAN_F3R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F3R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F3R1_FB27                         CAN_F3R1_FB27_Mask
#define CAN_F3R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F3R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F3R1_FB28                         CAN_F3R1_FB28_Mask
#define CAN_F3R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F3R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F3R1_FB29                         CAN_F3R1_FB29_Mask
#define CAN_F3R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F3R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F3R1_FB30                         CAN_F3R1_FB30_Mask
#define CAN_F3R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F3R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F3R1_FB31                         CAN_F3R1_FB31_Mask

/************************************* CAN->F3R2  ***************************************/
#define CAN_F3R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F3R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F3R2_FB0                          CAN_F3R2_FB0_Mask
#define CAN_F3R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F3R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F3R2_FB1                          CAN_F3R2_FB1_Mask
#define CAN_F3R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F3R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F3R2_FB2                          CAN_F3R2_FB2_Mask
#define CAN_F3R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F3R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F3R2_FB3                          CAN_F3R2_FB3_Mask
#define CAN_F3R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F3R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F3R2_FB4                          CAN_F3R2_FB4_Mask
#define CAN_F3R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F3R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F3R2_FB5                          CAN_F3R2_FB5_Mask
#define CAN_F3R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F3R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F3R2_FB6                          CAN_F3R2_FB6_Mask
#define CAN_F3R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F3R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F3R2_FB7                          CAN_F3R2_FB7_Mask
#define CAN_F3R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F3R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F3R2_FB8                          CAN_F3R2_FB8_Mask
#define CAN_F3R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F3R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F3R2_FB9                          CAN_F3R2_FB9_Mask
#define CAN_F3R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F3R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F3R2_FB10                         CAN_F3R2_FB10_Mask
#define CAN_F3R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F3R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F3R2_FB11                         CAN_F3R2_FB11_Mask
#define CAN_F3R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F3R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F3R2_FB12                         CAN_F3R2_FB12_Mask
#define CAN_F3R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F3R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F3R2_FB13                         CAN_F3R2_FB13_Mask
#define CAN_F3R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F3R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F3R2_FB14                         CAN_F3R2_FB14_Mask
#define CAN_F3R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F3R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F3R2_FB15                         CAN_F3R2_FB15_Mask
#define CAN_F3R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F3R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F3R2_FB16                         CAN_F3R2_FB16_Mask
#define CAN_F3R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F3R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F3R2_FB17                         CAN_F3R2_FB17_Mask
#define CAN_F3R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F3R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F3R2_FB18                         CAN_F3R2_FB18_Mask
#define CAN_F3R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F3R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F3R2_FB19                         CAN_F3R2_FB19_Mask
#define CAN_F3R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F3R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F3R2_FB20                         CAN_F3R2_FB20_Mask
#define CAN_F3R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F3R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F3R2_FB21                         CAN_F3R2_FB21_Mask
#define CAN_F3R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F3R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F3R2_FB22                         CAN_F3R2_FB22_Mask
#define CAN_F3R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F3R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F3R2_FB23                         CAN_F3R2_FB23_Mask
#define CAN_F3R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F3R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F3R2_FB24                         CAN_F3R2_FB24_Mask
#define CAN_F3R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F3R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F3R2_FB25                         CAN_F3R2_FB25_Mask
#define CAN_F3R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F3R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F3R2_FB26                         CAN_F3R2_FB26_Mask
#define CAN_F3R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F3R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F3R2_FB27                         CAN_F3R2_FB27_Mask
#define CAN_F3R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F3R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F3R2_FB28                         CAN_F3R2_FB28_Mask
#define CAN_F3R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F3R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F3R2_FB29                         CAN_F3R2_FB29_Mask
#define CAN_F3R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F3R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F3R2_FB30                         CAN_F3R2_FB30_Mask
#define CAN_F3R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F3R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F3R2_FB31                         CAN_F3R2_FB31_Mask

/************************************* CAN->F4R1  ***************************************/
#define CAN_F4R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F4R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F4R1_FB0                          CAN_F4R1_FB0_Mask
#define CAN_F4R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F4R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F4R1_FB1                          CAN_F4R1_FB1_Mask
#define CAN_F4R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F4R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F4R1_FB2                          CAN_F4R1_FB2_Mask
#define CAN_F4R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F4R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F4R1_FB3                          CAN_F4R1_FB3_Mask
#define CAN_F4R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F4R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F4R1_FB4                          CAN_F4R1_FB4_Mask
#define CAN_F4R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F4R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F4R1_FB5                          CAN_F4R1_FB5_Mask
#define CAN_F4R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F4R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F4R1_FB6                          CAN_F4R1_FB6_Mask
#define CAN_F4R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F4R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F4R1_FB7                          CAN_F4R1_FB7_Mask
#define CAN_F4R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F4R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F4R1_FB8                          CAN_F4R1_FB8_Mask
#define CAN_F4R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F4R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F4R1_FB9                          CAN_F4R1_FB9_Mask
#define CAN_F4R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F4R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F4R1_FB10                         CAN_F4R1_FB10_Mask
#define CAN_F4R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F4R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F4R1_FB11                         CAN_F4R1_FB11_Mask
#define CAN_F4R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F4R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F4R1_FB12                         CAN_F4R1_FB12_Mask
#define CAN_F4R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F4R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F4R1_FB13                         CAN_F4R1_FB13_Mask
#define CAN_F4R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F4R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F4R1_FB14                         CAN_F4R1_FB14_Mask
#define CAN_F4R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F4R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F4R1_FB15                         CAN_F4R1_FB15_Mask
#define CAN_F4R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F4R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F4R1_FB16                         CAN_F4R1_FB16_Mask
#define CAN_F4R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F4R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F4R1_FB17                         CAN_F4R1_FB17_Mask
#define CAN_F4R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F4R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F4R1_FB18                         CAN_F4R1_FB18_Mask
#define CAN_F4R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F4R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F4R1_FB19                         CAN_F4R1_FB19_Mask
#define CAN_F4R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F4R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F4R1_FB20                         CAN_F4R1_FB20_Mask
#define CAN_F4R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F4R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F4R1_FB21                         CAN_F4R1_FB21_Mask
#define CAN_F4R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F4R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F4R1_FB22                         CAN_F4R1_FB22_Mask
#define CAN_F4R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F4R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F4R1_FB23                         CAN_F4R1_FB23_Mask
#define CAN_F4R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F4R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F4R1_FB24                         CAN_F4R1_FB24_Mask
#define CAN_F4R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F4R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F4R1_FB25                         CAN_F4R1_FB25_Mask
#define CAN_F4R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F4R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F4R1_FB26                         CAN_F4R1_FB26_Mask
#define CAN_F4R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F4R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F4R1_FB27                         CAN_F4R1_FB27_Mask
#define CAN_F4R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F4R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F4R1_FB28                         CAN_F4R1_FB28_Mask
#define CAN_F4R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F4R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F4R1_FB29                         CAN_F4R1_FB29_Mask
#define CAN_F4R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F4R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F4R1_FB30                         CAN_F4R1_FB30_Mask
#define CAN_F4R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F4R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F4R1_FB31                         CAN_F4R1_FB31_Mask

/************************************* CAN->F4R2  ***************************************/
#define CAN_F4R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F4R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F4R2_FB0                          CAN_F4R2_FB0_Mask
#define CAN_F4R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F4R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F4R2_FB1                          CAN_F4R2_FB1_Mask
#define CAN_F4R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F4R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F4R2_FB2                          CAN_F4R2_FB2_Mask
#define CAN_F4R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F4R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F4R2_FB3                          CAN_F4R2_FB3_Mask
#define CAN_F4R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F4R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F4R2_FB4                          CAN_F4R2_FB4_Mask
#define CAN_F4R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F4R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F4R2_FB5                          CAN_F4R2_FB5_Mask
#define CAN_F4R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F4R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F4R2_FB6                          CAN_F4R2_FB6_Mask
#define CAN_F4R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F4R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F4R2_FB7                          CAN_F4R2_FB7_Mask
#define CAN_F4R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F4R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F4R2_FB8                          CAN_F4R2_FB8_Mask
#define CAN_F4R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F4R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F4R2_FB9                          CAN_F4R2_FB9_Mask
#define CAN_F4R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F4R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F4R2_FB10                         CAN_F4R2_FB10_Mask
#define CAN_F4R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F4R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F4R2_FB11                         CAN_F4R2_FB11_Mask
#define CAN_F4R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F4R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F4R2_FB12                         CAN_F4R2_FB12_Mask
#define CAN_F4R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F4R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F4R2_FB13                         CAN_F4R2_FB13_Mask
#define CAN_F4R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F4R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F4R2_FB14                         CAN_F4R2_FB14_Mask
#define CAN_F4R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F4R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F4R2_FB15                         CAN_F4R2_FB15_Mask
#define CAN_F4R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F4R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F4R2_FB16                         CAN_F4R2_FB16_Mask
#define CAN_F4R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F4R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F4R2_FB17                         CAN_F4R2_FB17_Mask
#define CAN_F4R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F4R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F4R2_FB18                         CAN_F4R2_FB18_Mask
#define CAN_F4R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F4R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F4R2_FB19                         CAN_F4R2_FB19_Mask
#define CAN_F4R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F4R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F4R2_FB20                         CAN_F4R2_FB20_Mask
#define CAN_F4R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F4R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F4R2_FB21                         CAN_F4R2_FB21_Mask
#define CAN_F4R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F4R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F4R2_FB22                         CAN_F4R2_FB22_Mask
#define CAN_F4R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F4R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F4R2_FB23                         CAN_F4R2_FB23_Mask
#define CAN_F4R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F4R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F4R2_FB24                         CAN_F4R2_FB24_Mask
#define CAN_F4R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F4R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F4R2_FB25                         CAN_F4R2_FB25_Mask
#define CAN_F4R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F4R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F4R2_FB26                         CAN_F4R2_FB26_Mask
#define CAN_F4R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F4R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F4R2_FB27                         CAN_F4R2_FB27_Mask
#define CAN_F4R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F4R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F4R2_FB28                         CAN_F4R2_FB28_Mask
#define CAN_F4R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F4R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F4R2_FB29                         CAN_F4R2_FB29_Mask
#define CAN_F4R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F4R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F4R2_FB30                         CAN_F4R2_FB30_Mask
#define CAN_F4R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F4R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F4R2_FB31                         CAN_F4R2_FB31_Mask

/************************************* CAN->F5R1  ***************************************/
#define CAN_F5R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F5R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F5R1_FB0                          CAN_F5R1_FB0_Mask
#define CAN_F5R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F5R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F5R1_FB1                          CAN_F5R1_FB1_Mask
#define CAN_F5R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F5R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F5R1_FB2                          CAN_F5R1_FB2_Mask
#define CAN_F5R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F5R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F5R1_FB3                          CAN_F5R1_FB3_Mask
#define CAN_F5R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F5R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F5R1_FB4                          CAN_F5R1_FB4_Mask
#define CAN_F5R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F5R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F5R1_FB5                          CAN_F5R1_FB5_Mask
#define CAN_F5R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F5R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F5R1_FB6                          CAN_F5R1_FB6_Mask
#define CAN_F5R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F5R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F5R1_FB7                          CAN_F5R1_FB7_Mask
#define CAN_F5R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F5R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F5R1_FB8                          CAN_F5R1_FB8_Mask
#define CAN_F5R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F5R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F5R1_FB9                          CAN_F5R1_FB9_Mask
#define CAN_F5R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F5R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F5R1_FB10                         CAN_F5R1_FB10_Mask
#define CAN_F5R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F5R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F5R1_FB11                         CAN_F5R1_FB11_Mask
#define CAN_F5R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F5R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F5R1_FB12                         CAN_F5R1_FB12_Mask
#define CAN_F5R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F5R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F5R1_FB13                         CAN_F5R1_FB13_Mask
#define CAN_F5R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F5R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F5R1_FB14                         CAN_F5R1_FB14_Mask
#define CAN_F5R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F5R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F5R1_FB15                         CAN_F5R1_FB15_Mask
#define CAN_F5R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F5R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F5R1_FB16                         CAN_F5R1_FB16_Mask
#define CAN_F5R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F5R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F5R1_FB17                         CAN_F5R1_FB17_Mask
#define CAN_F5R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F5R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F5R1_FB18                         CAN_F5R1_FB18_Mask
#define CAN_F5R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F5R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F5R1_FB19                         CAN_F5R1_FB19_Mask
#define CAN_F5R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F5R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F5R1_FB20                         CAN_F5R1_FB20_Mask
#define CAN_F5R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F5R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F5R1_FB21                         CAN_F5R1_FB21_Mask
#define CAN_F5R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F5R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F5R1_FB22                         CAN_F5R1_FB22_Mask
#define CAN_F5R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F5R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F5R1_FB23                         CAN_F5R1_FB23_Mask
#define CAN_F5R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F5R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F5R1_FB24                         CAN_F5R1_FB24_Mask
#define CAN_F5R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F5R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F5R1_FB25                         CAN_F5R1_FB25_Mask
#define CAN_F5R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F5R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F5R1_FB26                         CAN_F5R1_FB26_Mask
#define CAN_F5R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F5R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F5R1_FB27                         CAN_F5R1_FB27_Mask
#define CAN_F5R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F5R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F5R1_FB28                         CAN_F5R1_FB28_Mask
#define CAN_F5R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F5R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F5R1_FB29                         CAN_F5R1_FB29_Mask
#define CAN_F5R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F5R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F5R1_FB30                         CAN_F5R1_FB30_Mask
#define CAN_F5R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F5R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F5R1_FB31                         CAN_F5R1_FB31_Mask

/************************************* CAN->F5R2  ***************************************/
#define CAN_F5R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F5R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F5R2_FB0                          CAN_F5R2_FB0_Mask
#define CAN_F5R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F5R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F5R2_FB1                          CAN_F5R2_FB1_Mask
#define CAN_F5R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F5R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F5R2_FB2                          CAN_F5R2_FB2_Mask
#define CAN_F5R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F5R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F5R2_FB3                          CAN_F5R2_FB3_Mask
#define CAN_F5R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F5R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F5R2_FB4                          CAN_F5R2_FB4_Mask
#define CAN_F5R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F5R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F5R2_FB5                          CAN_F5R2_FB5_Mask
#define CAN_F5R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F5R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F5R2_FB6                          CAN_F5R2_FB6_Mask
#define CAN_F5R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F5R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F5R2_FB7                          CAN_F5R2_FB7_Mask
#define CAN_F5R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F5R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F5R2_FB8                          CAN_F5R2_FB8_Mask
#define CAN_F5R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F5R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F5R2_FB9                          CAN_F5R2_FB9_Mask
#define CAN_F5R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F5R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F5R2_FB10                         CAN_F5R2_FB10_Mask
#define CAN_F5R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F5R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F5R2_FB11                         CAN_F5R2_FB11_Mask
#define CAN_F5R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F5R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F5R2_FB12                         CAN_F5R2_FB12_Mask
#define CAN_F5R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F5R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F5R2_FB13                         CAN_F5R2_FB13_Mask
#define CAN_F5R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F5R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F5R2_FB14                         CAN_F5R2_FB14_Mask
#define CAN_F5R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F5R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F5R2_FB15                         CAN_F5R2_FB15_Mask
#define CAN_F5R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F5R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F5R2_FB16                         CAN_F5R2_FB16_Mask
#define CAN_F5R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F5R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F5R2_FB17                         CAN_F5R2_FB17_Mask
#define CAN_F5R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F5R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F5R2_FB18                         CAN_F5R2_FB18_Mask
#define CAN_F5R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F5R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F5R2_FB19                         CAN_F5R2_FB19_Mask
#define CAN_F5R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F5R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F5R2_FB20                         CAN_F5R2_FB20_Mask
#define CAN_F5R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F5R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F5R2_FB21                         CAN_F5R2_FB21_Mask
#define CAN_F5R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F5R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F5R2_FB22                         CAN_F5R2_FB22_Mask
#define CAN_F5R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F5R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F5R2_FB23                         CAN_F5R2_FB23_Mask
#define CAN_F5R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F5R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F5R2_FB24                         CAN_F5R2_FB24_Mask
#define CAN_F5R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F5R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F5R2_FB25                         CAN_F5R2_FB25_Mask
#define CAN_F5R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F5R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F5R2_FB26                         CAN_F5R2_FB26_Mask
#define CAN_F5R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F5R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F5R2_FB27                         CAN_F5R2_FB27_Mask
#define CAN_F5R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F5R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F5R2_FB28                         CAN_F5R2_FB28_Mask
#define CAN_F5R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F5R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F5R2_FB29                         CAN_F5R2_FB29_Mask
#define CAN_F5R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F5R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F5R2_FB30                         CAN_F5R2_FB30_Mask
#define CAN_F5R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F5R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F5R2_FB31                         CAN_F5R2_FB31_Mask

/************************************* CAN->F6R1  ***************************************/
#define CAN_F6R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F6R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F6R1_FB0                          CAN_F6R1_FB0_Mask
#define CAN_F6R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F6R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F6R1_FB1                          CAN_F6R1_FB1_Mask
#define CAN_F6R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F6R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F6R1_FB2                          CAN_F6R1_FB2_Mask
#define CAN_F6R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F6R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F6R1_FB3                          CAN_F6R1_FB3_Mask
#define CAN_F6R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F6R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F6R1_FB4                          CAN_F6R1_FB4_Mask
#define CAN_F6R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F6R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F6R1_FB5                          CAN_F6R1_FB5_Mask
#define CAN_F6R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F6R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F6R1_FB6                          CAN_F6R1_FB6_Mask
#define CAN_F6R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F6R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F6R1_FB7                          CAN_F6R1_FB7_Mask
#define CAN_F6R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F6R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F6R1_FB8                          CAN_F6R1_FB8_Mask
#define CAN_F6R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F6R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F6R1_FB9                          CAN_F6R1_FB9_Mask
#define CAN_F6R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F6R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F6R1_FB10                         CAN_F6R1_FB10_Mask
#define CAN_F6R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F6R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F6R1_FB11                         CAN_F6R1_FB11_Mask
#define CAN_F6R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F6R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F6R1_FB12                         CAN_F6R1_FB12_Mask
#define CAN_F6R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F6R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F6R1_FB13                         CAN_F6R1_FB13_Mask
#define CAN_F6R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F6R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F6R1_FB14                         CAN_F6R1_FB14_Mask
#define CAN_F6R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F6R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F6R1_FB15                         CAN_F6R1_FB15_Mask
#define CAN_F6R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F6R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F6R1_FB16                         CAN_F6R1_FB16_Mask
#define CAN_F6R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F6R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F6R1_FB17                         CAN_F6R1_FB17_Mask
#define CAN_F6R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F6R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F6R1_FB18                         CAN_F6R1_FB18_Mask
#define CAN_F6R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F6R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F6R1_FB19                         CAN_F6R1_FB19_Mask
#define CAN_F6R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F6R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F6R1_FB20                         CAN_F6R1_FB20_Mask
#define CAN_F6R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F6R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F6R1_FB21                         CAN_F6R1_FB21_Mask
#define CAN_F6R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F6R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F6R1_FB22                         CAN_F6R1_FB22_Mask
#define CAN_F6R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F6R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F6R1_FB23                         CAN_F6R1_FB23_Mask
#define CAN_F6R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F6R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F6R1_FB24                         CAN_F6R1_FB24_Mask
#define CAN_F6R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F6R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F6R1_FB25                         CAN_F6R1_FB25_Mask
#define CAN_F6R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F6R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F6R1_FB26                         CAN_F6R1_FB26_Mask
#define CAN_F6R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F6R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F6R1_FB27                         CAN_F6R1_FB27_Mask
#define CAN_F6R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F6R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F6R1_FB28                         CAN_F6R1_FB28_Mask
#define CAN_F6R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F6R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F6R1_FB29                         CAN_F6R1_FB29_Mask
#define CAN_F6R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F6R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F6R1_FB30                         CAN_F6R1_FB30_Mask
#define CAN_F6R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F6R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F6R1_FB31                         CAN_F6R1_FB31_Mask

/************************************* CAN->F6R2  ***************************************/
#define CAN_F6R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F6R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F6R2_FB0                          CAN_F6R2_FB0_Mask
#define CAN_F6R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F6R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F6R2_FB1                          CAN_F6R2_FB1_Mask
#define CAN_F6R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F6R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F6R2_FB2                          CAN_F6R2_FB2_Mask
#define CAN_F6R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F6R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F6R2_FB3                          CAN_F6R2_FB3_Mask
#define CAN_F6R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F6R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F6R2_FB4                          CAN_F6R2_FB4_Mask
#define CAN_F6R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F6R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F6R2_FB5                          CAN_F6R2_FB5_Mask
#define CAN_F6R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F6R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F6R2_FB6                          CAN_F6R2_FB6_Mask
#define CAN_F6R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F6R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F6R2_FB7                          CAN_F6R2_FB7_Mask
#define CAN_F6R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F6R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F6R2_FB8                          CAN_F6R2_FB8_Mask
#define CAN_F6R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F6R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F6R2_FB9                          CAN_F6R2_FB9_Mask
#define CAN_F6R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F6R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F6R2_FB10                         CAN_F6R2_FB10_Mask
#define CAN_F6R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F6R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F6R2_FB11                         CAN_F6R2_FB11_Mask
#define CAN_F6R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F6R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F6R2_FB12                         CAN_F6R2_FB12_Mask
#define CAN_F6R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F6R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F6R2_FB13                         CAN_F6R2_FB13_Mask
#define CAN_F6R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F6R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F6R2_FB14                         CAN_F6R2_FB14_Mask
#define CAN_F6R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F6R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F6R2_FB15                         CAN_F6R2_FB15_Mask
#define CAN_F6R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F6R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F6R2_FB16                         CAN_F6R2_FB16_Mask
#define CAN_F6R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F6R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F6R2_FB17                         CAN_F6R2_FB17_Mask
#define CAN_F6R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F6R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F6R2_FB18                         CAN_F6R2_FB18_Mask
#define CAN_F6R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F6R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F6R2_FB19                         CAN_F6R2_FB19_Mask
#define CAN_F6R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F6R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F6R2_FB20                         CAN_F6R2_FB20_Mask
#define CAN_F6R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F6R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F6R2_FB21                         CAN_F6R2_FB21_Mask
#define CAN_F6R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F6R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F6R2_FB22                         CAN_F6R2_FB22_Mask
#define CAN_F6R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F6R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F6R2_FB23                         CAN_F6R2_FB23_Mask
#define CAN_F6R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F6R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F6R2_FB24                         CAN_F6R2_FB24_Mask
#define CAN_F6R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F6R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F6R2_FB25                         CAN_F6R2_FB25_Mask
#define CAN_F6R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F6R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F6R2_FB26                         CAN_F6R2_FB26_Mask
#define CAN_F6R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F6R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F6R2_FB27                         CAN_F6R2_FB27_Mask
#define CAN_F6R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F6R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F6R2_FB28                         CAN_F6R2_FB28_Mask
#define CAN_F6R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F6R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F6R2_FB29                         CAN_F6R2_FB29_Mask
#define CAN_F6R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F6R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F6R2_FB30                         CAN_F6R2_FB30_Mask
#define CAN_F6R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F6R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F6R2_FB31                         CAN_F6R2_FB31_Mask

/************************************* CAN->F7R1  ***************************************/
#define CAN_F7R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F7R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F7R1_FB0                          CAN_F7R1_FB0_Mask
#define CAN_F7R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F7R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F7R1_FB1                          CAN_F7R1_FB1_Mask
#define CAN_F7R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F7R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F7R1_FB2                          CAN_F7R1_FB2_Mask
#define CAN_F7R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F7R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F7R1_FB3                          CAN_F7R1_FB3_Mask
#define CAN_F7R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F7R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F7R1_FB4                          CAN_F7R1_FB4_Mask
#define CAN_F7R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F7R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F7R1_FB5                          CAN_F7R1_FB5_Mask
#define CAN_F7R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F7R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F7R1_FB6                          CAN_F7R1_FB6_Mask
#define CAN_F7R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F7R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F7R1_FB7                          CAN_F7R1_FB7_Mask
#define CAN_F7R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F7R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F7R1_FB8                          CAN_F7R1_FB8_Mask
#define CAN_F7R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F7R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F7R1_FB9                          CAN_F7R1_FB9_Mask
#define CAN_F7R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F7R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F7R1_FB10                         CAN_F7R1_FB10_Mask
#define CAN_F7R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F7R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F7R1_FB11                         CAN_F7R1_FB11_Mask
#define CAN_F7R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F7R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F7R1_FB12                         CAN_F7R1_FB12_Mask
#define CAN_F7R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F7R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F7R1_FB13                         CAN_F7R1_FB13_Mask
#define CAN_F7R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F7R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F7R1_FB14                         CAN_F7R1_FB14_Mask
#define CAN_F7R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F7R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F7R1_FB15                         CAN_F7R1_FB15_Mask
#define CAN_F7R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F7R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F7R1_FB16                         CAN_F7R1_FB16_Mask
#define CAN_F7R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F7R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F7R1_FB17                         CAN_F7R1_FB17_Mask
#define CAN_F7R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F7R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F7R1_FB18                         CAN_F7R1_FB18_Mask
#define CAN_F7R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F7R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F7R1_FB19                         CAN_F7R1_FB19_Mask
#define CAN_F7R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F7R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F7R1_FB20                         CAN_F7R1_FB20_Mask
#define CAN_F7R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F7R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F7R1_FB21                         CAN_F7R1_FB21_Mask
#define CAN_F7R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F7R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F7R1_FB22                         CAN_F7R1_FB22_Mask
#define CAN_F7R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F7R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F7R1_FB23                         CAN_F7R1_FB23_Mask
#define CAN_F7R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F7R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F7R1_FB24                         CAN_F7R1_FB24_Mask
#define CAN_F7R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F7R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F7R1_FB25                         CAN_F7R1_FB25_Mask
#define CAN_F7R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F7R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F7R1_FB26                         CAN_F7R1_FB26_Mask
#define CAN_F7R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F7R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F7R1_FB27                         CAN_F7R1_FB27_Mask
#define CAN_F7R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F7R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F7R1_FB28                         CAN_F7R1_FB28_Mask
#define CAN_F7R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F7R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F7R1_FB29                         CAN_F7R1_FB29_Mask
#define CAN_F7R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F7R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F7R1_FB30                         CAN_F7R1_FB30_Mask
#define CAN_F7R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F7R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F7R1_FB31                         CAN_F7R1_FB31_Mask

/************************************* CAN->F7R2  ***************************************/
#define CAN_F7R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F7R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F7R2_FB0                          CAN_F7R2_FB0_Mask
#define CAN_F7R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F7R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F7R2_FB1                          CAN_F7R2_FB1_Mask
#define CAN_F7R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F7R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F7R2_FB2                          CAN_F7R2_FB2_Mask
#define CAN_F7R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F7R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F7R2_FB3                          CAN_F7R2_FB3_Mask
#define CAN_F7R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F7R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F7R2_FB4                          CAN_F7R2_FB4_Mask
#define CAN_F7R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F7R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F7R2_FB5                          CAN_F7R2_FB5_Mask
#define CAN_F7R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F7R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F7R2_FB6                          CAN_F7R2_FB6_Mask
#define CAN_F7R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F7R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F7R2_FB7                          CAN_F7R2_FB7_Mask
#define CAN_F7R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F7R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F7R2_FB8                          CAN_F7R2_FB8_Mask
#define CAN_F7R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F7R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F7R2_FB9                          CAN_F7R2_FB9_Mask
#define CAN_F7R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F7R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F7R2_FB10                         CAN_F7R2_FB10_Mask
#define CAN_F7R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F7R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F7R2_FB11                         CAN_F7R2_FB11_Mask
#define CAN_F7R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F7R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F7R2_FB12                         CAN_F7R2_FB12_Mask
#define CAN_F7R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F7R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F7R2_FB13                         CAN_F7R2_FB13_Mask
#define CAN_F7R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F7R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F7R2_FB14                         CAN_F7R2_FB14_Mask
#define CAN_F7R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F7R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F7R2_FB15                         CAN_F7R2_FB15_Mask
#define CAN_F7R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F7R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F7R2_FB16                         CAN_F7R2_FB16_Mask
#define CAN_F7R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F7R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F7R2_FB17                         CAN_F7R2_FB17_Mask
#define CAN_F7R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F7R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F7R2_FB18                         CAN_F7R2_FB18_Mask
#define CAN_F7R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F7R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F7R2_FB19                         CAN_F7R2_FB19_Mask
#define CAN_F7R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F7R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F7R2_FB20                         CAN_F7R2_FB20_Mask
#define CAN_F7R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F7R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F7R2_FB21                         CAN_F7R2_FB21_Mask
#define CAN_F7R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F7R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F7R2_FB22                         CAN_F7R2_FB22_Mask
#define CAN_F7R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F7R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F7R2_FB23                         CAN_F7R2_FB23_Mask
#define CAN_F7R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F7R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F7R2_FB24                         CAN_F7R2_FB24_Mask
#define CAN_F7R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F7R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F7R2_FB25                         CAN_F7R2_FB25_Mask
#define CAN_F7R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F7R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F7R2_FB26                         CAN_F7R2_FB26_Mask
#define CAN_F7R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F7R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F7R2_FB27                         CAN_F7R2_FB27_Mask
#define CAN_F7R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F7R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F7R2_FB28                         CAN_F7R2_FB28_Mask
#define CAN_F7R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F7R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F7R2_FB29                         CAN_F7R2_FB29_Mask
#define CAN_F7R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F7R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F7R2_FB30                         CAN_F7R2_FB30_Mask
#define CAN_F7R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F7R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F7R2_FB31                         CAN_F7R2_FB31_Mask

/************************************* CAN->F8R1  ***************************************/
#define CAN_F8R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F8R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F8R1_FB0                          CAN_F8R1_FB0_Mask
#define CAN_F8R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F8R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F8R1_FB1                          CAN_F8R1_FB1_Mask
#define CAN_F8R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F8R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F8R1_FB2                          CAN_F8R1_FB2_Mask
#define CAN_F8R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F8R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F8R1_FB3                          CAN_F8R1_FB3_Mask
#define CAN_F8R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F8R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F8R1_FB4                          CAN_F8R1_FB4_Mask
#define CAN_F8R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F8R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F8R1_FB5                          CAN_F8R1_FB5_Mask
#define CAN_F8R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F8R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F8R1_FB6                          CAN_F8R1_FB6_Mask
#define CAN_F8R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F8R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F8R1_FB7                          CAN_F8R1_FB7_Mask
#define CAN_F8R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F8R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F8R1_FB8                          CAN_F8R1_FB8_Mask
#define CAN_F8R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F8R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F8R1_FB9                          CAN_F8R1_FB9_Mask
#define CAN_F8R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F8R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F8R1_FB10                         CAN_F8R1_FB10_Mask
#define CAN_F8R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F8R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F8R1_FB11                         CAN_F8R1_FB11_Mask
#define CAN_F8R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F8R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F8R1_FB12                         CAN_F8R1_FB12_Mask
#define CAN_F8R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F8R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F8R1_FB13                         CAN_F8R1_FB13_Mask
#define CAN_F8R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F8R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F8R1_FB14                         CAN_F8R1_FB14_Mask
#define CAN_F8R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F8R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F8R1_FB15                         CAN_F8R1_FB15_Mask
#define CAN_F8R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F8R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F8R1_FB16                         CAN_F8R1_FB16_Mask
#define CAN_F8R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F8R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F8R1_FB17                         CAN_F8R1_FB17_Mask
#define CAN_F8R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F8R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F8R1_FB18                         CAN_F8R1_FB18_Mask
#define CAN_F8R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F8R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F8R1_FB19                         CAN_F8R1_FB19_Mask
#define CAN_F8R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F8R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F8R1_FB20                         CAN_F8R1_FB20_Mask
#define CAN_F8R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F8R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F8R1_FB21                         CAN_F8R1_FB21_Mask
#define CAN_F8R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F8R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F8R1_FB22                         CAN_F8R1_FB22_Mask
#define CAN_F8R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F8R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F8R1_FB23                         CAN_F8R1_FB23_Mask
#define CAN_F8R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F8R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F8R1_FB24                         CAN_F8R1_FB24_Mask
#define CAN_F8R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F8R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F8R1_FB25                         CAN_F8R1_FB25_Mask
#define CAN_F8R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F8R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F8R1_FB26                         CAN_F8R1_FB26_Mask
#define CAN_F8R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F8R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F8R1_FB27                         CAN_F8R1_FB27_Mask
#define CAN_F8R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F8R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F8R1_FB28                         CAN_F8R1_FB28_Mask
#define CAN_F8R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F8R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F8R1_FB29                         CAN_F8R1_FB29_Mask
#define CAN_F8R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F8R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F8R1_FB30                         CAN_F8R1_FB30_Mask
#define CAN_F8R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F8R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F8R1_FB31                         CAN_F8R1_FB31_Mask

/************************************* CAN->F8R2  ***************************************/
#define CAN_F8R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F8R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F8R2_FB0                          CAN_F8R2_FB0_Mask
#define CAN_F8R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F8R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F8R2_FB1                          CAN_F8R2_FB1_Mask
#define CAN_F8R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F8R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F8R2_FB2                          CAN_F8R2_FB2_Mask
#define CAN_F8R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F8R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F8R2_FB3                          CAN_F8R2_FB3_Mask
#define CAN_F8R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F8R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F8R2_FB4                          CAN_F8R2_FB4_Mask
#define CAN_F8R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F8R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F8R2_FB5                          CAN_F8R2_FB5_Mask
#define CAN_F8R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F8R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F8R2_FB6                          CAN_F8R2_FB6_Mask
#define CAN_F8R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F8R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F8R2_FB7                          CAN_F8R2_FB7_Mask
#define CAN_F8R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F8R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F8R2_FB8                          CAN_F8R2_FB8_Mask
#define CAN_F8R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F8R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F8R2_FB9                          CAN_F8R2_FB9_Mask
#define CAN_F8R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F8R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F8R2_FB10                         CAN_F8R2_FB10_Mask
#define CAN_F8R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F8R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F8R2_FB11                         CAN_F8R2_FB11_Mask
#define CAN_F8R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F8R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F8R2_FB12                         CAN_F8R2_FB12_Mask
#define CAN_F8R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F8R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F8R2_FB13                         CAN_F8R2_FB13_Mask
#define CAN_F8R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F8R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F8R2_FB14                         CAN_F8R2_FB14_Mask
#define CAN_F8R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F8R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F8R2_FB15                         CAN_F8R2_FB15_Mask
#define CAN_F8R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F8R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F8R2_FB16                         CAN_F8R2_FB16_Mask
#define CAN_F8R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F8R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F8R2_FB17                         CAN_F8R2_FB17_Mask
#define CAN_F8R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F8R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F8R2_FB18                         CAN_F8R2_FB18_Mask
#define CAN_F8R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F8R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F8R2_FB19                         CAN_F8R2_FB19_Mask
#define CAN_F8R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F8R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F8R2_FB20                         CAN_F8R2_FB20_Mask
#define CAN_F8R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F8R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F8R2_FB21                         CAN_F8R2_FB21_Mask
#define CAN_F8R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F8R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F8R2_FB22                         CAN_F8R2_FB22_Mask
#define CAN_F8R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F8R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F8R2_FB23                         CAN_F8R2_FB23_Mask
#define CAN_F8R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F8R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F8R2_FB24                         CAN_F8R2_FB24_Mask
#define CAN_F8R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F8R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F8R2_FB25                         CAN_F8R2_FB25_Mask
#define CAN_F8R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F8R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F8R2_FB26                         CAN_F8R2_FB26_Mask
#define CAN_F8R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F8R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F8R2_FB27                         CAN_F8R2_FB27_Mask
#define CAN_F8R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F8R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F8R2_FB28                         CAN_F8R2_FB28_Mask
#define CAN_F8R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F8R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F8R2_FB29                         CAN_F8R2_FB29_Mask
#define CAN_F8R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F8R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F8R2_FB30                         CAN_F8R2_FB30_Mask
#define CAN_F8R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F8R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F8R2_FB31                         CAN_F8R2_FB31_Mask

/************************************* CAN->F9R1  ***************************************/
#define CAN_F9R1_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F9R1_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F9R1_FB0                          CAN_F9R1_FB0_Mask
#define CAN_F9R1_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F9R1_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F9R1_FB1                          CAN_F9R1_FB1_Mask
#define CAN_F9R1_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F9R1_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F9R1_FB2                          CAN_F9R1_FB2_Mask
#define CAN_F9R1_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F9R1_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F9R1_FB3                          CAN_F9R1_FB3_Mask
#define CAN_F9R1_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F9R1_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F9R1_FB4                          CAN_F9R1_FB4_Mask
#define CAN_F9R1_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F9R1_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F9R1_FB5                          CAN_F9R1_FB5_Mask
#define CAN_F9R1_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F9R1_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F9R1_FB6                          CAN_F9R1_FB6_Mask
#define CAN_F9R1_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F9R1_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F9R1_FB7                          CAN_F9R1_FB7_Mask
#define CAN_F9R1_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F9R1_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F9R1_FB8                          CAN_F9R1_FB8_Mask
#define CAN_F9R1_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F9R1_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F9R1_FB9                          CAN_F9R1_FB9_Mask
#define CAN_F9R1_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F9R1_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F9R1_FB10                         CAN_F9R1_FB10_Mask
#define CAN_F9R1_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F9R1_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F9R1_FB11                         CAN_F9R1_FB11_Mask
#define CAN_F9R1_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F9R1_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F9R1_FB12                         CAN_F9R1_FB12_Mask
#define CAN_F9R1_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F9R1_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F9R1_FB13                         CAN_F9R1_FB13_Mask
#define CAN_F9R1_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F9R1_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F9R1_FB14                         CAN_F9R1_FB14_Mask
#define CAN_F9R1_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F9R1_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F9R1_FB15                         CAN_F9R1_FB15_Mask
#define CAN_F9R1_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F9R1_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F9R1_FB16                         CAN_F9R1_FB16_Mask
#define CAN_F9R1_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F9R1_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F9R1_FB17                         CAN_F9R1_FB17_Mask
#define CAN_F9R1_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F9R1_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F9R1_FB18                         CAN_F9R1_FB18_Mask
#define CAN_F9R1_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F9R1_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F9R1_FB19                         CAN_F9R1_FB19_Mask
#define CAN_F9R1_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F9R1_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F9R1_FB20                         CAN_F9R1_FB20_Mask
#define CAN_F9R1_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F9R1_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F9R1_FB21                         CAN_F9R1_FB21_Mask
#define CAN_F9R1_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F9R1_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F9R1_FB22                         CAN_F9R1_FB22_Mask
#define CAN_F9R1_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F9R1_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F9R1_FB23                         CAN_F9R1_FB23_Mask
#define CAN_F9R1_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F9R1_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F9R1_FB24                         CAN_F9R1_FB24_Mask
#define CAN_F9R1_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F9R1_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F9R1_FB25                         CAN_F9R1_FB25_Mask
#define CAN_F9R1_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F9R1_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F9R1_FB26                         CAN_F9R1_FB26_Mask
#define CAN_F9R1_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F9R1_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F9R1_FB27                         CAN_F9R1_FB27_Mask
#define CAN_F9R1_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F9R1_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F9R1_FB28                         CAN_F9R1_FB28_Mask
#define CAN_F9R1_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F9R1_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F9R1_FB29                         CAN_F9R1_FB29_Mask
#define CAN_F9R1_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F9R1_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F9R1_FB30                         CAN_F9R1_FB30_Mask
#define CAN_F9R1_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F9R1_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F9R1_FB31                         CAN_F9R1_FB31_Mask

/************************************* CAN->F9R2  ***************************************/
#define CAN_F9R2_FB0_Pos                      ((uint32_t)0)                     /* Filter bits */
#define CAN_F9R2_FB0_Mask                     (((uint32_t)0x01) << 0)
#define CAN_F9R2_FB0                          CAN_F9R2_FB0_Mask
#define CAN_F9R2_FB1_Pos                      ((uint32_t)1)                     /* Filter bits */
#define CAN_F9R2_FB1_Mask                     (((uint32_t)0x01) << 1)
#define CAN_F9R2_FB1                          CAN_F9R2_FB1_Mask
#define CAN_F9R2_FB2_Pos                      ((uint32_t)2)                     /* Filter bits */
#define CAN_F9R2_FB2_Mask                     (((uint32_t)0x01) << 2)
#define CAN_F9R2_FB2                          CAN_F9R2_FB2_Mask
#define CAN_F9R2_FB3_Pos                      ((uint32_t)3)                     /* Filter bits */
#define CAN_F9R2_FB3_Mask                     (((uint32_t)0x01) << 3)
#define CAN_F9R2_FB3                          CAN_F9R2_FB3_Mask
#define CAN_F9R2_FB4_Pos                      ((uint32_t)4)                     /* Filter bits */
#define CAN_F9R2_FB4_Mask                     (((uint32_t)0x01) << 4)
#define CAN_F9R2_FB4                          CAN_F9R2_FB4_Mask
#define CAN_F9R2_FB5_Pos                      ((uint32_t)5)                     /* Filter bits */
#define CAN_F9R2_FB5_Mask                     (((uint32_t)0x01) << 5)
#define CAN_F9R2_FB5                          CAN_F9R2_FB5_Mask
#define CAN_F9R2_FB6_Pos                      ((uint32_t)6)                     /* Filter bits */
#define CAN_F9R2_FB6_Mask                     (((uint32_t)0x01) << 6)
#define CAN_F9R2_FB6                          CAN_F9R2_FB6_Mask
#define CAN_F9R2_FB7_Pos                      ((uint32_t)7)                     /* Filter bits */
#define CAN_F9R2_FB7_Mask                     (((uint32_t)0x01) << 7)
#define CAN_F9R2_FB7                          CAN_F9R2_FB7_Mask
#define CAN_F9R2_FB8_Pos                      ((uint32_t)8)                     /* Filter bits */
#define CAN_F9R2_FB8_Mask                     (((uint32_t)0x01) << 8)
#define CAN_F9R2_FB8                          CAN_F9R2_FB8_Mask
#define CAN_F9R2_FB9_Pos                      ((uint32_t)9)                     /* Filter bits */
#define CAN_F9R2_FB9_Mask                     (((uint32_t)0x01) << 9)
#define CAN_F9R2_FB9                          CAN_F9R2_FB9_Mask
#define CAN_F9R2_FB10_Pos                     ((uint32_t)10)                    /* Filter bits */
#define CAN_F9R2_FB10_Mask                    (((uint32_t)0x01) << 10)
#define CAN_F9R2_FB10                         CAN_F9R2_FB10_Mask
#define CAN_F9R2_FB11_Pos                     ((uint32_t)11)                    /* Filter bits */
#define CAN_F9R2_FB11_Mask                    (((uint32_t)0x01) << 11)
#define CAN_F9R2_FB11                         CAN_F9R2_FB11_Mask
#define CAN_F9R2_FB12_Pos                     ((uint32_t)12)                    /* Filter bits */
#define CAN_F9R2_FB12_Mask                    (((uint32_t)0x01) << 12)
#define CAN_F9R2_FB12                         CAN_F9R2_FB12_Mask
#define CAN_F9R2_FB13_Pos                     ((uint32_t)13)                    /* Filter bits */
#define CAN_F9R2_FB13_Mask                    (((uint32_t)0x01) << 13)
#define CAN_F9R2_FB13                         CAN_F9R2_FB13_Mask
#define CAN_F9R2_FB14_Pos                     ((uint32_t)14)                    /* Filter bits */
#define CAN_F9R2_FB14_Mask                    (((uint32_t)0x01) << 14)
#define CAN_F9R2_FB14                         CAN_F9R2_FB14_Mask
#define CAN_F9R2_FB15_Pos                     ((uint32_t)15)                    /* Filter bits */
#define CAN_F9R2_FB15_Mask                    (((uint32_t)0x01) << 15)
#define CAN_F9R2_FB15                         CAN_F9R2_FB15_Mask
#define CAN_F9R2_FB16_Pos                     ((uint32_t)16)                    /* Filter bits */
#define CAN_F9R2_FB16_Mask                    (((uint32_t)0x01) << 16)
#define CAN_F9R2_FB16                         CAN_F9R2_FB16_Mask
#define CAN_F9R2_FB17_Pos                     ((uint32_t)17)                    /* Filter bits */
#define CAN_F9R2_FB17_Mask                    (((uint32_t)0x01) << 17)
#define CAN_F9R2_FB17                         CAN_F9R2_FB17_Mask
#define CAN_F9R2_FB18_Pos                     ((uint32_t)18)                    /* Filter bits */
#define CAN_F9R2_FB18_Mask                    (((uint32_t)0x01) << 18)
#define CAN_F9R2_FB18                         CAN_F9R2_FB18_Mask
#define CAN_F9R2_FB19_Pos                     ((uint32_t)19)                    /* Filter bits */
#define CAN_F9R2_FB19_Mask                    (((uint32_t)0x01) << 19)
#define CAN_F9R2_FB19                         CAN_F9R2_FB19_Mask
#define CAN_F9R2_FB20_Pos                     ((uint32_t)20)                    /* Filter bits */
#define CAN_F9R2_FB20_Mask                    (((uint32_t)0x01) << 20)
#define CAN_F9R2_FB20                         CAN_F9R2_FB20_Mask
#define CAN_F9R2_FB21_Pos                     ((uint32_t)21)                    /* Filter bits */
#define CAN_F9R2_FB21_Mask                    (((uint32_t)0x01) << 21)
#define CAN_F9R2_FB21                         CAN_F9R2_FB21_Mask
#define CAN_F9R2_FB22_Pos                     ((uint32_t)22)                    /* Filter bits */
#define CAN_F9R2_FB22_Mask                    (((uint32_t)0x01) << 22)
#define CAN_F9R2_FB22                         CAN_F9R2_FB22_Mask
#define CAN_F9R2_FB23_Pos                     ((uint32_t)23)                    /* Filter bits */
#define CAN_F9R2_FB23_Mask                    (((uint32_t)0x01) << 23)
#define CAN_F9R2_FB23                         CAN_F9R2_FB23_Mask
#define CAN_F9R2_FB24_Pos                     ((uint32_t)24)                    /* Filter bits */
#define CAN_F9R2_FB24_Mask                    (((uint32_t)0x01) << 24)
#define CAN_F9R2_FB24                         CAN_F9R2_FB24_Mask
#define CAN_F9R2_FB25_Pos                     ((uint32_t)25)                    /* Filter bits */
#define CAN_F9R2_FB25_Mask                    (((uint32_t)0x01) << 25)
#define CAN_F9R2_FB25                         CAN_F9R2_FB25_Mask
#define CAN_F9R2_FB26_Pos                     ((uint32_t)26)                    /* Filter bits */
#define CAN_F9R2_FB26_Mask                    (((uint32_t)0x01) << 26)
#define CAN_F9R2_FB26                         CAN_F9R2_FB26_Mask
#define CAN_F9R2_FB27_Pos                     ((uint32_t)27)                    /* Filter bits */
#define CAN_F9R2_FB27_Mask                    (((uint32_t)0x01) << 27)
#define CAN_F9R2_FB27                         CAN_F9R2_FB27_Mask
#define CAN_F9R2_FB28_Pos                     ((uint32_t)28)                    /* Filter bits */
#define CAN_F9R2_FB28_Mask                    (((uint32_t)0x01) << 28)
#define CAN_F9R2_FB28                         CAN_F9R2_FB28_Mask
#define CAN_F9R2_FB29_Pos                     ((uint32_t)29)                    /* Filter bits */
#define CAN_F9R2_FB29_Mask                    (((uint32_t)0x01) << 29)
#define CAN_F9R2_FB29                         CAN_F9R2_FB29_Mask
#define CAN_F9R2_FB30_Pos                     ((uint32_t)30)                    /* Filter bits */
#define CAN_F9R2_FB30_Mask                    (((uint32_t)0x01) << 30)
#define CAN_F9R2_FB30                         CAN_F9R2_FB30_Mask
#define CAN_F9R2_FB31_Pos                     ((uint32_t)31)                    /* Filter bits */
#define CAN_F9R2_FB31_Mask                    (((uint32_t)0x01) << 31)
#define CAN_F9R2_FB31                         CAN_F9R2_FB31_Mask

/************************************* CAN->F10R1  **************************************/
#define CAN_F10R1_FB0_Pos                     ((uint32_t)0)                     /* Filter bits */
#define CAN_F10R1_FB0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_F10R1_FB0                         CAN_F10R1_FB0_Mask
#define CAN_F10R1_FB1_Pos                     ((uint32_t)1)                     /* Filter bits */
#define CAN_F10R1_FB1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_F10R1_FB1                         CAN_F10R1_FB1_Mask
#define CAN_F10R1_FB2_Pos                     ((uint32_t)2)                     /* Filter bits */
#define CAN_F10R1_FB2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_F10R1_FB2                         CAN_F10R1_FB2_Mask
#define CAN_F10R1_FB3_Pos                     ((uint32_t)3)                     /* Filter bits */
#define CAN_F10R1_FB3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_F10R1_FB3                         CAN_F10R1_FB3_Mask
#define CAN_F10R1_FB4_Pos                     ((uint32_t)4)                     /* Filter bits */
#define CAN_F10R1_FB4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_F10R1_FB4                         CAN_F10R1_FB4_Mask
#define CAN_F10R1_FB5_Pos                     ((uint32_t)5)                     /* Filter bits */
#define CAN_F10R1_FB5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_F10R1_FB5                         CAN_F10R1_FB5_Mask
#define CAN_F10R1_FB6_Pos                     ((uint32_t)6)                     /* Filter bits */
#define CAN_F10R1_FB6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_F10R1_FB6                         CAN_F10R1_FB6_Mask
#define CAN_F10R1_FB7_Pos                     ((uint32_t)7)                     /* Filter bits */
#define CAN_F10R1_FB7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_F10R1_FB7                         CAN_F10R1_FB7_Mask
#define CAN_F10R1_FB8_Pos                     ((uint32_t)8)                     /* Filter bits */
#define CAN_F10R1_FB8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_F10R1_FB8                         CAN_F10R1_FB8_Mask
#define CAN_F10R1_FB9_Pos                     ((uint32_t)9)                     /* Filter bits */
#define CAN_F10R1_FB9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_F10R1_FB9                         CAN_F10R1_FB9_Mask
#define CAN_F10R1_FB10_Pos                    ((uint32_t)10)                    /* Filter bits */
#define CAN_F10R1_FB10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_F10R1_FB10                        CAN_F10R1_FB10_Mask
#define CAN_F10R1_FB11_Pos                    ((uint32_t)11)                    /* Filter bits */
#define CAN_F10R1_FB11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_F10R1_FB11                        CAN_F10R1_FB11_Mask
#define CAN_F10R1_FB12_Pos                    ((uint32_t)12)                    /* Filter bits */
#define CAN_F10R1_FB12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_F10R1_FB12                        CAN_F10R1_FB12_Mask
#define CAN_F10R1_FB13_Pos                    ((uint32_t)13)                    /* Filter bits */
#define CAN_F10R1_FB13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_F10R1_FB13                        CAN_F10R1_FB13_Mask
#define CAN_F10R1_FB14_Pos                    ((uint32_t)14)                    /* Filter bits */
#define CAN_F10R1_FB14_Mask                   (((uint32_t)0x01) << 14)
#define CAN_F10R1_FB14                        CAN_F10R1_FB14_Mask
#define CAN_F10R1_FB15_Pos                    ((uint32_t)15)                    /* Filter bits */
#define CAN_F10R1_FB15_Mask                   (((uint32_t)0x01) << 15)
#define CAN_F10R1_FB15                        CAN_F10R1_FB15_Mask
#define CAN_F10R1_FB16_Pos                    ((uint32_t)16)                    /* Filter bits */
#define CAN_F10R1_FB16_Mask                   (((uint32_t)0x01) << 16)
#define CAN_F10R1_FB16                        CAN_F10R1_FB16_Mask
#define CAN_F10R1_FB17_Pos                    ((uint32_t)17)                    /* Filter bits */
#define CAN_F10R1_FB17_Mask                   (((uint32_t)0x01) << 17)
#define CAN_F10R1_FB17                        CAN_F10R1_FB17_Mask
#define CAN_F10R1_FB18_Pos                    ((uint32_t)18)                    /* Filter bits */
#define CAN_F10R1_FB18_Mask                   (((uint32_t)0x01) << 18)
#define CAN_F10R1_FB18                        CAN_F10R1_FB18_Mask
#define CAN_F10R1_FB19_Pos                    ((uint32_t)19)                    /* Filter bits */
#define CAN_F10R1_FB19_Mask                   (((uint32_t)0x01) << 19)
#define CAN_F10R1_FB19                        CAN_F10R1_FB19_Mask
#define CAN_F10R1_FB20_Pos                    ((uint32_t)20)                    /* Filter bits */
#define CAN_F10R1_FB20_Mask                   (((uint32_t)0x01) << 20)
#define CAN_F10R1_FB20                        CAN_F10R1_FB20_Mask
#define CAN_F10R1_FB21_Pos                    ((uint32_t)21)                    /* Filter bits */
#define CAN_F10R1_FB21_Mask                   (((uint32_t)0x01) << 21)
#define CAN_F10R1_FB21                        CAN_F10R1_FB21_Mask
#define CAN_F10R1_FB22_Pos                    ((uint32_t)22)                    /* Filter bits */
#define CAN_F10R1_FB22_Mask                   (((uint32_t)0x01) << 22)
#define CAN_F10R1_FB22                        CAN_F10R1_FB22_Mask
#define CAN_F10R1_FB23_Pos                    ((uint32_t)23)                    /* Filter bits */
#define CAN_F10R1_FB23_Mask                   (((uint32_t)0x01) << 23)
#define CAN_F10R1_FB23                        CAN_F10R1_FB23_Mask
#define CAN_F10R1_FB24_Pos                    ((uint32_t)24)                    /* Filter bits */
#define CAN_F10R1_FB24_Mask                   (((uint32_t)0x01) << 24)
#define CAN_F10R1_FB24                        CAN_F10R1_FB24_Mask
#define CAN_F10R1_FB25_Pos                    ((uint32_t)25)                    /* Filter bits */
#define CAN_F10R1_FB25_Mask                   (((uint32_t)0x01) << 25)
#define CAN_F10R1_FB25                        CAN_F10R1_FB25_Mask
#define CAN_F10R1_FB26_Pos                    ((uint32_t)26)                    /* Filter bits */
#define CAN_F10R1_FB26_Mask                   (((uint32_t)0x01) << 26)
#define CAN_F10R1_FB26                        CAN_F10R1_FB26_Mask
#define CAN_F10R1_FB27_Pos                    ((uint32_t)27)                    /* Filter bits */
#define CAN_F10R1_FB27_Mask                   (((uint32_t)0x01) << 27)
#define CAN_F10R1_FB27                        CAN_F10R1_FB27_Mask
#define CAN_F10R1_FB28_Pos                    ((uint32_t)28)                    /* Filter bits */
#define CAN_F10R1_FB28_Mask                   (((uint32_t)0x01) << 28)
#define CAN_F10R1_FB28                        CAN_F10R1_FB28_Mask
#define CAN_F10R1_FB29_Pos                    ((uint32_t)29)                    /* Filter bits */
#define CAN_F10R1_FB29_Mask                   (((uint32_t)0x01) << 29)
#define CAN_F10R1_FB29                        CAN_F10R1_FB29_Mask
#define CAN_F10R1_FB30_Pos                    ((uint32_t)30)                    /* Filter bits */
#define CAN_F10R1_FB30_Mask                   (((uint32_t)0x01) << 30)
#define CAN_F10R1_FB30                        CAN_F10R1_FB30_Mask
#define CAN_F10R1_FB31_Pos                    ((uint32_t)31)                    /* Filter bits */
#define CAN_F10R1_FB31_Mask                   (((uint32_t)0x01) << 31)
#define CAN_F10R1_FB31                        CAN_F10R1_FB31_Mask

/************************************* CAN->F10R2  **************************************/
#define CAN_F10R2_FB0_Pos                     ((uint32_t)0)                     /* Filter bits */
#define CAN_F10R2_FB0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_F10R2_FB0                         CAN_F10R2_FB0_Mask
#define CAN_F10R2_FB1_Pos                     ((uint32_t)1)                     /* Filter bits */
#define CAN_F10R2_FB1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_F10R2_FB1                         CAN_F10R2_FB1_Mask
#define CAN_F10R2_FB2_Pos                     ((uint32_t)2)                     /* Filter bits */
#define CAN_F10R2_FB2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_F10R2_FB2                         CAN_F10R2_FB2_Mask
#define CAN_F10R2_FB3_Pos                     ((uint32_t)3)                     /* Filter bits */
#define CAN_F10R2_FB3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_F10R2_FB3                         CAN_F10R2_FB3_Mask
#define CAN_F10R2_FB4_Pos                     ((uint32_t)4)                     /* Filter bits */
#define CAN_F10R2_FB4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_F10R2_FB4                         CAN_F10R2_FB4_Mask
#define CAN_F10R2_FB5_Pos                     ((uint32_t)5)                     /* Filter bits */
#define CAN_F10R2_FB5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_F10R2_FB5                         CAN_F10R2_FB5_Mask
#define CAN_F10R2_FB6_Pos                     ((uint32_t)6)                     /* Filter bits */
#define CAN_F10R2_FB6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_F10R2_FB6                         CAN_F10R2_FB6_Mask
#define CAN_F10R2_FB7_Pos                     ((uint32_t)7)                     /* Filter bits */
#define CAN_F10R2_FB7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_F10R2_FB7                         CAN_F10R2_FB7_Mask
#define CAN_F10R2_FB8_Pos                     ((uint32_t)8)                     /* Filter bits */
#define CAN_F10R2_FB8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_F10R2_FB8                         CAN_F10R2_FB8_Mask
#define CAN_F10R2_FB9_Pos                     ((uint32_t)9)                     /* Filter bits */
#define CAN_F10R2_FB9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_F10R2_FB9                         CAN_F10R2_FB9_Mask
#define CAN_F10R2_FB10_Pos                    ((uint32_t)10)                    /* Filter bits */
#define CAN_F10R2_FB10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_F10R2_FB10                        CAN_F10R2_FB10_Mask
#define CAN_F10R2_FB11_Pos                    ((uint32_t)11)                    /* Filter bits */
#define CAN_F10R2_FB11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_F10R2_FB11                        CAN_F10R2_FB11_Mask
#define CAN_F10R2_FB12_Pos                    ((uint32_t)12)                    /* Filter bits */
#define CAN_F10R2_FB12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_F10R2_FB12                        CAN_F10R2_FB12_Mask
#define CAN_F10R2_FB13_Pos                    ((uint32_t)13)                    /* Filter bits */
#define CAN_F10R2_FB13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_F10R2_FB13                        CAN_F10R2_FB13_Mask
#define CAN_F10R2_FB14_Pos                    ((uint32_t)14)                    /* Filter bits */
#define CAN_F10R2_FB14_Mask                   (((uint32_t)0x01) << 14)
#define CAN_F10R2_FB14                        CAN_F10R2_FB14_Mask
#define CAN_F10R2_FB15_Pos                    ((uint32_t)15)                    /* Filter bits */
#define CAN_F10R2_FB15_Mask                   (((uint32_t)0x01) << 15)
#define CAN_F10R2_FB15                        CAN_F10R2_FB15_Mask
#define CAN_F10R2_FB16_Pos                    ((uint32_t)16)                    /* Filter bits */
#define CAN_F10R2_FB16_Mask                   (((uint32_t)0x01) << 16)
#define CAN_F10R2_FB16                        CAN_F10R2_FB16_Mask
#define CAN_F10R2_FB17_Pos                    ((uint32_t)17)                    /* Filter bits */
#define CAN_F10R2_FB17_Mask                   (((uint32_t)0x01) << 17)
#define CAN_F10R2_FB17                        CAN_F10R2_FB17_Mask
#define CAN_F10R2_FB18_Pos                    ((uint32_t)18)                    /* Filter bits */
#define CAN_F10R2_FB18_Mask                   (((uint32_t)0x01) << 18)
#define CAN_F10R2_FB18                        CAN_F10R2_FB18_Mask
#define CAN_F10R2_FB19_Pos                    ((uint32_t)19)                    /* Filter bits */
#define CAN_F10R2_FB19_Mask                   (((uint32_t)0x01) << 19)
#define CAN_F10R2_FB19                        CAN_F10R2_FB19_Mask
#define CAN_F10R2_FB20_Pos                    ((uint32_t)20)                    /* Filter bits */
#define CAN_F10R2_FB20_Mask                   (((uint32_t)0x01) << 20)
#define CAN_F10R2_FB20                        CAN_F10R2_FB20_Mask
#define CAN_F10R2_FB21_Pos                    ((uint32_t)21)                    /* Filter bits */
#define CAN_F10R2_FB21_Mask                   (((uint32_t)0x01) << 21)
#define CAN_F10R2_FB21                        CAN_F10R2_FB21_Mask
#define CAN_F10R2_FB22_Pos                    ((uint32_t)22)                    /* Filter bits */
#define CAN_F10R2_FB22_Mask                   (((uint32_t)0x01) << 22)
#define CAN_F10R2_FB22                        CAN_F10R2_FB22_Mask
#define CAN_F10R2_FB23_Pos                    ((uint32_t)23)                    /* Filter bits */
#define CAN_F10R2_FB23_Mask                   (((uint32_t)0x01) << 23)
#define CAN_F10R2_FB23                        CAN_F10R2_FB23_Mask
#define CAN_F10R2_FB24_Pos                    ((uint32_t)24)                    /* Filter bits */
#define CAN_F10R2_FB24_Mask                   (((uint32_t)0x01) << 24)
#define CAN_F10R2_FB24                        CAN_F10R2_FB24_Mask
#define CAN_F10R2_FB25_Pos                    ((uint32_t)25)                    /* Filter bits */
#define CAN_F10R2_FB25_Mask                   (((uint32_t)0x01) << 25)
#define CAN_F10R2_FB25                        CAN_F10R2_FB25_Mask
#define CAN_F10R2_FB26_Pos                    ((uint32_t)26)                    /* Filter bits */
#define CAN_F10R2_FB26_Mask                   (((uint32_t)0x01) << 26)
#define CAN_F10R2_FB26                        CAN_F10R2_FB26_Mask
#define CAN_F10R2_FB27_Pos                    ((uint32_t)27)                    /* Filter bits */
#define CAN_F10R2_FB27_Mask                   (((uint32_t)0x01) << 27)
#define CAN_F10R2_FB27                        CAN_F10R2_FB27_Mask
#define CAN_F10R2_FB28_Pos                    ((uint32_t)28)                    /* Filter bits */
#define CAN_F10R2_FB28_Mask                   (((uint32_t)0x01) << 28)
#define CAN_F10R2_FB28                        CAN_F10R2_FB28_Mask
#define CAN_F10R2_FB29_Pos                    ((uint32_t)29)                    /* Filter bits */
#define CAN_F10R2_FB29_Mask                   (((uint32_t)0x01) << 29)
#define CAN_F10R2_FB29                        CAN_F10R2_FB29_Mask
#define CAN_F10R2_FB30_Pos                    ((uint32_t)30)                    /* Filter bits */
#define CAN_F10R2_FB30_Mask                   (((uint32_t)0x01) << 30)
#define CAN_F10R2_FB30                        CAN_F10R2_FB30_Mask
#define CAN_F10R2_FB31_Pos                    ((uint32_t)31)                    /* Filter bits */
#define CAN_F10R2_FB31_Mask                   (((uint32_t)0x01) << 31)
#define CAN_F10R2_FB31                        CAN_F10R2_FB31_Mask

/************************************* CAN->F11R1  **************************************/
#define CAN_F11R1_FB0_Pos                     ((uint32_t)0)                     /* Filter bits */
#define CAN_F11R1_FB0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_F11R1_FB0                         CAN_F11R1_FB0_Mask
#define CAN_F11R1_FB1_Pos                     ((uint32_t)1)                     /* Filter bits */
#define CAN_F11R1_FB1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_F11R1_FB1                         CAN_F11R1_FB1_Mask
#define CAN_F11R1_FB2_Pos                     ((uint32_t)2)                     /* Filter bits */
#define CAN_F11R1_FB2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_F11R1_FB2                         CAN_F11R1_FB2_Mask
#define CAN_F11R1_FB3_Pos                     ((uint32_t)3)                     /* Filter bits */
#define CAN_F11R1_FB3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_F11R1_FB3                         CAN_F11R1_FB3_Mask
#define CAN_F11R1_FB4_Pos                     ((uint32_t)4)                     /* Filter bits */
#define CAN_F11R1_FB4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_F11R1_FB4                         CAN_F11R1_FB4_Mask
#define CAN_F11R1_FB5_Pos                     ((uint32_t)5)                     /* Filter bits */
#define CAN_F11R1_FB5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_F11R1_FB5                         CAN_F11R1_FB5_Mask
#define CAN_F11R1_FB6_Pos                     ((uint32_t)6)                     /* Filter bits */
#define CAN_F11R1_FB6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_F11R1_FB6                         CAN_F11R1_FB6_Mask
#define CAN_F11R1_FB7_Pos                     ((uint32_t)7)                     /* Filter bits */
#define CAN_F11R1_FB7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_F11R1_FB7                         CAN_F11R1_FB7_Mask
#define CAN_F11R1_FB8_Pos                     ((uint32_t)8)                     /* Filter bits */
#define CAN_F11R1_FB8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_F11R1_FB8                         CAN_F11R1_FB8_Mask
#define CAN_F11R1_FB9_Pos                     ((uint32_t)9)                     /* Filter bits */
#define CAN_F11R1_FB9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_F11R1_FB9                         CAN_F11R1_FB9_Mask
#define CAN_F11R1_FB10_Pos                    ((uint32_t)10)                    /* Filter bits */
#define CAN_F11R1_FB10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_F11R1_FB10                        CAN_F11R1_FB10_Mask
#define CAN_F11R1_FB11_Pos                    ((uint32_t)11)                    /* Filter bits */
#define CAN_F11R1_FB11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_F11R1_FB11                        CAN_F11R1_FB11_Mask
#define CAN_F11R1_FB12_Pos                    ((uint32_t)12)                    /* Filter bits */
#define CAN_F11R1_FB12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_F11R1_FB12                        CAN_F11R1_FB12_Mask
#define CAN_F11R1_FB13_Pos                    ((uint32_t)13)                    /* Filter bits */
#define CAN_F11R1_FB13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_F11R1_FB13                        CAN_F11R1_FB13_Mask
#define CAN_F11R1_FB14_Pos                    ((uint32_t)14)                    /* Filter bits */
#define CAN_F11R1_FB14_Mask                   (((uint32_t)0x01) << 14)
#define CAN_F11R1_FB14                        CAN_F11R1_FB14_Mask
#define CAN_F11R1_FB15_Pos                    ((uint32_t)15)                    /* Filter bits */
#define CAN_F11R1_FB15_Mask                   (((uint32_t)0x01) << 15)
#define CAN_F11R1_FB15                        CAN_F11R1_FB15_Mask
#define CAN_F11R1_FB16_Pos                    ((uint32_t)16)                    /* Filter bits */
#define CAN_F11R1_FB16_Mask                   (((uint32_t)0x01) << 16)
#define CAN_F11R1_FB16                        CAN_F11R1_FB16_Mask
#define CAN_F11R1_FB17_Pos                    ((uint32_t)17)                    /* Filter bits */
#define CAN_F11R1_FB17_Mask                   (((uint32_t)0x01) << 17)
#define CAN_F11R1_FB17                        CAN_F11R1_FB17_Mask
#define CAN_F11R1_FB18_Pos                    ((uint32_t)18)                    /* Filter bits */
#define CAN_F11R1_FB18_Mask                   (((uint32_t)0x01) << 18)
#define CAN_F11R1_FB18                        CAN_F11R1_FB18_Mask
#define CAN_F11R1_FB19_Pos                    ((uint32_t)19)                    /* Filter bits */
#define CAN_F11R1_FB19_Mask                   (((uint32_t)0x01) << 19)
#define CAN_F11R1_FB19                        CAN_F11R1_FB19_Mask
#define CAN_F11R1_FB20_Pos                    ((uint32_t)20)                    /* Filter bits */
#define CAN_F11R1_FB20_Mask                   (((uint32_t)0x01) << 20)
#define CAN_F11R1_FB20                        CAN_F11R1_FB20_Mask
#define CAN_F11R1_FB21_Pos                    ((uint32_t)21)                    /* Filter bits */
#define CAN_F11R1_FB21_Mask                   (((uint32_t)0x01) << 21)
#define CAN_F11R1_FB21                        CAN_F11R1_FB21_Mask
#define CAN_F11R1_FB22_Pos                    ((uint32_t)22)                    /* Filter bits */
#define CAN_F11R1_FB22_Mask                   (((uint32_t)0x01) << 22)
#define CAN_F11R1_FB22                        CAN_F11R1_FB22_Mask
#define CAN_F11R1_FB23_Pos                    ((uint32_t)23)                    /* Filter bits */
#define CAN_F11R1_FB23_Mask                   (((uint32_t)0x01) << 23)
#define CAN_F11R1_FB23                        CAN_F11R1_FB23_Mask
#define CAN_F11R1_FB24_Pos                    ((uint32_t)24)                    /* Filter bits */
#define CAN_F11R1_FB24_Mask                   (((uint32_t)0x01) << 24)
#define CAN_F11R1_FB24                        CAN_F11R1_FB24_Mask
#define CAN_F11R1_FB25_Pos                    ((uint32_t)25)                    /* Filter bits */
#define CAN_F11R1_FB25_Mask                   (((uint32_t)0x01) << 25)
#define CAN_F11R1_FB25                        CAN_F11R1_FB25_Mask
#define CAN_F11R1_FB26_Pos                    ((uint32_t)26)                    /* Filter bits */
#define CAN_F11R1_FB26_Mask                   (((uint32_t)0x01) << 26)
#define CAN_F11R1_FB26                        CAN_F11R1_FB26_Mask
#define CAN_F11R1_FB27_Pos                    ((uint32_t)27)                    /* Filter bits */
#define CAN_F11R1_FB27_Mask                   (((uint32_t)0x01) << 27)
#define CAN_F11R1_FB27                        CAN_F11R1_FB27_Mask
#define CAN_F11R1_FB28_Pos                    ((uint32_t)28)                    /* Filter bits */
#define CAN_F11R1_FB28_Mask                   (((uint32_t)0x01) << 28)
#define CAN_F11R1_FB28                        CAN_F11R1_FB28_Mask
#define CAN_F11R1_FB29_Pos                    ((uint32_t)29)                    /* Filter bits */
#define CAN_F11R1_FB29_Mask                   (((uint32_t)0x01) << 29)
#define CAN_F11R1_FB29                        CAN_F11R1_FB29_Mask
#define CAN_F11R1_FB30_Pos                    ((uint32_t)30)                    /* Filter bits */
#define CAN_F11R1_FB30_Mask                   (((uint32_t)0x01) << 30)
#define CAN_F11R1_FB30                        CAN_F11R1_FB30_Mask
#define CAN_F11R1_FB31_Pos                    ((uint32_t)31)                    /* Filter bits */
#define CAN_F11R1_FB31_Mask                   (((uint32_t)0x01) << 31)
#define CAN_F11R1_FB31                        CAN_F11R1_FB31_Mask

/************************************* CAN->F11R2  **************************************/
#define CAN_F11R2_FB0_Pos                     ((uint32_t)0)                     /* Filter bits */
#define CAN_F11R2_FB0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_F11R2_FB0                         CAN_F11R2_FB0_Mask
#define CAN_F11R2_FB1_Pos                     ((uint32_t)1)                     /* Filter bits */
#define CAN_F11R2_FB1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_F11R2_FB1                         CAN_F11R2_FB1_Mask
#define CAN_F11R2_FB2_Pos                     ((uint32_t)2)                     /* Filter bits */
#define CAN_F11R2_FB2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_F11R2_FB2                         CAN_F11R2_FB2_Mask
#define CAN_F11R2_FB3_Pos                     ((uint32_t)3)                     /* Filter bits */
#define CAN_F11R2_FB3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_F11R2_FB3                         CAN_F11R2_FB3_Mask
#define CAN_F11R2_FB4_Pos                     ((uint32_t)4)                     /* Filter bits */
#define CAN_F11R2_FB4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_F11R2_FB4                         CAN_F11R2_FB4_Mask
#define CAN_F11R2_FB5_Pos                     ((uint32_t)5)                     /* Filter bits */
#define CAN_F11R2_FB5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_F11R2_FB5                         CAN_F11R2_FB5_Mask
#define CAN_F11R2_FB6_Pos                     ((uint32_t)6)                     /* Filter bits */
#define CAN_F11R2_FB6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_F11R2_FB6                         CAN_F11R2_FB6_Mask
#define CAN_F11R2_FB7_Pos                     ((uint32_t)7)                     /* Filter bits */
#define CAN_F11R2_FB7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_F11R2_FB7                         CAN_F11R2_FB7_Mask
#define CAN_F11R2_FB8_Pos                     ((uint32_t)8)                     /* Filter bits */
#define CAN_F11R2_FB8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_F11R2_FB8                         CAN_F11R2_FB8_Mask
#define CAN_F11R2_FB9_Pos                     ((uint32_t)9)                     /* Filter bits */
#define CAN_F11R2_FB9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_F11R2_FB9                         CAN_F11R2_FB9_Mask
#define CAN_F11R2_FB10_Pos                    ((uint32_t)10)                    /* Filter bits */
#define CAN_F11R2_FB10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_F11R2_FB10                        CAN_F11R2_FB10_Mask
#define CAN_F11R2_FB11_Pos                    ((uint32_t)11)                    /* Filter bits */
#define CAN_F11R2_FB11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_F11R2_FB11                        CAN_F11R2_FB11_Mask
#define CAN_F11R2_FB12_Pos                    ((uint32_t)12)                    /* Filter bits */
#define CAN_F11R2_FB12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_F11R2_FB12                        CAN_F11R2_FB12_Mask
#define CAN_F11R2_FB13_Pos                    ((uint32_t)13)                    /* Filter bits */
#define CAN_F11R2_FB13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_F11R2_FB13                        CAN_F11R2_FB13_Mask
#define CAN_F11R2_FB14_Pos                    ((uint32_t)14)                    /* Filter bits */
#define CAN_F11R2_FB14_Mask                   (((uint32_t)0x01) << 14)
#define CAN_F11R2_FB14                        CAN_F11R2_FB14_Mask
#define CAN_F11R2_FB15_Pos                    ((uint32_t)15)                    /* Filter bits */
#define CAN_F11R2_FB15_Mask                   (((uint32_t)0x01) << 15)
#define CAN_F11R2_FB15                        CAN_F11R2_FB15_Mask
#define CAN_F11R2_FB16_Pos                    ((uint32_t)16)                    /* Filter bits */
#define CAN_F11R2_FB16_Mask                   (((uint32_t)0x01) << 16)
#define CAN_F11R2_FB16                        CAN_F11R2_FB16_Mask
#define CAN_F11R2_FB17_Pos                    ((uint32_t)17)                    /* Filter bits */
#define CAN_F11R2_FB17_Mask                   (((uint32_t)0x01) << 17)
#define CAN_F11R2_FB17                        CAN_F11R2_FB17_Mask
#define CAN_F11R2_FB18_Pos                    ((uint32_t)18)                    /* Filter bits */
#define CAN_F11R2_FB18_Mask                   (((uint32_t)0x01) << 18)
#define CAN_F11R2_FB18                        CAN_F11R2_FB18_Mask
#define CAN_F11R2_FB19_Pos                    ((uint32_t)19)                    /* Filter bits */
#define CAN_F11R2_FB19_Mask                   (((uint32_t)0x01) << 19)
#define CAN_F11R2_FB19                        CAN_F11R2_FB19_Mask
#define CAN_F11R2_FB20_Pos                    ((uint32_t)20)                    /* Filter bits */
#define CAN_F11R2_FB20_Mask                   (((uint32_t)0x01) << 20)
#define CAN_F11R2_FB20                        CAN_F11R2_FB20_Mask
#define CAN_F11R2_FB21_Pos                    ((uint32_t)21)                    /* Filter bits */
#define CAN_F11R2_FB21_Mask                   (((uint32_t)0x01) << 21)
#define CAN_F11R2_FB21                        CAN_F11R2_FB21_Mask
#define CAN_F11R2_FB22_Pos                    ((uint32_t)22)                    /* Filter bits */
#define CAN_F11R2_FB22_Mask                   (((uint32_t)0x01) << 22)
#define CAN_F11R2_FB22                        CAN_F11R2_FB22_Mask
#define CAN_F11R2_FB23_Pos                    ((uint32_t)23)                    /* Filter bits */
#define CAN_F11R2_FB23_Mask                   (((uint32_t)0x01) << 23)
#define CAN_F11R2_FB23                        CAN_F11R2_FB23_Mask
#define CAN_F11R2_FB24_Pos                    ((uint32_t)24)                    /* Filter bits */
#define CAN_F11R2_FB24_Mask                   (((uint32_t)0x01) << 24)
#define CAN_F11R2_FB24                        CAN_F11R2_FB24_Mask
#define CAN_F11R2_FB25_Pos                    ((uint32_t)25)                    /* Filter bits */
#define CAN_F11R2_FB25_Mask                   (((uint32_t)0x01) << 25)
#define CAN_F11R2_FB25                        CAN_F11R2_FB25_Mask
#define CAN_F11R2_FB26_Pos                    ((uint32_t)26)                    /* Filter bits */
#define CAN_F11R2_FB26_Mask                   (((uint32_t)0x01) << 26)
#define CAN_F11R2_FB26                        CAN_F11R2_FB26_Mask
#define CAN_F11R2_FB27_Pos                    ((uint32_t)27)                    /* Filter bits */
#define CAN_F11R2_FB27_Mask                   (((uint32_t)0x01) << 27)
#define CAN_F11R2_FB27                        CAN_F11R2_FB27_Mask
#define CAN_F11R2_FB28_Pos                    ((uint32_t)28)                    /* Filter bits */
#define CAN_F11R2_FB28_Mask                   (((uint32_t)0x01) << 28)
#define CAN_F11R2_FB28                        CAN_F11R2_FB28_Mask
#define CAN_F11R2_FB29_Pos                    ((uint32_t)29)                    /* Filter bits */
#define CAN_F11R2_FB29_Mask                   (((uint32_t)0x01) << 29)
#define CAN_F11R2_FB29                        CAN_F11R2_FB29_Mask
#define CAN_F11R2_FB30_Pos                    ((uint32_t)30)                    /* Filter bits */
#define CAN_F11R2_FB30_Mask                   (((uint32_t)0x01) << 30)
#define CAN_F11R2_FB30                        CAN_F11R2_FB30_Mask
#define CAN_F11R2_FB31_Pos                    ((uint32_t)31)                    /* Filter bits */
#define CAN_F11R2_FB31_Mask                   (((uint32_t)0x01) << 31)
#define CAN_F11R2_FB31                        CAN_F11R2_FB31_Mask

/************************************* CAN->F12R1  **************************************/
#define CAN_F12R1_FB0_Pos                     ((uint32_t)0)                     /* Filter bits */
#define CAN_F12R1_FB0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_F12R1_FB0                         CAN_F12R1_FB0_Mask
#define CAN_F12R1_FB1_Pos                     ((uint32_t)1)                     /* Filter bits */
#define CAN_F12R1_FB1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_F12R1_FB1                         CAN_F12R1_FB1_Mask
#define CAN_F12R1_FB2_Pos                     ((uint32_t)2)                     /* Filter bits */
#define CAN_F12R1_FB2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_F12R1_FB2                         CAN_F12R1_FB2_Mask
#define CAN_F12R1_FB3_Pos                     ((uint32_t)3)                     /* Filter bits */
#define CAN_F12R1_FB3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_F12R1_FB3                         CAN_F12R1_FB3_Mask
#define CAN_F12R1_FB4_Pos                     ((uint32_t)4)                     /* Filter bits */
#define CAN_F12R1_FB4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_F12R1_FB4                         CAN_F12R1_FB4_Mask
#define CAN_F12R1_FB5_Pos                     ((uint32_t)5)                     /* Filter bits */
#define CAN_F12R1_FB5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_F12R1_FB5                         CAN_F12R1_FB5_Mask
#define CAN_F12R1_FB6_Pos                     ((uint32_t)6)                     /* Filter bits */
#define CAN_F12R1_FB6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_F12R1_FB6                         CAN_F12R1_FB6_Mask
#define CAN_F12R1_FB7_Pos                     ((uint32_t)7)                     /* Filter bits */
#define CAN_F12R1_FB7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_F12R1_FB7                         CAN_F12R1_FB7_Mask
#define CAN_F12R1_FB8_Pos                     ((uint32_t)8)                     /* Filter bits */
#define CAN_F12R1_FB8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_F12R1_FB8                         CAN_F12R1_FB8_Mask
#define CAN_F12R1_FB9_Pos                     ((uint32_t)9)                     /* Filter bits */
#define CAN_F12R1_FB9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_F12R1_FB9                         CAN_F12R1_FB9_Mask
#define CAN_F12R1_FB10_Pos                    ((uint32_t)10)                    /* Filter bits */
#define CAN_F12R1_FB10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_F12R1_FB10                        CAN_F12R1_FB10_Mask
#define CAN_F12R1_FB11_Pos                    ((uint32_t)11)                    /* Filter bits */
#define CAN_F12R1_FB11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_F12R1_FB11                        CAN_F12R1_FB11_Mask
#define CAN_F12R1_FB12_Pos                    ((uint32_t)12)                    /* Filter bits */
#define CAN_F12R1_FB12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_F12R1_FB12                        CAN_F12R1_FB12_Mask
#define CAN_F12R1_FB13_Pos                    ((uint32_t)13)                    /* Filter bits */
#define CAN_F12R1_FB13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_F12R1_FB13                        CAN_F12R1_FB13_Mask
#define CAN_F12R1_FB14_Pos                    ((uint32_t)14)                    /* Filter bits */
#define CAN_F12R1_FB14_Mask                   (((uint32_t)0x01) << 14)
#define CAN_F12R1_FB14                        CAN_F12R1_FB14_Mask
#define CAN_F12R1_FB15_Pos                    ((uint32_t)15)                    /* Filter bits */
#define CAN_F12R1_FB15_Mask                   (((uint32_t)0x01) << 15)
#define CAN_F12R1_FB15                        CAN_F12R1_FB15_Mask
#define CAN_F12R1_FB16_Pos                    ((uint32_t)16)                    /* Filter bits */
#define CAN_F12R1_FB16_Mask                   (((uint32_t)0x01) << 16)
#define CAN_F12R1_FB16                        CAN_F12R1_FB16_Mask
#define CAN_F12R1_FB17_Pos                    ((uint32_t)17)                    /* Filter bits */
#define CAN_F12R1_FB17_Mask                   (((uint32_t)0x01) << 17)
#define CAN_F12R1_FB17                        CAN_F12R1_FB17_Mask
#define CAN_F12R1_FB18_Pos                    ((uint32_t)18)                    /* Filter bits */
#define CAN_F12R1_FB18_Mask                   (((uint32_t)0x01) << 18)
#define CAN_F12R1_FB18                        CAN_F12R1_FB18_Mask
#define CAN_F12R1_FB19_Pos                    ((uint32_t)19)                    /* Filter bits */
#define CAN_F12R1_FB19_Mask                   (((uint32_t)0x01) << 19)
#define CAN_F12R1_FB19                        CAN_F12R1_FB19_Mask
#define CAN_F12R1_FB20_Pos                    ((uint32_t)20)                    /* Filter bits */
#define CAN_F12R1_FB20_Mask                   (((uint32_t)0x01) << 20)
#define CAN_F12R1_FB20                        CAN_F12R1_FB20_Mask
#define CAN_F12R1_FB21_Pos                    ((uint32_t)21)                    /* Filter bits */
#define CAN_F12R1_FB21_Mask                   (((uint32_t)0x01) << 21)
#define CAN_F12R1_FB21                        CAN_F12R1_FB21_Mask
#define CAN_F12R1_FB22_Pos                    ((uint32_t)22)                    /* Filter bits */
#define CAN_F12R1_FB22_Mask                   (((uint32_t)0x01) << 22)
#define CAN_F12R1_FB22                        CAN_F12R1_FB22_Mask
#define CAN_F12R1_FB23_Pos                    ((uint32_t)23)                    /* Filter bits */
#define CAN_F12R1_FB23_Mask                   (((uint32_t)0x01) << 23)
#define CAN_F12R1_FB23                        CAN_F12R1_FB23_Mask
#define CAN_F12R1_FB24_Pos                    ((uint32_t)24)                    /* Filter bits */
#define CAN_F12R1_FB24_Mask                   (((uint32_t)0x01) << 24)
#define CAN_F12R1_FB24                        CAN_F12R1_FB24_Mask
#define CAN_F12R1_FB25_Pos                    ((uint32_t)25)                    /* Filter bits */
#define CAN_F12R1_FB25_Mask                   (((uint32_t)0x01) << 25)
#define CAN_F12R1_FB25                        CAN_F12R1_FB25_Mask
#define CAN_F12R1_FB26_Pos                    ((uint32_t)26)                    /* Filter bits */
#define CAN_F12R1_FB26_Mask                   (((uint32_t)0x01) << 26)
#define CAN_F12R1_FB26                        CAN_F12R1_FB26_Mask
#define CAN_F12R1_FB27_Pos                    ((uint32_t)27)                    /* Filter bits */
#define CAN_F12R1_FB27_Mask                   (((uint32_t)0x01) << 27)
#define CAN_F12R1_FB27                        CAN_F12R1_FB27_Mask
#define CAN_F12R1_FB28_Pos                    ((uint32_t)28)                    /* Filter bits */
#define CAN_F12R1_FB28_Mask                   (((uint32_t)0x01) << 28)
#define CAN_F12R1_FB28                        CAN_F12R1_FB28_Mask
#define CAN_F12R1_FB29_Pos                    ((uint32_t)29)                    /* Filter bits */
#define CAN_F12R1_FB29_Mask                   (((uint32_t)0x01) << 29)
#define CAN_F12R1_FB29                        CAN_F12R1_FB29_Mask
#define CAN_F12R1_FB30_Pos                    ((uint32_t)30)                    /* Filter bits */
#define CAN_F12R1_FB30_Mask                   (((uint32_t)0x01) << 30)
#define CAN_F12R1_FB30                        CAN_F12R1_FB30_Mask
#define CAN_F12R1_FB31_Pos                    ((uint32_t)31)                    /* Filter bits */
#define CAN_F12R1_FB31_Mask                   (((uint32_t)0x01) << 31)
#define CAN_F12R1_FB31                        CAN_F12R1_FB31_Mask

/************************************* CAN->F12R2  **************************************/
#define CAN_F12R2_FB0_Pos                     ((uint32_t)0)                     /* Filter bits */
#define CAN_F12R2_FB0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_F12R2_FB0                         CAN_F12R2_FB0_Mask
#define CAN_F12R2_FB1_Pos                     ((uint32_t)1)                     /* Filter bits */
#define CAN_F12R2_FB1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_F12R2_FB1                         CAN_F12R2_FB1_Mask
#define CAN_F12R2_FB2_Pos                     ((uint32_t)2)                     /* Filter bits */
#define CAN_F12R2_FB2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_F12R2_FB2                         CAN_F12R2_FB2_Mask
#define CAN_F12R2_FB3_Pos                     ((uint32_t)3)                     /* Filter bits */
#define CAN_F12R2_FB3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_F12R2_FB3                         CAN_F12R2_FB3_Mask
#define CAN_F12R2_FB4_Pos                     ((uint32_t)4)                     /* Filter bits */
#define CAN_F12R2_FB4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_F12R2_FB4                         CAN_F12R2_FB4_Mask
#define CAN_F12R2_FB5_Pos                     ((uint32_t)5)                     /* Filter bits */
#define CAN_F12R2_FB5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_F12R2_FB5                         CAN_F12R2_FB5_Mask
#define CAN_F12R2_FB6_Pos                     ((uint32_t)6)                     /* Filter bits */
#define CAN_F12R2_FB6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_F12R2_FB6                         CAN_F12R2_FB6_Mask
#define CAN_F12R2_FB7_Pos                     ((uint32_t)7)                     /* Filter bits */
#define CAN_F12R2_FB7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_F12R2_FB7                         CAN_F12R2_FB7_Mask
#define CAN_F12R2_FB8_Pos                     ((uint32_t)8)                     /* Filter bits */
#define CAN_F12R2_FB8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_F12R2_FB8                         CAN_F12R2_FB8_Mask
#define CAN_F12R2_FB9_Pos                     ((uint32_t)9)                     /* Filter bits */
#define CAN_F12R2_FB9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_F12R2_FB9                         CAN_F12R2_FB9_Mask
#define CAN_F12R2_FB10_Pos                    ((uint32_t)10)                    /* Filter bits */
#define CAN_F12R2_FB10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_F12R2_FB10                        CAN_F12R2_FB10_Mask
#define CAN_F12R2_FB11_Pos                    ((uint32_t)11)                    /* Filter bits */
#define CAN_F12R2_FB11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_F12R2_FB11                        CAN_F12R2_FB11_Mask
#define CAN_F12R2_FB12_Pos                    ((uint32_t)12)                    /* Filter bits */
#define CAN_F12R2_FB12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_F12R2_FB12                        CAN_F12R2_FB12_Mask
#define CAN_F12R2_FB13_Pos                    ((uint32_t)13)                    /* Filter bits */
#define CAN_F12R2_FB13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_F12R2_FB13                        CAN_F12R2_FB13_Mask
#define CAN_F12R2_FB14_Pos                    ((uint32_t)14)                    /* Filter bits */
#define CAN_F12R2_FB14_Mask                   (((uint32_t)0x01) << 14)
#define CAN_F12R2_FB14                        CAN_F12R2_FB14_Mask
#define CAN_F12R2_FB15_Pos                    ((uint32_t)15)                    /* Filter bits */
#define CAN_F12R2_FB15_Mask                   (((uint32_t)0x01) << 15)
#define CAN_F12R2_FB15                        CAN_F12R2_FB15_Mask
#define CAN_F12R2_FB16_Pos                    ((uint32_t)16)                    /* Filter bits */
#define CAN_F12R2_FB16_Mask                   (((uint32_t)0x01) << 16)
#define CAN_F12R2_FB16                        CAN_F12R2_FB16_Mask
#define CAN_F12R2_FB17_Pos                    ((uint32_t)17)                    /* Filter bits */
#define CAN_F12R2_FB17_Mask                   (((uint32_t)0x01) << 17)
#define CAN_F12R2_FB17                        CAN_F12R2_FB17_Mask
#define CAN_F12R2_FB18_Pos                    ((uint32_t)18)                    /* Filter bits */
#define CAN_F12R2_FB18_Mask                   (((uint32_t)0x01) << 18)
#define CAN_F12R2_FB18                        CAN_F12R2_FB18_Mask
#define CAN_F12R2_FB19_Pos                    ((uint32_t)19)                    /* Filter bits */
#define CAN_F12R2_FB19_Mask                   (((uint32_t)0x01) << 19)
#define CAN_F12R2_FB19                        CAN_F12R2_FB19_Mask
#define CAN_F12R2_FB20_Pos                    ((uint32_t)20)                    /* Filter bits */
#define CAN_F12R2_FB20_Mask                   (((uint32_t)0x01) << 20)
#define CAN_F12R2_FB20                        CAN_F12R2_FB20_Mask
#define CAN_F12R2_FB21_Pos                    ((uint32_t)21)                    /* Filter bits */
#define CAN_F12R2_FB21_Mask                   (((uint32_t)0x01) << 21)
#define CAN_F12R2_FB21                        CAN_F12R2_FB21_Mask
#define CAN_F12R2_FB22_Pos                    ((uint32_t)22)                    /* Filter bits */
#define CAN_F12R2_FB22_Mask                   (((uint32_t)0x01) << 22)
#define CAN_F12R2_FB22                        CAN_F12R2_FB22_Mask
#define CAN_F12R2_FB23_Pos                    ((uint32_t)23)                    /* Filter bits */
#define CAN_F12R2_FB23_Mask                   (((uint32_t)0x01) << 23)
#define CAN_F12R2_FB23                        CAN_F12R2_FB23_Mask
#define CAN_F12R2_FB24_Pos                    ((uint32_t)24)                    /* Filter bits */
#define CAN_F12R2_FB24_Mask                   (((uint32_t)0x01) << 24)
#define CAN_F12R2_FB24                        CAN_F12R2_FB24_Mask
#define CAN_F12R2_FB25_Pos                    ((uint32_t)25)                    /* Filter bits */
#define CAN_F12R2_FB25_Mask                   (((uint32_t)0x01) << 25)
#define CAN_F12R2_FB25                        CAN_F12R2_FB25_Mask
#define CAN_F12R2_FB26_Pos                    ((uint32_t)26)                    /* Filter bits */
#define CAN_F12R2_FB26_Mask                   (((uint32_t)0x01) << 26)
#define CAN_F12R2_FB26                        CAN_F12R2_FB26_Mask
#define CAN_F12R2_FB27_Pos                    ((uint32_t)27)                    /* Filter bits */
#define CAN_F12R2_FB27_Mask                   (((uint32_t)0x01) << 27)
#define CAN_F12R2_FB27                        CAN_F12R2_FB27_Mask
#define CAN_F12R2_FB28_Pos                    ((uint32_t)28)                    /* Filter bits */
#define CAN_F12R2_FB28_Mask                   (((uint32_t)0x01) << 28)
#define CAN_F12R2_FB28                        CAN_F12R2_FB28_Mask
#define CAN_F12R2_FB29_Pos                    ((uint32_t)29)                    /* Filter bits */
#define CAN_F12R2_FB29_Mask                   (((uint32_t)0x01) << 29)
#define CAN_F12R2_FB29                        CAN_F12R2_FB29_Mask
#define CAN_F12R2_FB30_Pos                    ((uint32_t)30)                    /* Filter bits */
#define CAN_F12R2_FB30_Mask                   (((uint32_t)0x01) << 30)
#define CAN_F12R2_FB30                        CAN_F12R2_FB30_Mask
#define CAN_F12R2_FB31_Pos                    ((uint32_t)31)                    /* Filter bits */
#define CAN_F12R2_FB31_Mask                   (((uint32_t)0x01) << 31)
#define CAN_F12R2_FB31                        CAN_F12R2_FB31_Mask

/************************************* CAN->F13R1  **************************************/
#define CAN_F13R1_FB0_Pos                     ((uint32_t)0)                     /* Filter bits */
#define CAN_F13R1_FB0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_F13R1_FB0                         CAN_F13R1_FB0_Mask
#define CAN_F13R1_FB1_Pos                     ((uint32_t)1)                     /* Filter bits */
#define CAN_F13R1_FB1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_F13R1_FB1                         CAN_F13R1_FB1_Mask
#define CAN_F13R1_FB2_Pos                     ((uint32_t)2)                     /* Filter bits */
#define CAN_F13R1_FB2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_F13R1_FB2                         CAN_F13R1_FB2_Mask
#define CAN_F13R1_FB3_Pos                     ((uint32_t)3)                     /* Filter bits */
#define CAN_F13R1_FB3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_F13R1_FB3                         CAN_F13R1_FB3_Mask
#define CAN_F13R1_FB4_Pos                     ((uint32_t)4)                     /* Filter bits */
#define CAN_F13R1_FB4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_F13R1_FB4                         CAN_F13R1_FB4_Mask
#define CAN_F13R1_FB5_Pos                     ((uint32_t)5)                     /* Filter bits */
#define CAN_F13R1_FB5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_F13R1_FB5                         CAN_F13R1_FB5_Mask
#define CAN_F13R1_FB6_Pos                     ((uint32_t)6)                     /* Filter bits */
#define CAN_F13R1_FB6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_F13R1_FB6                         CAN_F13R1_FB6_Mask
#define CAN_F13R1_FB7_Pos                     ((uint32_t)7)                     /* Filter bits */
#define CAN_F13R1_FB7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_F13R1_FB7                         CAN_F13R1_FB7_Mask
#define CAN_F13R1_FB8_Pos                     ((uint32_t)8)                     /* Filter bits */
#define CAN_F13R1_FB8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_F13R1_FB8                         CAN_F13R1_FB8_Mask
#define CAN_F13R1_FB9_Pos                     ((uint32_t)9)                     /* Filter bits */
#define CAN_F13R1_FB9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_F13R1_FB9                         CAN_F13R1_FB9_Mask
#define CAN_F13R1_FB10_Pos                    ((uint32_t)10)                    /* Filter bits */
#define CAN_F13R1_FB10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_F13R1_FB10                        CAN_F13R1_FB10_Mask
#define CAN_F13R1_FB11_Pos                    ((uint32_t)11)                    /* Filter bits */
#define CAN_F13R1_FB11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_F13R1_FB11                        CAN_F13R1_FB11_Mask
#define CAN_F13R1_FB12_Pos                    ((uint32_t)12)                    /* Filter bits */
#define CAN_F13R1_FB12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_F13R1_FB12                        CAN_F13R1_FB12_Mask
#define CAN_F13R1_FB13_Pos                    ((uint32_t)13)                    /* Filter bits */
#define CAN_F13R1_FB13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_F13R1_FB13                        CAN_F13R1_FB13_Mask
#define CAN_F13R1_FB14_Pos                    ((uint32_t)14)                    /* Filter bits */
#define CAN_F13R1_FB14_Mask                   (((uint32_t)0x01) << 14)
#define CAN_F13R1_FB14                        CAN_F13R1_FB14_Mask
#define CAN_F13R1_FB15_Pos                    ((uint32_t)15)                    /* Filter bits */
#define CAN_F13R1_FB15_Mask                   (((uint32_t)0x01) << 15)
#define CAN_F13R1_FB15                        CAN_F13R1_FB15_Mask
#define CAN_F13R1_FB16_Pos                    ((uint32_t)16)                    /* Filter bits */
#define CAN_F13R1_FB16_Mask                   (((uint32_t)0x01) << 16)
#define CAN_F13R1_FB16                        CAN_F13R1_FB16_Mask
#define CAN_F13R1_FB17_Pos                    ((uint32_t)17)                    /* Filter bits */
#define CAN_F13R1_FB17_Mask                   (((uint32_t)0x01) << 17)
#define CAN_F13R1_FB17                        CAN_F13R1_FB17_Mask
#define CAN_F13R1_FB18_Pos                    ((uint32_t)18)                    /* Filter bits */
#define CAN_F13R1_FB18_Mask                   (((uint32_t)0x01) << 18)
#define CAN_F13R1_FB18                        CAN_F13R1_FB18_Mask
#define CAN_F13R1_FB19_Pos                    ((uint32_t)19)                    /* Filter bits */
#define CAN_F13R1_FB19_Mask                   (((uint32_t)0x01) << 19)
#define CAN_F13R1_FB19                        CAN_F13R1_FB19_Mask
#define CAN_F13R1_FB20_Pos                    ((uint32_t)20)                    /* Filter bits */
#define CAN_F13R1_FB20_Mask                   (((uint32_t)0x01) << 20)
#define CAN_F13R1_FB20                        CAN_F13R1_FB20_Mask
#define CAN_F13R1_FB21_Pos                    ((uint32_t)21)                    /* Filter bits */
#define CAN_F13R1_FB21_Mask                   (((uint32_t)0x01) << 21)
#define CAN_F13R1_FB21                        CAN_F13R1_FB21_Mask
#define CAN_F13R1_FB22_Pos                    ((uint32_t)22)                    /* Filter bits */
#define CAN_F13R1_FB22_Mask                   (((uint32_t)0x01) << 22)
#define CAN_F13R1_FB22                        CAN_F13R1_FB22_Mask
#define CAN_F13R1_FB23_Pos                    ((uint32_t)23)                    /* Filter bits */
#define CAN_F13R1_FB23_Mask                   (((uint32_t)0x01) << 23)
#define CAN_F13R1_FB23                        CAN_F13R1_FB23_Mask
#define CAN_F13R1_FB24_Pos                    ((uint32_t)24)                    /* Filter bits */
#define CAN_F13R1_FB24_Mask                   (((uint32_t)0x01) << 24)
#define CAN_F13R1_FB24                        CAN_F13R1_FB24_Mask
#define CAN_F13R1_FB25_Pos                    ((uint32_t)25)                    /* Filter bits */
#define CAN_F13R1_FB25_Mask                   (((uint32_t)0x01) << 25)
#define CAN_F13R1_FB25                        CAN_F13R1_FB25_Mask
#define CAN_F13R1_FB26_Pos                    ((uint32_t)26)                    /* Filter bits */
#define CAN_F13R1_FB26_Mask                   (((uint32_t)0x01) << 26)
#define CAN_F13R1_FB26                        CAN_F13R1_FB26_Mask
#define CAN_F13R1_FB27_Pos                    ((uint32_t)27)                    /* Filter bits */
#define CAN_F13R1_FB27_Mask                   (((uint32_t)0x01) << 27)
#define CAN_F13R1_FB27                        CAN_F13R1_FB27_Mask
#define CAN_F13R1_FB28_Pos                    ((uint32_t)28)                    /* Filter bits */
#define CAN_F13R1_FB28_Mask                   (((uint32_t)0x01) << 28)
#define CAN_F13R1_FB28                        CAN_F13R1_FB28_Mask
#define CAN_F13R1_FB29_Pos                    ((uint32_t)29)                    /* Filter bits */
#define CAN_F13R1_FB29_Mask                   (((uint32_t)0x01) << 29)
#define CAN_F13R1_FB29                        CAN_F13R1_FB29_Mask
#define CAN_F13R1_FB30_Pos                    ((uint32_t)30)                    /* Filter bits */
#define CAN_F13R1_FB30_Mask                   (((uint32_t)0x01) << 30)
#define CAN_F13R1_FB30                        CAN_F13R1_FB30_Mask
#define CAN_F13R1_FB31_Pos                    ((uint32_t)31)                    /* Filter bits */
#define CAN_F13R1_FB31_Mask                   (((uint32_t)0x01) << 31)
#define CAN_F13R1_FB31                        CAN_F13R1_FB31_Mask

/************************************* CAN->F13R2  **************************************/
#define CAN_F13R2_FB0_Pos                     ((uint32_t)0)                     /* Filter bits */
#define CAN_F13R2_FB0_Mask                    (((uint32_t)0x01) << 0)
#define CAN_F13R2_FB0                         CAN_F13R2_FB0_Mask
#define CAN_F13R2_FB1_Pos                     ((uint32_t)1)                     /* Filter bits */
#define CAN_F13R2_FB1_Mask                    (((uint32_t)0x01) << 1)
#define CAN_F13R2_FB1                         CAN_F13R2_FB1_Mask
#define CAN_F13R2_FB2_Pos                     ((uint32_t)2)                     /* Filter bits */
#define CAN_F13R2_FB2_Mask                    (((uint32_t)0x01) << 2)
#define CAN_F13R2_FB2                         CAN_F13R2_FB2_Mask
#define CAN_F13R2_FB3_Pos                     ((uint32_t)3)                     /* Filter bits */
#define CAN_F13R2_FB3_Mask                    (((uint32_t)0x01) << 3)
#define CAN_F13R2_FB3                         CAN_F13R2_FB3_Mask
#define CAN_F13R2_FB4_Pos                     ((uint32_t)4)                     /* Filter bits */
#define CAN_F13R2_FB4_Mask                    (((uint32_t)0x01) << 4)
#define CAN_F13R2_FB4                         CAN_F13R2_FB4_Mask
#define CAN_F13R2_FB5_Pos                     ((uint32_t)5)                     /* Filter bits */
#define CAN_F13R2_FB5_Mask                    (((uint32_t)0x01) << 5)
#define CAN_F13R2_FB5                         CAN_F13R2_FB5_Mask
#define CAN_F13R2_FB6_Pos                     ((uint32_t)6)                     /* Filter bits */
#define CAN_F13R2_FB6_Mask                    (((uint32_t)0x01) << 6)
#define CAN_F13R2_FB6                         CAN_F13R2_FB6_Mask
#define CAN_F13R2_FB7_Pos                     ((uint32_t)7)                     /* Filter bits */
#define CAN_F13R2_FB7_Mask                    (((uint32_t)0x01) << 7)
#define CAN_F13R2_FB7                         CAN_F13R2_FB7_Mask
#define CAN_F13R2_FB8_Pos                     ((uint32_t)8)                     /* Filter bits */
#define CAN_F13R2_FB8_Mask                    (((uint32_t)0x01) << 8)
#define CAN_F13R2_FB8                         CAN_F13R2_FB8_Mask
#define CAN_F13R2_FB9_Pos                     ((uint32_t)9)                     /* Filter bits */
#define CAN_F13R2_FB9_Mask                    (((uint32_t)0x01) << 9)
#define CAN_F13R2_FB9                         CAN_F13R2_FB9_Mask
#define CAN_F13R2_FB10_Pos                    ((uint32_t)10)                    /* Filter bits */
#define CAN_F13R2_FB10_Mask                   (((uint32_t)0x01) << 10)
#define CAN_F13R2_FB10                        CAN_F13R2_FB10_Mask
#define CAN_F13R2_FB11_Pos                    ((uint32_t)11)                    /* Filter bits */
#define CAN_F13R2_FB11_Mask                   (((uint32_t)0x01) << 11)
#define CAN_F13R2_FB11                        CAN_F13R2_FB11_Mask
#define CAN_F13R2_FB12_Pos                    ((uint32_t)12)                    /* Filter bits */
#define CAN_F13R2_FB12_Mask                   (((uint32_t)0x01) << 12)
#define CAN_F13R2_FB12                        CAN_F13R2_FB12_Mask
#define CAN_F13R2_FB13_Pos                    ((uint32_t)13)                    /* Filter bits */
#define CAN_F13R2_FB13_Mask                   (((uint32_t)0x01) << 13)
#define CAN_F13R2_FB13                        CAN_F13R2_FB13_Mask
#define CAN_F13R2_FB14_Pos                    ((uint32_t)14)                    /* Filter bits */
#define CAN_F13R2_FB14_Mask                   (((uint32_t)0x01) << 14)
#define CAN_F13R2_FB14                        CAN_F13R2_FB14_Mask
#define CAN_F13R2_FB15_Pos                    ((uint32_t)15)                    /* Filter bits */
#define CAN_F13R2_FB15_Mask                   (((uint32_t)0x01) << 15)
#define CAN_F13R2_FB15                        CAN_F13R2_FB15_Mask
#define CAN_F13R2_FB16_Pos                    ((uint32_t)16)                    /* Filter bits */
#define CAN_F13R2_FB16_Mask                   (((uint32_t)0x01) << 16)
#define CAN_F13R2_FB16                        CAN_F13R2_FB16_Mask
#define CAN_F13R2_FB17_Pos                    ((uint32_t)17)                    /* Filter bits */
#define CAN_F13R2_FB17_Mask                   (((uint32_t)0x01) << 17)
#define CAN_F13R2_FB17                        CAN_F13R2_FB17_Mask
#define CAN_F13R2_FB18_Pos                    ((uint32_t)18)                    /* Filter bits */
#define CAN_F13R2_FB18_Mask                   (((uint32_t)0x01) << 18)
#define CAN_F13R2_FB18                        CAN_F13R2_FB18_Mask
#define CAN_F13R2_FB19_Pos                    ((uint32_t)19)                    /* Filter bits */
#define CAN_F13R2_FB19_Mask                   (((uint32_t)0x01) << 19)
#define CAN_F13R2_FB19                        CAN_F13R2_FB19_Mask
#define CAN_F13R2_FB20_Pos                    ((uint32_t)20)                    /* Filter bits */
#define CAN_F13R2_FB20_Mask                   (((uint32_t)0x01) << 20)
#define CAN_F13R2_FB20                        CAN_F13R2_FB20_Mask
#define CAN_F13R2_FB21_Pos                    ((uint32_t)21)                    /* Filter bits */
#define CAN_F13R2_FB21_Mask                   (((uint32_t)0x01) << 21)
#define CAN_F13R2_FB21                        CAN_F13R2_FB21_Mask
#define CAN_F13R2_FB22_Pos                    ((uint32_t)22)                    /* Filter bits */
#define CAN_F13R2_FB22_Mask                   (((uint32_t)0x01) << 22)
#define CAN_F13R2_FB22                        CAN_F13R2_FB22_Mask
#define CAN_F13R2_FB23_Pos                    ((uint32_t)23)                    /* Filter bits */
#define CAN_F13R2_FB23_Mask                   (((uint32_t)0x01) << 23)
#define CAN_F13R2_FB23                        CAN_F13R2_FB23_Mask
#define CAN_F13R2_FB24_Pos                    ((uint32_t)24)                    /* Filter bits */
#define CAN_F13R2_FB24_Mask                   (((uint32_t)0x01) << 24)
#define CAN_F13R2_FB24                        CAN_F13R2_FB24_Mask
#define CAN_F13R2_FB25_Pos                    ((uint32_t)25)                    /* Filter bits */
#define CAN_F13R2_FB25_Mask                   (((uint32_t)0x01) << 25)
#define CAN_F13R2_FB25                        CAN_F13R2_FB25_Mask
#define CAN_F13R2_FB26_Pos                    ((uint32_t)26)                    /* Filter bits */
#define CAN_F13R2_FB26_Mask                   (((uint32_t)0x01) << 26)
#define CAN_F13R2_FB26                        CAN_F13R2_FB26_Mask
#define CAN_F13R2_FB27_Pos                    ((uint32_t)27)                    /* Filter bits */
#define CAN_F13R2_FB27_Mask                   (((uint32_t)0x01) << 27)
#define CAN_F13R2_FB27                        CAN_F13R2_FB27_Mask
#define CAN_F13R2_FB28_Pos                    ((uint32_t)28)                    /* Filter bits */
#define CAN_F13R2_FB28_Mask                   (((uint32_t)0x01) << 28)
#define CAN_F13R2_FB28                        CAN_F13R2_FB28_Mask
#define CAN_F13R2_FB29_Pos                    ((uint32_t)29)                    /* Filter bits */
#define CAN_F13R2_FB29_Mask                   (((uint32_t)0x01) << 29)
#define CAN_F13R2_FB29                        CAN_F13R2_FB29_Mask
#define CAN_F13R2_FB30_Pos                    ((uint32_t)30)                    /* Filter bits */
#define CAN_F13R2_FB30_Mask                   (((uint32_t)0x01) << 30)
#define CAN_F13R2_FB30                        CAN_F13R2_FB30_Mask
#define CAN_F13R2_FB31_Pos                    ((uint32_t)31)                    /* Filter bits */
#define CAN_F13R2_FB31_Mask                   (((uint32_t)0x01) << 31)
#define CAN_F13R2_FB31                        CAN_F13R2_FB31_Mask

/*****************************************************************************************
*                                     Peripheral RNG                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR;                     /* control register */
  __IO uint32_t SR;                     /* Status Register */
  __I uint32_t DR;                      /* Data Register */
}RNG_TypeDef;

/************************************** RNG->CR  ****************************************/
#define RNG_CR_RNGEN_Pos                      ((uint32_t)2)                     /* Random number generation enable */
#define RNG_CR_RNGEN_Mask                     (((uint32_t)0x01) << 2)
#define RNG_CR_RNGEN                          RNG_CR_RNGEN_Mask
#define RNG_CR_IE_Pos                         ((uint32_t)3)                     /* Interrupt Enable */
#define RNG_CR_IE_Mask                        (((uint32_t)0x01) << 3)
#define RNG_CR_IE                             RNG_CR_IE_Mask

/************************************** RNG->SR  ****************************************/
#define RNG_SR_DRDY_Pos                       ((uint32_t)0)                     /* Random number generation completion instruction */
#define RNG_SR_DRDY_Mask                      (((uint32_t)0x01) << 0)
#define RNG_SR_DRDY                           RNG_SR_DRDY_Mask
#define RNG_SR_SECS_Pos                       ((uint32_t)2)                     /* Random seed error alarm */
#define RNG_SR_SECS_Mask                      (((uint32_t)0x01) << 2)
#define RNG_SR_SECS                           RNG_SR_SECS_Mask
#define RNG_SR_SEIS_Pos                       ((uint32_t)6)                     /* Random seed error interrupt alarm */
#define RNG_SR_SEIS_Mask                      (((uint32_t)0x01) << 6)
#define RNG_SR_SEIS                           RNG_SR_SEIS_Mask

/************************************** RNG->DR  ****************************************/
#define RNG_DR_RNDATA_Pos                     ((uint32_t)0)                     /* RNG Data */
#define RNG_DR_RNDATA_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define RNG_DR_RNDATA                         RNG_DR_RNDATA_Mask

/*****************************************************************************************
*                                     Peripheral AES                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR;                     /* control register */
  __I  uint32_t SR;                     /* status register */
  __IO uint32_t DINR;                   /* data input register */
  __IO uint32_t DOUTR;                  /* data output register */
  __IO uint32_t KEYR0;                  /* key register 0 */
  __IO uint32_t KEYR1;                  /* key register 1 */
  __IO uint32_t KEYR2;                  /* key register 2 */
  __IO uint32_t KEYR3;                  /* key register 3 */
       uint16_t RESERVED1[48];
  __IO uint32_t CR2;                    /* control register 2 */
  __IO uint32_t KEYR4;                  /* key register 4 */
  __IO uint32_t KEYR5;                  /* key register 5 */
  __IO uint32_t KEYR6;                  /* key register 6 */
  __IO uint32_t KEYR7;                  /* key register 7 */
  __I  uint32_t SR2;                    /* status register 2 */
}AES_TypeDef;

/************************************** AES->CR  ****************************************/
#define AES_CR_EN_Pos                         ((uint32_t)0)                     /* AES enable */
#define AES_CR_EN_Mask                        (((uint32_t)0x01) << 0)
#define AES_CR_EN                             AES_CR_EN_Mask
#define AES_CR_MODE_Pos                       ((uint32_t)3)                     /* AES operating mode */
#define AES_CR_MODE_Mask                      (((uint32_t)0x03) << 3)
#define AES_CR_MODE                           AES_CR_MODE_Mask
#define AES_CR_MODE_0                         (((uint32_t)0x1 << AES_CR_MODE_Pos))
#define AES_CR_MODE_1                         (((uint32_t)0x2 << AES_CR_MODE_Pos))
#define AES_CR_CCFC_Pos                       ((uint32_t)7)                     /* Computation Complete Flag Clear */
#define AES_CR_CCFC_Mask                      (((uint32_t)0x01) << 7)
#define AES_CR_CCFC                           AES_CR_CCFC_Mask
#define AES_CR_ERRC_Pos                       ((uint32_t)8)                     /* Error clear */
#define AES_CR_ERRC_Mask                      (((uint32_t)0x01) << 8)
#define AES_CR_ERRC                           AES_CR_ERRC_Mask
#define AES_CR_CCFIE_Pos                      ((uint32_t)9)                     /* CCF flag interrupt enable */
#define AES_CR_CCFIE_Mask                     (((uint32_t)0x01) << 9)
#define AES_CR_CCFIE                          AES_CR_CCFIE_Mask
#define AES_CR_ERRIE_Pos                      ((uint32_t)10)                    /* Error interrupt enable */
#define AES_CR_ERRIE_Mask                     (((uint32_t)0x01) << 10)
#define AES_CR_ERRIE                          AES_CR_ERRIE_Mask
#define AES_CR_DMAINEN_Pos                    ((uint32_t)11)                    /* Enable DMA management of data input phase */
#define AES_CR_DMAINEN_Mask                   (((uint32_t)0x01) << 11)
#define AES_CR_DMAINEN                        AES_CR_DMAINEN_Mask
#define AES_CR_DMAOUTEN_Pos                   ((uint32_t)12)                    /* Enable DMA management of data output phase */
#define AES_CR_DMAOUTEN_Mask                  (((uint32_t)0x01) << 12)
#define AES_CR_DMAOUTEN                       AES_CR_DMAOUTEN_Mask

/************************************** AES->SR  ****************************************/
#define AES_SR_CCF_Pos                        ((uint32_t)0)                     /* Computation complete flag */
#define AES_SR_CCF_Mask                       (((uint32_t)0x01) << 0)
#define AES_SR_CCF                            AES_SR_CCF_Mask
#define AES_SR_RDERR_Pos                      ((uint32_t)1)                     /* Read error flag */
#define AES_SR_RDERR_Mask                     (((uint32_t)0x01) << 1)
#define AES_SR_RDERR                          AES_SR_RDERR_Mask
#define AES_SR_WRERR_Pos                      ((uint32_t)2)                     /* Write error flag */
#define AES_SR_WRERR_Mask                     (((uint32_t)0x01) << 2)
#define AES_SR_WRERR                          AES_SR_WRERR_Mask

/************************************* AES->DINR  ***************************************/
#define AES_DINR_DINR_Pos                     ((uint32_t)0)                     /* Data Input Register. */
#define AES_DINR_DINR_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define AES_DINR_DINR                         AES_DINR_DINR_Mask

/************************************* AES->DOUTR  **************************************/
#define AES_DOUTR_DOUTR_Pos                   ((uint32_t)0)                     /* Data output register */
#define AES_DOUTR_DOUTR_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_DOUTR_DOUTR                       AES_DOUTR_DOUTR_Mask

/************************************* AES->KEYR0  **************************************/
#define AES_KEYR0_KEYR0_Pos                   ((uint32_t)0)                     /* AES key register */
#define AES_KEYR0_KEYR0_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_KEYR0_KEYR0                       AES_KEYR0_KEYR0_Mask

/************************************* AES->KEYR1  **************************************/
#define AES_KEYR1_KEYR1_Pos                   ((uint32_t)0)                     /* AES key register */
#define AES_KEYR1_KEYR1_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_KEYR1_KEYR1                       AES_KEYR1_KEYR1_Mask

/************************************* AES->KEYR2  **************************************/
#define AES_KEYR2_KEYR2_Pos                   ((uint32_t)0)                     /* AES key register */
#define AES_KEYR2_KEYR2_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_KEYR2_KEYR2                       AES_KEYR2_KEYR2_Mask

/************************************* AES->KEYR3  **************************************/
#define AES_KEYR3_KEYR3_Pos                   ((uint32_t)0)                     /* AES key register */
#define AES_KEYR3_KEYR3_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_KEYR3_KEYR3                       AES_KEYR3_KEYR3_Mask

/************************************** AES->CR2  ***************************************/
#define AES_CR2_KEY_SIZE_Pos                  ((uint32_t)0)                     /* KEY_SIZE */
#define AES_CR2_KEY_SIZE_Mask                 (((uint32_t)0x03) << 0)
#define AES_CR2_KEY_SIZE                      AES_CR2_KEY_SIZE_Mask
#define AES_CR2_KEY_SIZE_0                    (((uint32_t)0x1))
#define AES_CR2_KEY_SIZE_1                    (((uint32_t)0x2))
#define AES_CR2_RANDOM_Pos                    ((uint32_t)4)                     /* RANDOM */
#define AES_CR2_RANDOM_Mask                   (((uint32_t)0x01) << 4)
#define AES_CR2_RANDOM                        AES_CR2_RANDOM_Mask
#define AES_CR2_INT_RESUM_Pos                 ((uint32_t)5)                     /* INT_RESUM */
#define AES_CR2_INT_RESUM_Mask                (((uint32_t)0x01) << 5)
#define AES_CR2_INT_RESUM                     AES_CR2_INT_RESUM_Mask
#define AES_CR2_CCF_SET_Pos                   ((uint32_t)6)                     /* CCF_SET */
#define AES_CR2_CCF_SET_Mask                  (((uint32_t)0x01) << 6)
#define AES_CR2_CCF_SET                       AES_CR2_CCF_SET_Mask

/************************************* AES->KEYR4  **************************************/
#define AES_KEYR4_KEYR4_Pos                   ((uint32_t)0)                     /* AES key register */
#define AES_KEYR4_KEYR4_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_KEYR4_KEYR4                       AES_KEYR4_KEYR4_Mask

/************************************* AES->KEYR5  **************************************/
#define AES_KEYR5_KEYR5_Pos                   ((uint32_t)0)                     /* AES key register */
#define AES_KEYR5_KEYR5_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_KEYR5_KEYR5                       AES_KEYR5_KEYR5_Mask

/************************************* AES->KEYR6  **************************************/
#define AES_KEYR6_KEYR6_Pos                   ((uint32_t)0)                     /* AES key register */
#define AES_KEYR6_KEYR6_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_KEYR6_KEYR6                       AES_KEYR6_KEYR6_Mask

/************************************* AES->KEYR7  **************************************/
#define AES_KEYR7_KEYR7_Pos                   ((uint32_t)0)                     /* AES key register */
#define AES_KEYR7_KEYR7_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define AES_KEYR7_KEYR7                       AES_KEYR7_KEYR7_Mask

/************************************** AES->SR2  ***************************************/
#define AES_SR2_INPUT_CN_Pos                  ((uint32_t)2)                     /* INPUT_CN */
#define AES_SR2_INPUT_CN_Mask                 (((uint32_t)0x03) << 2)
#define AES_SR2_INPUT_CN                      AES_SR2_INPUT_CN_Mask
#define AES_SR2_INPUT_CN_0                    (((uint32_t)0x1 << AES_SR2_INPUT_CN_Pos))
#define AES_SR2_INPUT_CN_1                    (((uint32_t)0x2 << AES_SR2_INPUT_CN_Pos))
#define AES_SR2_FST_CAL_Pos                   ((uint32_t)4)                     /* FST_CAL */
#define AES_SR2_FST_CAL_Mask                  (((uint32_t)0x01) << 4)
#define AES_SR2_FST_CAL                       AES_SR2_FST_CAL_Mask

/*****************************************************************************************
*                                     Peripheral HASH                                    *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CR;                     /* control register */
  __IO uint32_t DIN;                    /* data input register */
  __IO uint32_t STR;                    /* Start register */
  __I  uint32_t HR0;                    /* digest register 0 */
  __I  uint32_t HR1;                    /* digest register 1 */
  __I  uint32_t HR2;                    /* digest register 2 */
  __I  uint32_t HR3;                    /* digest register 3 */
  __I  uint32_t HR4;                    /* digest register 4 */
  __IO uint32_t IMR;                    /* Interrupt enable register */
  __IO uint32_t SR;                     /* Status register */
       uint16_t RESERVED1[104];
  __IO uint32_t CSR0;                   /* context swap register 0 */
  __IO uint32_t CSR1;                   /* context swap register 1 */
  __IO uint32_t CSR2;                   /* context swap register 2 */
  __IO uint32_t CSR3;                   /* context swap register 3 */
  __IO uint32_t CSR4;                   /* context swap register 4 */
  __IO uint32_t CSR5;                   /* context swap register 5 */
  __IO uint32_t CSR6;                   /* context swap register 6 */
  __IO uint32_t CSR7;                   /* context swap register 7 */
  __IO uint32_t CSR8;                   /* context swap register 8 */
  __IO uint32_t CSR9;                   /* context swap register 9 */
  __IO uint32_t CSR10;                  /* context swap register 10 */
  __IO uint32_t CSR11;                  /* context swap register 11 */
  __IO uint32_t CSR12;                  /* context swap register 12 */
  __IO uint32_t CSR13;                  /* context swap register 13 */
  __IO uint32_t CSR14;                  /* context swap register 14 */
  __IO uint32_t CSR15;                  /* context swap register 15 */
  __IO uint32_t CSR16;                  /* context swap register 16 */
  __IO uint32_t CSR17;                  /* context swap register 17 */
  __IO uint32_t CSR18;                  /* context swap register 18 */
  __IO uint32_t CSR19;                  /* context swap register 19 */
  __IO uint32_t CSR20;                  /* context swap register 20 */
  __IO uint32_t CSR21;                  /* context swap register 21 */
  __IO uint32_t CSR22;                  /* context swap register 22 */
  __IO uint32_t CSR23;                  /* context swap register 23 */
  __IO uint32_t CSR24;                  /* context swap register 24 */
  __IO uint32_t CSR25;                  /* context swap register 25 */
  __IO uint32_t CSR26;                  /* context swap register 26 */
  __IO uint32_t CSR27;                  /* context swap register 27 */
  __IO uint32_t CSR28;                  /* context swap register 28 */
  __IO uint32_t CSR29;                  /* context swap register 29 */
  __IO uint32_t CSR30;                  /* context swap register 30 */
  __IO uint32_t CSR31;                  /* context swap register 31 */
  __IO uint32_t CSR32;                  /* context swap register 32 */
  __IO uint32_t CSR33;                  /* context swap register 33 */
  __IO uint32_t CSR34;                  /* context swap register 34 */
  __IO uint32_t CSR35;                  /* context swap register 35 */
  __IO uint32_t CSR36;                  /* context swap register 36 */
  __IO uint32_t CSR37;                  /* context swap register 37 */
       uint16_t RESERVED2[202];
  __I  uint32_t HR5;                    /* digest register 5 */
  __I  uint32_t HR6;                    /* digest register 6 */
  __I  uint32_t HR7;                    /* digest register 7 */
}HASH_TypeDef;

/************************************** HASH->CR  ***************************************/
#define HASH_CR_INIT_Pos                      ((uint32_t)2)                     /* Initialize message digest calculation */
#define HASH_CR_INIT_Mask                     (((uint32_t)0x01) << 2)
#define HASH_CR_INIT                          HASH_CR_INIT_Mask
#define HASH_CR_DMAE_Pos                      ((uint32_t)3)                     /* DMA enable */
#define HASH_CR_DMAE_Mask                     (((uint32_t)0x01) << 3)
#define HASH_CR_DMAE                          HASH_CR_DMAE_Mask
#define HASH_CR_DATATYPE_Pos                  ((uint32_t)4)                     /*  Data type selection  */
#define HASH_CR_DATATYPE_Mask                 (((uint32_t)0x03) << 4)
#define HASH_CR_DATATYPE                      HASH_CR_DATATYPE_Mask
#define HASH_CR_DATATYPE_0                    (((uint32_t)0x1 << HASH_CR_DATATYPE_Pos))
#define HASH_CR_DATATYPE_1                    (((uint32_t)0x2 << HASH_CR_DATATYPE_Pos))
#define HASH_CR_MODE_Pos                      ((uint32_t)6)                     /*  Mode selection  */
#define HASH_CR_MODE_Mask                     (((uint32_t)0x01) << 6)
#define HASH_CR_MODE                          HASH_CR_MODE_Mask
#define HASH_CR_ALGO_0_Pos                    ((uint32_t)7)                     /*  Algorithm selection 0  */
#define HASH_CR_ALGO_0_Mask                   (((uint32_t)0x01) << 7)
#define HASH_CR_ALGO_0                        HASH_CR_ALGO_0_Mask
#define HASH_CR_NBW_Pos                       ((uint32_t)8)                     /* Number of words already pushed */
#define HASH_CR_NBW_Mask                      (((uint32_t)0x0F) << 8)
#define HASH_CR_NBW                           HASH_CR_NBW_Mask
#define HASH_CR_NBW_0                         (((uint32_t)0x1 << HASH_CR_NBW_Pos))
#define HASH_CR_NBW_1                         (((uint32_t)0x2 << HASH_CR_NBW_Pos))
#define HASH_CR_NBW_2                         (((uint32_t)0x4 << HASH_CR_NBW_Pos))
#define HASH_CR_NBW_3                         (((uint32_t)0x8 << HASH_CR_NBW_Pos))
#define HASH_CR_DINNE_Pos                     ((uint32_t)12)                    /* DIN not empty */
#define HASH_CR_DINNE_Mask                    (((uint32_t)0x01) << 12)
#define HASH_CR_DINNE                         HASH_CR_DINNE_Mask
#define HASH_CR_ALGO_1_Pos                    ((uint32_t)18)                    /*  Algorithm selection 1  */
#define HASH_CR_ALGO_1_Mask                   (((uint32_t)0x01) << 18)
#define HASH_CR_ALGO_1                        HASH_CR_ALGO_1_Mask

/************************************* HASH->DIN  ***************************************/
#define HASH_DIN_DATAIN_Pos                   ((uint32_t)0)                     /* Data input */
#define HASH_DIN_DATAIN_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_DIN_DATAIN                       HASH_DIN_DATAIN_Mask

/************************************* HASH->STR  ***************************************/
#define HASH_STR_NBLW_Pos                     ((uint32_t)0)                     /*  last word */
#define HASH_STR_NBLW_Mask                    (((uint32_t)0x1F) << 0)
#define HASH_STR_NBLW                         HASH_STR_NBLW_Mask
#define HASH_STR_NBLW_0                       (((uint32_t)0x1))
#define HASH_STR_NBLW_1                       (((uint32_t)0x2))
#define HASH_STR_NBLW_2                       (((uint32_t)0x4))
#define HASH_STR_NBLW_3                       (((uint32_t)0x8))
#define HASH_STR_NBLW_4                       (((uint32_t)0x10))
#define HASH_STR_DCAL_Pos                     ((uint32_t)8)                     /*   Digest calculation */
#define HASH_STR_DCAL_Mask                    (((uint32_t)0x01) << 8)
#define HASH_STR_DCAL                         HASH_STR_DCAL_Mask

/************************************* HASH->HR0  ***************************************/
#define HASH_HR0_HR0_Pos                      ((uint32_t)0)                     /* digest register 0 */
#define HASH_HR0_HR0_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_HR0_HR0                          HASH_HR0_HR0_Mask

/************************************* HASH->HR1  ***************************************/
#define HASH_HR1_HR1_Pos                      ((uint32_t)0)                     /* digest register 1 */
#define HASH_HR1_HR1_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_HR1_HR1                          HASH_HR1_HR1_Mask

/************************************* HASH->HR2  ***************************************/
#define HASH_HR2_HR2_Pos                      ((uint32_t)0)                     /* digest register 2  */
#define HASH_HR2_HR2_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_HR2_HR2                          HASH_HR2_HR2_Mask

/************************************* HASH->HR3  ***************************************/
#define HASH_HR3_HR3_Pos                      ((uint32_t)0)                     /* digest register 3  */
#define HASH_HR3_HR3_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_HR3_HR3                          HASH_HR3_HR3_Mask

/************************************* HASH->HR4  ***************************************/
#define HASH_HR4_HR4_Pos                      ((uint32_t)0)                     /* digest register 4  */
#define HASH_HR4_HR4_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_HR4_HR4                          HASH_HR4_HR4_Mask

/************************************* HASH->HR5  ***************************************/
#define HASH_HR5_HR5_Pos                      ((uint32_t)0)                     /* digest register 5  */
#define HASH_HR5_HR5_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_HR5_HR5                          HASH_HR5_HR5_Mask

/************************************* HASH->HR6  ***************************************/
#define HASH_HR6_HR6_Pos                      ((uint32_t)0)                     /* digest register 6  */
#define HASH_HR6_HR6_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_HR6_HR6                          HASH_HR6_HR6_Mask

/************************************* HASH->HR7  ***************************************/
#define HASH_HR7_HR7_Pos                      ((uint32_t)0)                     /* digest register 7  */
#define HASH_HR7_HR7_Mask                     (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_HR7_HR7                          HASH_HR7_HR7_Mask

/************************************* HASH->IMR  ***************************************/
#define HASH_IMR_DINIE_Pos                    ((uint32_t)0)                     /* Data input interrupt enable */
#define HASH_IMR_DINIE_Mask                   (((uint32_t)0x01) << 0)
#define HASH_IMR_DINIE                        HASH_IMR_DINIE_Mask
#define HASH_IMR_DCIE_Pos                     ((uint32_t)1)                     /* Digest calculation completion interrupt enable */
#define HASH_IMR_DCIE_Mask                    (((uint32_t)0x01) << 1)
#define HASH_IMR_DCIE                         HASH_IMR_DCIE_Mask

/************************************** HASH->SR  ***************************************/
#define HASH_SR_DINIS_Pos                     ((uint32_t)0)                     /* Data input interrupt status  */
#define HASH_SR_DINIS_Mask                    (((uint32_t)0x01) << 0)
#define HASH_SR_DINIS                         HASH_SR_DINIS_Mask
#define HASH_SR_DCIS_Pos                      ((uint32_t)1)                     /* Digest calculation completion interrupt status  */
#define HASH_SR_DCIS_Mask                     (((uint32_t)0x01) << 1)
#define HASH_SR_DCIS                          HASH_SR_DCIS_Mask
#define HASH_SR_DMAS_Pos                      ((uint32_t)2)                     /* DMA Status  */
#define HASH_SR_DMAS_Mask                     (((uint32_t)0x01) << 2)
#define HASH_SR_DMAS                          HASH_SR_DMAS_Mask
#define HASH_SR_BUSY_Pos                      ((uint32_t)3)                     /* BUSY bit  */
#define HASH_SR_BUSY_Mask                     (((uint32_t)0x01) << 3)
#define HASH_SR_BUSY                          HASH_SR_BUSY_Mask

/************************************* HASH->CSR0  **************************************/
#define HASH_CSR0_CSR0_Pos                    ((uint32_t)0)                     /* context swap registers 0  */
#define HASH_CSR0_CSR0_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR0_CSR0                        HASH_CSR0_CSR0_Mask

/************************************* HASH->CSR1  **************************************/
#define HASH_CSR1_CSR1_Pos                    ((uint32_t)0)                     /* context swap registers 1  */
#define HASH_CSR1_CSR1_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR1_CSR1                        HASH_CSR1_CSR1_Mask

/************************************* HASH->CSR2  **************************************/
#define HASH_CSR2_CSR2_Pos                    ((uint32_t)0)                     /* context swap registers 2  */
#define HASH_CSR2_CSR2_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR2_CSR2                        HASH_CSR2_CSR2_Mask

/************************************* HASH->CSR3  **************************************/
#define HASH_CSR3_CSR3_Pos                    ((uint32_t)0)                     /* context swap registers 3  */
#define HASH_CSR3_CSR3_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR3_CSR3                        HASH_CSR3_CSR3_Mask

/************************************* HASH->CSR4  **************************************/
#define HASH_CSR4_CSR4_Pos                    ((uint32_t)0)                     /* context swap registers 4  */
#define HASH_CSR4_CSR4_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR4_CSR4                        HASH_CSR4_CSR4_Mask

/************************************* HASH->CSR5  **************************************/
#define HASH_CSR5_CSR5_Pos                    ((uint32_t)0)                     /* context swap registers 5  */
#define HASH_CSR5_CSR5_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR5_CSR5                        HASH_CSR5_CSR5_Mask

/************************************* HASH->CSR6  **************************************/
#define HASH_CSR6_CSR6_Pos                    ((uint32_t)0)                     /* context swap registers 6  */
#define HASH_CSR6_CSR6_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR6_CSR6                        HASH_CSR6_CSR6_Mask

/************************************* HASH->CSR7  **************************************/
#define HASH_CSR7_CSR7_Pos                    ((uint32_t)0)                     /* context swap registers 7  */
#define HASH_CSR7_CSR7_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR7_CSR7                        HASH_CSR7_CSR7_Mask

/************************************* HASH->CSR8  **************************************/
#define HASH_CSR8_CSR8_Pos                    ((uint32_t)0)                     /* context swap registers 8  */
#define HASH_CSR8_CSR8_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR8_CSR8                        HASH_CSR8_CSR8_Mask

/************************************* HASH->CSR9  **************************************/
#define HASH_CSR9_CSR9_Pos                    ((uint32_t)0)                     /* context swap registers 9  */
#define HASH_CSR9_CSR9_Mask                   (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR9_CSR9                        HASH_CSR9_CSR9_Mask

/************************************ HASH->CSR10  **************************************/
#define HASH_CSR10_CSR10_Pos                  ((uint32_t)0)                     /* context swap registers 10  */
#define HASH_CSR10_CSR10_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR10_CSR10                      HASH_CSR10_CSR10_Mask

/************************************ HASH->CSR11  **************************************/
#define HASH_CSR11_CSR11_Pos                  ((uint32_t)0)                     /* context swap registers 11  */
#define HASH_CSR11_CSR11_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR11_CSR11                      HASH_CSR11_CSR11_Mask

/************************************ HASH->CSR12  **************************************/
#define HASH_CSR12_CSR0_Pos                   ((uint32_t)0)                     /* context swap registers 12  */
#define HASH_CSR12_CSR0_Mask                  (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR12_CSR0                       HASH_CSR12_CSR0_Mask

/************************************ HASH->CSR13  **************************************/
#define HASH_CSR13_CSR13_Pos                  ((uint32_t)0)                     /* context swap registers 13  */
#define HASH_CSR13_CSR13_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR13_CSR13                      HASH_CSR13_CSR13_Mask

/************************************ HASH->CSR14  **************************************/
#define HASH_CSR14_CSR14_Pos                  ((uint32_t)0)                     /* context swap registers 14  */
#define HASH_CSR14_CSR14_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR14_CSR14                      HASH_CSR14_CSR14_Mask

/************************************ HASH->CSR15  **************************************/
#define HASH_CSR15_CSR15_Pos                  ((uint32_t)0)                     /* context swap registers 15  */
#define HASH_CSR15_CSR15_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR15_CSR15                      HASH_CSR15_CSR15_Mask

/************************************ HASH->CSR16  **************************************/
#define HASH_CSR16_CSR16_Pos                  ((uint32_t)0)                     /* context swap registers 16  */
#define HASH_CSR16_CSR16_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR16_CSR16                      HASH_CSR16_CSR16_Mask

/************************************ HASH->CSR17  **************************************/
#define HASH_CSR17_CSR17_Pos                  ((uint32_t)0)                     /* context swap registers 17  */
#define HASH_CSR17_CSR17_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR17_CSR17                      HASH_CSR17_CSR17_Mask

/************************************ HASH->CSR18  **************************************/
#define HASH_CSR18_CSR18_Pos                  ((uint32_t)0)                     /* context swap registers 18  */
#define HASH_CSR18_CSR18_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR18_CSR18                      HASH_CSR18_CSR18_Mask

/************************************ HASH->CSR19  **************************************/
#define HASH_CSR19_CSR19_Pos                  ((uint32_t)0)                     /* context swap registers 19  */
#define HASH_CSR19_CSR19_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR19_CSR19                      HASH_CSR19_CSR19_Mask

/************************************ HASH->CSR20  **************************************/
#define HASH_CSR20_CSR20_Pos                  ((uint32_t)0)                     /* context swap registers 20  */
#define HASH_CSR20_CSR20_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR20_CSR20                      HASH_CSR20_CSR20_Mask

/************************************ HASH->CSR21  **************************************/
#define HASH_CSR21_CSR21_Pos                  ((uint32_t)0)                     /* context swap registers 21  */
#define HASH_CSR21_CSR21_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR21_CSR21                      HASH_CSR21_CSR21_Mask

/************************************ HASH->CSR22  **************************************/
#define HASH_CSR22_CSR22_Pos                  ((uint32_t)0)                     /* context swap registers 22  */
#define HASH_CSR22_CSR22_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR22_CSR22                      HASH_CSR22_CSR22_Mask

/************************************ HASH->CSR23  **************************************/
#define HASH_CSR23_CSR23_Pos                  ((uint32_t)0)                     /* context swap registers 23  */
#define HASH_CSR23_CSR23_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR23_CSR23                      HASH_CSR23_CSR23_Mask

/************************************ HASH->CSR24  **************************************/
#define HASH_CSR24_CSR24_Pos                  ((uint32_t)0)                     /* context swap registers 24  */
#define HASH_CSR24_CSR24_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR24_CSR24                      HASH_CSR24_CSR24_Mask

/************************************ HASH->CSR25  **************************************/
#define HASH_CSR25_CSR25_Pos                  ((uint32_t)0)                     /* context swap registers 25  */
#define HASH_CSR25_CSR25_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR25_CSR25                      HASH_CSR25_CSR25_Mask

/************************************ HASH->CSR26  **************************************/
#define HASH_CSR26_CSR26_Pos                  ((uint32_t)0)                     /* context swap registers 26  */
#define HASH_CSR26_CSR26_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR26_CSR26                      HASH_CSR26_CSR26_Mask

/************************************ HASH->CSR27  **************************************/
#define HASH_CSR27_CSR27_Pos                  ((uint32_t)0)                     /* context swap registers 27  */
#define HASH_CSR27_CSR27_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR27_CSR27                      HASH_CSR27_CSR27_Mask

/************************************ HASH->CSR28  **************************************/
#define HASH_CSR28_CSR28_Pos                  ((uint32_t)0)                     /* context swap registers 28  */
#define HASH_CSR28_CSR28_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR28_CSR28                      HASH_CSR28_CSR28_Mask

/************************************ HASH->CSR29  **************************************/
#define HASH_CSR29_CSR29_Pos                  ((uint32_t)0)                     /* context swap registers 29  */
#define HASH_CSR29_CSR29_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR29_CSR29                      HASH_CSR29_CSR29_Mask

/************************************ HASH->CSR30  **************************************/
#define HASH_CSR30_CSR30_Pos                  ((uint32_t)0)                     /* context swap registers 30  */
#define HASH_CSR30_CSR30_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR30_CSR30                      HASH_CSR30_CSR30_Mask

/************************************ HASH->CSR31  **************************************/
#define HASH_CSR31_CSR31_Pos                  ((uint32_t)0)                     /* context swap registers 31  */
#define HASH_CSR31_CSR31_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR31_CSR31                      HASH_CSR31_CSR31_Mask

/************************************ HASH->CSR32  **************************************/
#define HASH_CSR32_CSR32_Pos                  ((uint32_t)0)                     /* context swap registers 32  */
#define HASH_CSR32_CSR32_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR32_CSR32                      HASH_CSR32_CSR32_Mask

/************************************ HASH->CSR33  **************************************/
#define HASH_CSR33_CSR33_Pos                  ((uint32_t)0)                     /* context swap registers 33  */
#define HASH_CSR33_CSR33_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR33_CSR33                      HASH_CSR33_CSR33_Mask

/************************************ HASH->CSR34  **************************************/
#define HASH_CSR34_CSR34_Pos                  ((uint32_t)0)                     /* context swap registers 34  */
#define HASH_CSR34_CSR34_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR34_CSR34                      HASH_CSR34_CSR34_Mask

/************************************ HASH->CSR35  **************************************/
#define HASH_CSR35_CSR35_Pos                  ((uint32_t)0)                     /* context swap registers 35  */
#define HASH_CSR35_CSR35_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR35_CSR35                      HASH_CSR35_CSR35_Mask

/************************************ HASH->CSR36  **************************************/
#define HASH_CSR36_CSR36_Pos                  ((uint32_t)0)                     /* context swap registers 36  */
#define HASH_CSR36_CSR36_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR36_CSR36                      HASH_CSR36_CSR36_Mask

/************************************ HASH->CSR37  **************************************/
#define HASH_CSR37_CSR37_Pos                  ((uint32_t)0)                     /* context swap registers 37  */
#define HASH_CSR37_CSR37_Mask                 (((uint32_t)0xFFFFFFFF) << 0)
#define HASH_CSR37_CSR37                      HASH_CSR37_CSR37_Mask

/*****************************************************************************************
*                                     Peripheral CLU                                     *
*****************************************************************************************/
typedef struct{
  __IO uint32_t CTL;                    /* control register */
  __I  uint32_t OUT_SYNC;               /* Synchronous output */
       uint16_t RESERVED1[4];
  __IO uint32_t CLU0MX;                 /* Configurable logic unit 0 multiplexed channel selection */
  __IO uint32_t CLU0FN;                 /* Configurable logic unit 0 function selection */
  __IO uint32_t CLU0CTL;                /* Configurable logic unit 0 control register */
       uint16_t RESERVED2[2];
  __IO uint32_t CLU1MX;                 /* Configurable logic unit 1 multiplexed channel selection */
  __IO uint32_t CLU1FN;                 /* Configurable logic unit 1 function selection */
  __IO uint32_t CLU1CTL;                /* Configurable logic unit 1 control register */
       uint16_t RESERVED3[2];
  __IO uint32_t CLU2MX;                 /* Configurable logic unit 2 multiplexed channel selection */
  __IO uint32_t CLU2FN;                 /* Configurable logic unit 2 function selection */
  __IO uint32_t CLU2CTL;                /* Configurable logic unit 2 control register */
       uint16_t RESERVED4[2];
  __IO uint32_t CLU3MX;                 /* Configurable logic unit 3 multiplexed channel selection */
  __IO uint32_t CLU3FN;                 /* Configurable logic unit 3 function selection */
  __IO uint32_t CLU3CTL;                /* Configurable logic unit 3 control register */
}CLU_TypeDef;

/************************************** CLU->CTL  ***************************************/
#define CLU_CTL_CLU0EN_Pos                    ((uint32_t)0)                     /* Configurable logic unit 0 enable */
#define CLU_CTL_CLU0EN_Mask                   (((uint32_t)0x01) << 0)
#define CLU_CTL_CLU0EN                        CLU_CTL_CLU0EN_Mask
#define CLU_CTL_CLU1EN_Pos                    ((uint32_t)1)                     /* Configurable logic unit 1 enable */
#define CLU_CTL_CLU1EN_Mask                   (((uint32_t)0x01) << 1)
#define CLU_CTL_CLU1EN                        CLU_CTL_CLU1EN_Mask
#define CLU_CTL_CLU2EN_Pos                    ((uint32_t)2)                     /* Configurable logic unit 2 enable */
#define CLU_CTL_CLU2EN_Mask                   (((uint32_t)0x01) << 2)
#define CLU_CTL_CLU2EN                        CLU_CTL_CLU2EN_Mask
#define CLU_CTL_CLU3EN_Pos                    ((uint32_t)3)                     /* Configurable logic unit 3 enable */
#define CLU_CTL_CLU3EN_Mask                   (((uint32_t)0x01) << 3)
#define CLU_CTL_CLU3EN                        CLU_CTL_CLU3EN_Mask
#define CLU_CTL_TOADCSEL_Pos                  ((uint32_t)4)                     /* Trigger ADC work selection */
#define CLU_CTL_TOADCSEL_Mask                 (((uint32_t)0x03) << 4)
#define CLU_CTL_TOADCSEL                      CLU_CTL_TOADCSEL_Mask
#define CLU_CTL_TOADCSEL_0                    (((uint32_t)0x1 << CLU_CTL_TOADCSEL_Pos))
#define CLU_CTL_TOADCSEL_1                    (((uint32_t)0x2 << CLU_CTL_TOADCSEL_Pos))

/*********************************** CLU->OUT_SYNC  *************************************/
#define CLU_OUT_SYNC_CLU0OUT_SYNC_Pos         ((uint32_t)0)                     /* Configurable logic unit 0 synchronous output */
#define CLU_OUT_SYNC_CLU0OUT_SYNC_Mask        (((uint32_t)0x01) << 0)
#define CLU_OUT_SYNC_CLU0OUT_SYNC             CLU_OUT_SYNC_CLU0OUT_SYNC_Mask
#define CLU_OUT_SYNC_CLU1OUT_SYNC_Pos         ((uint32_t)1)                     /* Configurable logic unit 1 synchronous output */
#define CLU_OUT_SYNC_CLU1OUT_SYNC_Mask        (((uint32_t)0x01) << 1)
#define CLU_OUT_SYNC_CLU1OUT_SYNC             CLU_OUT_SYNC_CLU1OUT_SYNC_Mask
#define CLU_OUT_SYNC_CLU2OUT_SYNC_Pos         ((uint32_t)2)                     /* Configurable logic unit 2 synchronous output */
#define CLU_OUT_SYNC_CLU2OUT_SYNC_Mask        (((uint32_t)0x01) << 2)
#define CLU_OUT_SYNC_CLU2OUT_SYNC             CLU_OUT_SYNC_CLU2OUT_SYNC_Mask
#define CLU_OUT_SYNC_CLU3OUT_SYNC_Pos         ((uint32_t)3)                     /* Configurable logic unit 3 synchronous output */
#define CLU_OUT_SYNC_CLU3OUT_SYNC_Mask        (((uint32_t)0x01) << 3)
#define CLU_OUT_SYNC_CLU3OUT_SYNC             CLU_OUT_SYNC_CLU3OUT_SYNC_Mask

/************************************ CLU->CLU0MX  **************************************/
#define CLU_CLU0MX_MXA_Pos                    ((uint32_t)0)                     /* Multiplex channel A */
#define CLU_CLU0MX_MXA_Mask                   (((uint32_t)0x0F) << 0)
#define CLU_CLU0MX_MXA                        CLU_CLU0MX_MXA_Mask
#define CLU_CLU0MX_MXA_0                      (((uint32_t)0x1))
#define CLU_CLU0MX_MXA_1                      (((uint32_t)0x2))
#define CLU_CLU0MX_MXA_2                      (((uint32_t)0x4))
#define CLU_CLU0MX_MXA_3                      (((uint32_t)0x8))
#define CLU_CLU0MX_MXB_Pos                    ((uint32_t)4)                     /* Multiplex channel B */
#define CLU_CLU0MX_MXB_Mask                   (((uint32_t)0x0F) << 4)
#define CLU_CLU0MX_MXB                        CLU_CLU0MX_MXB_Mask
#define CLU_CLU0MX_MXB_0                      (((uint32_t)0x1 << CLU_CLU0MX_MXB_Pos))
#define CLU_CLU0MX_MXB_1                      (((uint32_t)0x2 << CLU_CLU0MX_MXB_Pos))
#define CLU_CLU0MX_MXB_2                      (((uint32_t)0x4 << CLU_CLU0MX_MXB_Pos))
#define CLU_CLU0MX_MXB_3                      (((uint32_t)0x8 << CLU_CLU0MX_MXB_Pos))
#define CLU_CLU0MX_MXC_Pos                    ((uint32_t)8)                     /* Multiplex channel C */
#define CLU_CLU0MX_MXC_Mask                   (((uint32_t)0x0F) << 8)
#define CLU_CLU0MX_MXC                        CLU_CLU0MX_MXC_Mask
#define CLU_CLU0MX_MXC_0                      (((uint32_t)0x1 << CLU_CLU0MX_MXC_Pos))
#define CLU_CLU0MX_MXC_1                      (((uint32_t)0x2 << CLU_CLU0MX_MXC_Pos))
#define CLU_CLU0MX_MXC_2                      (((uint32_t)0x4 << CLU_CLU0MX_MXC_Pos))
#define CLU_CLU0MX_MXC_3                      (((uint32_t)0x8 << CLU_CLU0MX_MXC_Pos))
#define CLU_CLU0MX_MXD_Pos                    ((uint32_t)12)                    /* Multiplex channel D */
#define CLU_CLU0MX_MXD_Mask                   (((uint32_t)0x0F) << 12)
#define CLU_CLU0MX_MXD                        CLU_CLU0MX_MXD_Mask
#define CLU_CLU0MX_MXD_0                      (((uint32_t)0x1 << CLU_CLU0MX_MXD_Pos))
#define CLU_CLU0MX_MXD_1                      (((uint32_t)0x2 << CLU_CLU0MX_MXD_Pos))
#define CLU_CLU0MX_MXD_2                      (((uint32_t)0x4 << CLU_CLU0MX_MXD_Pos))
#define CLU_CLU0MX_MXD_3                      (((uint32_t)0x8 << CLU_CLU0MX_MXD_Pos))
#define CLU_CLU0MX_MXAEN_Pos                  ((uint32_t)16)                    /* Enable Multiplex channel A */
#define CLU_CLU0MX_MXAEN_Mask                 (((uint32_t)0x01) << 16)
#define CLU_CLU0MX_MXAEN                      CLU_CLU0MX_MXAEN_Mask
#define CLU_CLU0MX_MXBEN_Pos                  ((uint32_t)17)                    /* Enable Multiplex channel B */
#define CLU_CLU0MX_MXBEN_Mask                 (((uint32_t)0x01) << 17)
#define CLU_CLU0MX_MXBEN                      CLU_CLU0MX_MXBEN_Mask
#define CLU_CLU0MX_MXCEN_Pos                  ((uint32_t)18)                    /* Enable Multiplex channel C */
#define CLU_CLU0MX_MXCEN_Mask                 (((uint32_t)0x01) << 18)
#define CLU_CLU0MX_MXCEN                      CLU_CLU0MX_MXCEN_Mask
#define CLU_CLU0MX_MXDEN_Pos                  ((uint32_t)19)                    /* Enable Multiplex channel D */
#define CLU_CLU0MX_MXDEN_Mask                 (((uint32_t)0x01) << 19)
#define CLU_CLU0MX_MXDEN                      CLU_CLU0MX_MXDEN_Mask
#define CLU_CLU0MX_CARRYEN_Pos                ((uint32_t)20)                    /* Enable CLU */
#define CLU_CLU0MX_CARRYEN_Mask               (((uint32_t)0x01) << 20)
#define CLU_CLU0MX_CARRYEN                    CLU_CLU0MX_CARRYEN_Mask

/************************************ CLU->CLU0FN  **************************************/
#define CLU_CLU0FN_FN_Pos                     ((uint32_t)0)                     /* Function select */
#define CLU_CLU0FN_FN_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define CLU_CLU0FN_FN                         CLU_CLU0FN_FN_Mask

/************************************ CLU->CLU0CTL  *************************************/
#define CLU_CLU0CTL_CLKSEL_Pos                ((uint32_t)0)                     /* D flip-flop Clock Selection */
#define CLU_CLU0CTL_CLKSEL_Mask               (((uint32_t)0x03) << 0)
#define CLU_CLU0CTL_CLKSEL                    CLU_CLU0CTL_CLKSEL_Mask
#define CLU_CLU0CTL_CLKSEL_0                  (((uint32_t)0x1))
#define CLU_CLU0CTL_CLKSEL_1                  (((uint32_t)0x2))
#define CLU_CLU0CTL_CLKINV_Pos                ((uint32_t)2)                     /* D flip-flop Clock Invert */
#define CLU_CLU0CTL_CLKINV_Mask               (((uint32_t)0x01) << 2)
#define CLU_CLU0CTL_CLKINV                    CLU_CLU0CTL_CLKINV_Mask
#define CLU_CLU0CTL_RST_Pos                   ((uint32_t)3)                     /* Reset output */
#define CLU_CLU0CTL_RST_Mask                  (((uint32_t)0x01) << 3)
#define CLU_CLU0CTL_RST                       CLU_CLU0CTL_RST_Mask
#define CLU_CLU0CTL_SET_Pos                   ((uint32_t)4)                     /* Set output */
#define CLU_CLU0CTL_SET_Mask                  (((uint32_t)0x01) << 4)
#define CLU_CLU0CTL_SET                       CLU_CLU0CTL_SET_Mask
#define CLU_CLU0CTL_OEN_Pos                   ((uint32_t)6)                     /* Port Output Enable */
#define CLU_CLU0CTL_OEN_Mask                  (((uint32_t)0x01) << 6)
#define CLU_CLU0CTL_OEN                       CLU_CLU0CTL_OEN_Mask
#define CLU_CLU0CTL_OUTSEL_Pos                ((uint32_t)7)                     /* Output Select */
#define CLU_CLU0CTL_OUTSEL_Mask               (((uint32_t)0x01) << 7)
#define CLU_CLU0CTL_OUTSEL                    CLU_CLU0CTL_OUTSEL_Mask

/************************************ CLU->CLU1MX  **************************************/
#define CLU_CLU1MX_MXA_Pos                    ((uint32_t)0)                     /* Multiplex channel A */
#define CLU_CLU1MX_MXA_Mask                   (((uint32_t)0x0F) << 0)
#define CLU_CLU1MX_MXA                        CLU_CLU1MX_MXA_Mask
#define CLU_CLU1MX_MXA_0                      (((uint32_t)0x1))
#define CLU_CLU1MX_MXA_1                      (((uint32_t)0x2))
#define CLU_CLU1MX_MXA_2                      (((uint32_t)0x4))
#define CLU_CLU1MX_MXA_3                      (((uint32_t)0x8))
#define CLU_CLU1MX_MXB_Pos                    ((uint32_t)4)                     /* Multiplex channel B */
#define CLU_CLU1MX_MXB_Mask                   (((uint32_t)0x0F) << 4)
#define CLU_CLU1MX_MXB                        CLU_CLU1MX_MXB_Mask
#define CLU_CLU1MX_MXB_0                      (((uint32_t)0x1 << CLU_CLU1MX_MXB_Pos))
#define CLU_CLU1MX_MXB_1                      (((uint32_t)0x2 << CLU_CLU1MX_MXB_Pos))
#define CLU_CLU1MX_MXB_2                      (((uint32_t)0x4 << CLU_CLU1MX_MXB_Pos))
#define CLU_CLU1MX_MXB_3                      (((uint32_t)0x8 << CLU_CLU1MX_MXB_Pos))
#define CLU_CLU1MX_MXC_Pos                    ((uint32_t)8)                     /* Multiplex channel C */
#define CLU_CLU1MX_MXC_Mask                   (((uint32_t)0x0F) << 8)
#define CLU_CLU1MX_MXC                        CLU_CLU1MX_MXC_Mask
#define CLU_CLU1MX_MXC_0                      (((uint32_t)0x1 << CLU_CLU1MX_MXC_Pos))
#define CLU_CLU1MX_MXC_1                      (((uint32_t)0x2 << CLU_CLU1MX_MXC_Pos))
#define CLU_CLU1MX_MXC_2                      (((uint32_t)0x4 << CLU_CLU1MX_MXC_Pos))
#define CLU_CLU1MX_MXC_3                      (((uint32_t)0x8 << CLU_CLU1MX_MXC_Pos))
#define CLU_CLU1MX_MXD_Pos                    ((uint32_t)12)                    /* Multiplex channel D */
#define CLU_CLU1MX_MXD_Mask                   (((uint32_t)0x0F) << 12)
#define CLU_CLU1MX_MXD                        CLU_CLU1MX_MXD_Mask
#define CLU_CLU1MX_MXD_0                      (((uint32_t)0x1 << CLU_CLU1MX_MXD_Pos))
#define CLU_CLU1MX_MXD_1                      (((uint32_t)0x2 << CLU_CLU1MX_MXD_Pos))
#define CLU_CLU1MX_MXD_2                      (((uint32_t)0x4 << CLU_CLU1MX_MXD_Pos))
#define CLU_CLU1MX_MXD_3                      (((uint32_t)0x8 << CLU_CLU1MX_MXD_Pos))
#define CLU_CLU1MX_MXAEN_Pos                  ((uint32_t)16)                    /* Enable Multiplex channel A */
#define CLU_CLU1MX_MXAEN_Mask                 (((uint32_t)0x01) << 16)
#define CLU_CLU1MX_MXAEN                      CLU_CLU1MX_MXAEN_Mask
#define CLU_CLU1MX_MXBEN_Pos                  ((uint32_t)17)                    /* Enable Multiplex channel B */
#define CLU_CLU1MX_MXBEN_Mask                 (((uint32_t)0x01) << 17)
#define CLU_CLU1MX_MXBEN                      CLU_CLU1MX_MXBEN_Mask
#define CLU_CLU1MX_MXCEN_Pos                  ((uint32_t)18)                    /* Enable Multiplex channel C */
#define CLU_CLU1MX_MXCEN_Mask                 (((uint32_t)0x01) << 18)
#define CLU_CLU1MX_MXCEN                      CLU_CLU1MX_MXCEN_Mask
#define CLU_CLU1MX_MXDEN_Pos                  ((uint32_t)19)                    /* Enable Multiplex channel D */
#define CLU_CLU1MX_MXDEN_Mask                 (((uint32_t)0x01) << 19)
#define CLU_CLU1MX_MXDEN                      CLU_CLU1MX_MXDEN_Mask
#define CLU_CLU1MX_CARRYEN_Pos                ((uint32_t)20)                    /* Enable CLU */
#define CLU_CLU1MX_CARRYEN_Mask               (((uint32_t)0x01) << 20)
#define CLU_CLU1MX_CARRYEN                    CLU_CLU1MX_CARRYEN_Mask

/************************************ CLU->CLU1FN  **************************************/
#define CLU_CLU1FN_FN_Pos                     ((uint32_t)0)                     /* Function select */
#define CLU_CLU1FN_FN_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define CLU_CLU1FN_FN                         CLU_CLU1FN_FN_Mask

/************************************ CLU->CLU1CTL  *************************************/
#define CLU_CLU1CTL_CLKSEL_Pos                ((uint32_t)0)                     /* D flip-flop Clock Selection */
#define CLU_CLU1CTL_CLKSEL_Mask               (((uint32_t)0x03) << 0)
#define CLU_CLU1CTL_CLKSEL                    CLU_CLU1CTL_CLKSEL_Mask
#define CLU_CLU1CTL_CLKSEL_0                  (((uint32_t)0x1))
#define CLU_CLU1CTL_CLKSEL_1                  (((uint32_t)0x2))
#define CLU_CLU1CTL_CLKINV_Pos                ((uint32_t)2)                     /* D flip-flop Clock Invert */
#define CLU_CLU1CTL_CLKINV_Mask               (((uint32_t)0x01) << 2)
#define CLU_CLU1CTL_CLKINV                    CLU_CLU1CTL_CLKINV_Mask
#define CLU_CLU1CTL_RST_Pos                   ((uint32_t)3)                     /* Reset output */
#define CLU_CLU1CTL_RST_Mask                  (((uint32_t)0x01) << 3)
#define CLU_CLU1CTL_RST                       CLU_CLU1CTL_RST_Mask
#define CLU_CLU1CTL_SET_Pos                   ((uint32_t)4)                     /* Set output */
#define CLU_CLU1CTL_SET_Mask                  (((uint32_t)0x01) << 4)
#define CLU_CLU1CTL_SET                       CLU_CLU1CTL_SET_Mask
#define CLU_CLU1CTL_OEN_Pos                   ((uint32_t)6)                     /* Port Output Enable */
#define CLU_CLU1CTL_OEN_Mask                  (((uint32_t)0x01) << 6)
#define CLU_CLU1CTL_OEN                       CLU_CLU1CTL_OEN_Mask
#define CLU_CLU1CTL_OUTSEL_Pos                ((uint32_t)7)                     /* Output Select */
#define CLU_CLU1CTL_OUTSEL_Mask               (((uint32_t)0x01) << 7)
#define CLU_CLU1CTL_OUTSEL                    CLU_CLU1CTL_OUTSEL_Mask

/************************************ CLU->CLU2MX  **************************************/
#define CLU_CLU2MX_MXA_Pos                    ((uint32_t)0)                     /* Multiplex channel A */
#define CLU_CLU2MX_MXA_Mask                   (((uint32_t)0x0F) << 0)
#define CLU_CLU2MX_MXA                        CLU_CLU2MX_MXA_Mask
#define CLU_CLU2MX_MXA_0                      (((uint32_t)0x1))
#define CLU_CLU2MX_MXA_1                      (((uint32_t)0x2))
#define CLU_CLU2MX_MXA_2                      (((uint32_t)0x4))
#define CLU_CLU2MX_MXA_3                      (((uint32_t)0x8))
#define CLU_CLU2MX_MXB_Pos                    ((uint32_t)4)                     /* Multiplex channel B */
#define CLU_CLU2MX_MXB_Mask                   (((uint32_t)0x0F) << 4)
#define CLU_CLU2MX_MXB                        CLU_CLU2MX_MXB_Mask
#define CLU_CLU2MX_MXB_0                      (((uint32_t)0x1 << CLU_CLU2MX_MXB_Pos))
#define CLU_CLU2MX_MXB_1                      (((uint32_t)0x2 << CLU_CLU2MX_MXB_Pos))
#define CLU_CLU2MX_MXB_2                      (((uint32_t)0x4 << CLU_CLU2MX_MXB_Pos))
#define CLU_CLU2MX_MXB_3                      (((uint32_t)0x8 << CLU_CLU2MX_MXB_Pos))
#define CLU_CLU2MX_MXC_Pos                    ((uint32_t)8)                     /* Multiplex channel C */
#define CLU_CLU2MX_MXC_Mask                   (((uint32_t)0x0F) << 8)
#define CLU_CLU2MX_MXC                        CLU_CLU2MX_MXC_Mask
#define CLU_CLU2MX_MXC_0                      (((uint32_t)0x1 << CLU_CLU2MX_MXC_Pos))
#define CLU_CLU2MX_MXC_1                      (((uint32_t)0x2 << CLU_CLU2MX_MXC_Pos))
#define CLU_CLU2MX_MXC_2                      (((uint32_t)0x4 << CLU_CLU2MX_MXC_Pos))
#define CLU_CLU2MX_MXC_3                      (((uint32_t)0x8 << CLU_CLU2MX_MXC_Pos))
#define CLU_CLU2MX_MXD_Pos                    ((uint32_t)12)                    /* Multiplex channel D */
#define CLU_CLU2MX_MXD_Mask                   (((uint32_t)0x0F) << 12)
#define CLU_CLU2MX_MXD                        CLU_CLU2MX_MXD_Mask
#define CLU_CLU2MX_MXD_0                      (((uint32_t)0x1 << CLU_CLU2MX_MXD_Pos))
#define CLU_CLU2MX_MXD_1                      (((uint32_t)0x2 << CLU_CLU2MX_MXD_Pos))
#define CLU_CLU2MX_MXD_2                      (((uint32_t)0x4 << CLU_CLU2MX_MXD_Pos))
#define CLU_CLU2MX_MXD_3                      (((uint32_t)0x8 << CLU_CLU2MX_MXD_Pos))
#define CLU_CLU2MX_MXAEN_Pos                  ((uint32_t)16)                    /* Enable Multiplex channel A */
#define CLU_CLU2MX_MXAEN_Mask                 (((uint32_t)0x01) << 16)
#define CLU_CLU2MX_MXAEN                      CLU_CLU2MX_MXAEN_Mask
#define CLU_CLU2MX_MXBEN_Pos                  ((uint32_t)17)                    /* Enable Multiplex channel B */
#define CLU_CLU2MX_MXBEN_Mask                 (((uint32_t)0x01) << 17)
#define CLU_CLU2MX_MXBEN                      CLU_CLU2MX_MXBEN_Mask
#define CLU_CLU2MX_MXCEN_Pos                  ((uint32_t)18)                    /* Enable Multiplex channel C */
#define CLU_CLU2MX_MXCEN_Mask                 (((uint32_t)0x01) << 18)
#define CLU_CLU2MX_MXCEN                      CLU_CLU2MX_MXCEN_Mask
#define CLU_CLU2MX_MXDEN_Pos                  ((uint32_t)19)                    /* Enable Multiplex channel D */
#define CLU_CLU2MX_MXDEN_Mask                 (((uint32_t)0x01) << 19)
#define CLU_CLU2MX_MXDEN                      CLU_CLU2MX_MXDEN_Mask
#define CLU_CLU2MX_CARRYEN_Pos                ((uint32_t)20)                    /* Enable CLU */
#define CLU_CLU2MX_CARRYEN_Mask               (((uint32_t)0x01) << 20)
#define CLU_CLU2MX_CARRYEN                    CLU_CLU2MX_CARRYEN_Mask

/************************************ CLU->CLU2FN  **************************************/
#define CLU_CLU2FN_FN_Pos                     ((uint32_t)0)                     /* Function select */
#define CLU_CLU2FN_FN_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define CLU_CLU2FN_FN                         CLU_CLU2FN_FN_Mask

/************************************ CLU->CLU2CTL  *************************************/
#define CLU_CLU2CTL_CLKSEL_Pos                ((uint32_t)0)                     /* D flip-flop Clock Selection */
#define CLU_CLU2CTL_CLKSEL_Mask               (((uint32_t)0x03) << 0)
#define CLU_CLU2CTL_CLKSEL                    CLU_CLU2CTL_CLKSEL_Mask
#define CLU_CLU2CTL_CLKSEL_0                  (((uint32_t)0x1))
#define CLU_CLU2CTL_CLKSEL_1                  (((uint32_t)0x2))
#define CLU_CLU2CTL_CLKINV_Pos                ((uint32_t)2)                     /* D flip-flop Clock Invert */
#define CLU_CLU2CTL_CLKINV_Mask               (((uint32_t)0x01) << 2)
#define CLU_CLU2CTL_CLKINV                    CLU_CLU2CTL_CLKINV_Mask
#define CLU_CLU2CTL_RST_Pos                   ((uint32_t)3)                     /* Reset output */
#define CLU_CLU2CTL_RST_Mask                  (((uint32_t)0x01) << 3)
#define CLU_CLU2CTL_RST                       CLU_CLU2CTL_RST_Mask
#define CLU_CLU2CTL_SET_Pos                   ((uint32_t)4)                     /* Set output */
#define CLU_CLU2CTL_SET_Mask                  (((uint32_t)0x01) << 4)
#define CLU_CLU2CTL_SET                       CLU_CLU2CTL_SET_Mask
#define CLU_CLU2CTL_OEN_Pos                   ((uint32_t)6)                     /* Port Output Enable */
#define CLU_CLU2CTL_OEN_Mask                  (((uint32_t)0x01) << 6)
#define CLU_CLU2CTL_OEN                       CLU_CLU2CTL_OEN_Mask
#define CLU_CLU2CTL_OUTSEL_Pos                ((uint32_t)7)                     /* Output Select */
#define CLU_CLU2CTL_OUTSEL_Mask               (((uint32_t)0x01) << 7)
#define CLU_CLU2CTL_OUTSEL                    CLU_CLU2CTL_OUTSEL_Mask

/************************************ CLU->CLU3MX  **************************************/
#define CLU_CLU3MX_MXA_Pos                    ((uint32_t)0)                     /* Multiplex channel A */
#define CLU_CLU3MX_MXA_Mask                   (((uint32_t)0x0F) << 0)
#define CLU_CLU3MX_MXA                        CLU_CLU3MX_MXA_Mask
#define CLU_CLU3MX_MXA_0                      (((uint32_t)0x1))
#define CLU_CLU3MX_MXA_1                      (((uint32_t)0x2))
#define CLU_CLU3MX_MXA_2                      (((uint32_t)0x4))
#define CLU_CLU3MX_MXA_3                      (((uint32_t)0x8))
#define CLU_CLU3MX_MXB_Pos                    ((uint32_t)4)                     /* Multiplex channel B */
#define CLU_CLU3MX_MXB_Mask                   (((uint32_t)0x0F) << 4)
#define CLU_CLU3MX_MXB                        CLU_CLU3MX_MXB_Mask
#define CLU_CLU3MX_MXB_0                      (((uint32_t)0x1 << CLU_CLU3MX_MXB_Pos))
#define CLU_CLU3MX_MXB_1                      (((uint32_t)0x2 << CLU_CLU3MX_MXB_Pos))
#define CLU_CLU3MX_MXB_2                      (((uint32_t)0x4 << CLU_CLU3MX_MXB_Pos))
#define CLU_CLU3MX_MXB_3                      (((uint32_t)0x8 << CLU_CLU3MX_MXB_Pos))
#define CLU_CLU3MX_MXC_Pos                    ((uint32_t)8)                     /* Multiplex channel C */
#define CLU_CLU3MX_MXC_Mask                   (((uint32_t)0x0F) << 8)
#define CLU_CLU3MX_MXC                        CLU_CLU3MX_MXC_Mask
#define CLU_CLU3MX_MXC_0                      (((uint32_t)0x1 << CLU_CLU3MX_MXC_Pos))
#define CLU_CLU3MX_MXC_1                      (((uint32_t)0x2 << CLU_CLU3MX_MXC_Pos))
#define CLU_CLU3MX_MXC_2                      (((uint32_t)0x4 << CLU_CLU3MX_MXC_Pos))
#define CLU_CLU3MX_MXC_3                      (((uint32_t)0x8 << CLU_CLU3MX_MXC_Pos))
#define CLU_CLU3MX_MXD_Pos                    ((uint32_t)12)                    /* Multiplex channel D */
#define CLU_CLU3MX_MXD_Mask                   (((uint32_t)0x0F) << 12)
#define CLU_CLU3MX_MXD                        CLU_CLU3MX_MXD_Mask
#define CLU_CLU3MX_MXD_0                      (((uint32_t)0x1 << CLU_CLU3MX_MXD_Pos))
#define CLU_CLU3MX_MXD_1                      (((uint32_t)0x2 << CLU_CLU3MX_MXD_Pos))
#define CLU_CLU3MX_MXD_2                      (((uint32_t)0x4 << CLU_CLU3MX_MXD_Pos))
#define CLU_CLU3MX_MXD_3                      (((uint32_t)0x8 << CLU_CLU3MX_MXD_Pos))
#define CLU_CLU3MX_MXAEN_Pos                  ((uint32_t)16)                    /* Enable Multiplex channel A */
#define CLU_CLU3MX_MXAEN_Mask                 (((uint32_t)0x01) << 16)
#define CLU_CLU3MX_MXAEN                      CLU_CLU3MX_MXAEN_Mask
#define CLU_CLU3MX_MXBEN_Pos                  ((uint32_t)17)                    /* Enable Multiplex channel B */
#define CLU_CLU3MX_MXBEN_Mask                 (((uint32_t)0x01) << 17)
#define CLU_CLU3MX_MXBEN                      CLU_CLU3MX_MXBEN_Mask
#define CLU_CLU3MX_MXCEN_Pos                  ((uint32_t)18)                    /* Enable Multiplex channel C */
#define CLU_CLU3MX_MXCEN_Mask                 (((uint32_t)0x01) << 18)
#define CLU_CLU3MX_MXCEN                      CLU_CLU3MX_MXCEN_Mask
#define CLU_CLU3MX_MXDEN_Pos                  ((uint32_t)19)                    /* Enable Multiplex channel D */
#define CLU_CLU3MX_MXDEN_Mask                 (((uint32_t)0x01) << 19)
#define CLU_CLU3MX_MXDEN                      CLU_CLU3MX_MXDEN_Mask
#define CLU_CLU3MX_CARRYEN_Pos                ((uint32_t)20)                    /* Enable CLU */
#define CLU_CLU3MX_CARRYEN_Mask               (((uint32_t)0x01) << 20)
#define CLU_CLU3MX_CARRYEN                    CLU_CLU3MX_CARRYEN_Mask

/************************************ CLU->CLU3FN  **************************************/
#define CLU_CLU3FN_FN_Pos                     ((uint32_t)0)                     /* Function select */
#define CLU_CLU3FN_FN_Mask                    (((uint32_t)0xFFFFFFFF) << 0)
#define CLU_CLU3FN_FN                         CLU_CLU3FN_FN_Mask

/************************************ CLU->CLU3CTL  *************************************/
#define CLU_CLU3CTL_CLKSEL_Pos                ((uint32_t)0)                     /* D flip-flop Clock Selection */
#define CLU_CLU3CTL_CLKSEL_Mask               (((uint32_t)0x03) << 0)
#define CLU_CLU3CTL_CLKSEL                    CLU_CLU3CTL_CLKSEL_Mask
#define CLU_CLU3CTL_CLKSEL_0                  (((uint32_t)0x1))
#define CLU_CLU3CTL_CLKSEL_1                  (((uint32_t)0x2))
#define CLU_CLU3CTL_CLKINV_Pos                ((uint32_t)2)                     /* D flip-flop Clock Invert */
#define CLU_CLU3CTL_CLKINV_Mask               (((uint32_t)0x01) << 2)
#define CLU_CLU3CTL_CLKINV                    CLU_CLU3CTL_CLKINV_Mask
#define CLU_CLU3CTL_RST_Pos                   ((uint32_t)3)                     /* Reset output */
#define CLU_CLU3CTL_RST_Mask                  (((uint32_t)0x01) << 3)
#define CLU_CLU3CTL_RST                       CLU_CLU3CTL_RST_Mask
#define CLU_CLU3CTL_SET_Pos                   ((uint32_t)4)                     /* Set output */
#define CLU_CLU3CTL_SET_Mask                  (((uint32_t)0x01) << 4)
#define CLU_CLU3CTL_SET                       CLU_CLU3CTL_SET_Mask
#define CLU_CLU3CTL_OEN_Pos                   ((uint32_t)6)                     /* Port Output Enable */
#define CLU_CLU3CTL_OEN_Mask                  (((uint32_t)0x01) << 6)
#define CLU_CLU3CTL_OEN                       CLU_CLU3CTL_OEN_Mask
#define CLU_CLU3CTL_OUTSEL_Pos                ((uint32_t)7)                     /* Output Select */
#define CLU_CLU3CTL_OUTSEL_Mask               (((uint32_t)0x01) << 7)
#define CLU_CLU3CTL_OUTSEL                    CLU_CLU3CTL_OUTSEL_Mask

/*****************************************************************************************
*                                    Peripheral EMACC                                    *
*****************************************************************************************/
typedef struct{
  __I  uint32_t CORDIC_OUT;             /* CORDIC_OUT */
  __I  uint32_t CLARKE_OUT;             /* CLARKE_OUT */
  __I  uint32_t PARK_OUT;               /* PARK_OUT */
  __I  uint32_t PID_OUT;                /* PID_OUT */
  __I  uint32_t RevPARK_OUT;            /* RevPARK_OUT */
       uint16_t RESERVED1[2];
  __O  uint32_t CLRSR;                  /* CLRSR */
       uint16_t RESERVED2[2];
  __IO uint32_t CR;                     /* CR */
  __I  uint32_t SR;                     /* SR */
  __IO uint32_t ANG_LDR;                /* ANG_LDR */
  __IO uint32_t CLARKE_LDR;             /* CLARKE_LDR */
  __O  uint32_t CIRCLE_LMT_VAL1;        /* CIRCLE_LMT_VAL1 */
  __O  uint32_t CIRCLE_LMT_VAL2;        /* CIRCLE_LMT_VAL2 */
  __O  uint32_t CFG;                    /* CFG */
       uint16_t RESERVED3[2];
  __O  uint32_t G1_KPKI;                /* G1_KPKI */
  __O  uint32_t G1_INT_UPPERLMT;        /* G1_INT_UPPERLMT */
  __O  uint32_t G1_INT_LOWERLMT;        /* G1_INT_LOWERLMT */
  __O  uint32_t G1_OUT_LMT;             /* G1_OUT_LMT */
  __O  uint32_t G1_DIVPOW2;             /* G1_DIVPOW2 */
  __O  uint32_t G1_IDQ_REF;             /* G1_IDQ_REF */
       uint16_t RESERVED4[4];
  __O  uint32_t G2_KPKI;                /* G2_KPKI */
  __O  uint32_t G2_INT_UPPERLMT;        /* G2_INT_UPPERLMT */
  __O  uint32_t G2_INT_LOWERLMT;        /* G2_INT_LOWERLMT */
  __O  uint32_t G2_OUT_LMT;             /* G2_OUT_LMT */
  __O  uint32_t G2_DIVPOW2;             /* G2_DIVPOW2 */
  __O  uint32_t G2_IDQ_REF;             /* G2_IDQ_REF */
       uint16_t RESERVED5[36];
  __I  uint32_t CUR_KPKI_GAIN;          /* CUR_KPKI_GAIN */
  __I  uint32_t CUR_INT_UPPERLMT;       /* CUR_INT_UPPERLMT */
  __I  uint32_t CUR_INT_LOWERLMT;       /* CUR_INT_LOWERLMT */
  __I  uint32_t CUR_DATAOUT_LMT;        /* CUR_DATAOUT_LMT */
  __I  uint32_t CUR_KPKI_DIVPOW2;       /* CUR_KPKI_DIVPOW2 */
  __I  uint32_t CUR_IDQ_REF;            /* CUR_IDQ_REF */
       uint16_t RESERVED6[20];
  __IO uint32_t PID_RAM_SPACE;          /* PID_RAM_SPACE */
}EMACC_TypeDef;

/********************************* EMACC->CORDIC_OUT  ***********************************/
#define EMACC_CORDIC_OUT_SINX_Pos             ((uint32_t)0)                     /* sinusoidal value */
#define EMACC_CORDIC_OUT_SINX_Mask            (((uint32_t)0xFFFF) << 0)
#define EMACC_CORDIC_OUT_SINX                 EMACC_CORDIC_OUT_SINX_Mask
#define EMACC_CORDIC_OUT_COSX_Pos             ((uint32_t)16)                    /* Cosine value */
#define EMACC_CORDIC_OUT_COSX_Mask            (((uint32_t)0xFFFF) << 16)
#define EMACC_CORDIC_OUT_COSX                 EMACC_CORDIC_OUT_COSX_Mask

/********************************* EMACC->CLARKE_OUT  ***********************************/
#define EMACC_CLARKE_OUT_IBETA_Pos            ((uint32_t)0)                     /* Output result, Beta axis of clarke transformation */
#define EMACC_CLARKE_OUT_IBETA_Mask           (((uint32_t)0xFFFF) << 0)
#define EMACC_CLARKE_OUT_IBETA                EMACC_CLARKE_OUT_IBETA_Mask
#define EMACC_CLARKE_OUT_IALPHA_Pos           ((uint32_t)16)                    /* Output result, Alpha axis of clarke transformation */
#define EMACC_CLARKE_OUT_IALPHA_Mask          (((uint32_t)0xFFFF) << 16)
#define EMACC_CLARKE_OUT_IALPHA               EMACC_CLARKE_OUT_IALPHA_Mask

/********************************** EMACC->PARK_OUT  ************************************/
#define EMACC_PARK_OUT_IQ_Pos                 ((uint32_t)0)                     /* Output result, Q axis of park transform */
#define EMACC_PARK_OUT_IQ_Mask                (((uint32_t)0xFFFF) << 0)
#define EMACC_PARK_OUT_IQ                     EMACC_PARK_OUT_IQ_Mask
#define EMACC_PARK_OUT_ID_Pos                 ((uint32_t)16)                    /* Output result, D axis of park transform */
#define EMACC_PARK_OUT_ID_Mask                (((uint32_t)0xFFFF) << 16)
#define EMACC_PARK_OUT_ID                     EMACC_PARK_OUT_ID_Mask

/*********************************** EMACC->PID_OUT  ************************************/
#define EMACC_PID_OUT_VQ_Pos                  ((uint32_t)0)                     /* Output result, Q axis of pid module */
#define EMACC_PID_OUT_VQ_Mask                 (((uint32_t)0xFFFF) << 0)
#define EMACC_PID_OUT_VQ                      EMACC_PID_OUT_VQ_Mask
#define EMACC_PID_OUT_VD_Pos                  ((uint32_t)16)                    /* Output result, D axis of pid module */
#define EMACC_PID_OUT_VD_Mask                 (((uint32_t)0xFFFF) << 16)
#define EMACC_PID_OUT_VD                      EMACC_PID_OUT_VD_Mask

/********************************* EMACC->RevPARK_OUT  **********************************/
#define EMACC_RevPARK_OUT_VBETA_Pos           ((uint32_t)0)                     /* Output VBeta axis of Reverse park Transform Module */
#define EMACC_RevPARK_OUT_VBETA_Mask          (((uint32_t)0xFFFF) << 0)
#define EMACC_RevPARK_OUT_VBETA               EMACC_RevPARK_OUT_VBETA_Mask
#define EMACC_RevPARK_OUT_VALPHA_Pos          ((uint32_t)16)                    /* Output VAlpha axis of Reverse park Transform Module */
#define EMACC_RevPARK_OUT_VALPHA_Mask         (((uint32_t)0xFFFF) << 16)
#define EMACC_RevPARK_OUT_VALPHA              EMACC_RevPARK_OUT_VALPHA_Mask

/************************************ EMACC->CLRSR  *************************************/
#define EMACC_CLRSR_CORDIC_Pos                ((uint32_t)0)                     /* clear CORDIC data ready flag */
#define EMACC_CLRSR_CORDIC_Mask               (((uint32_t)0x01) << 0)
#define EMACC_CLRSR_CORDIC                    EMACC_CLRSR_CORDIC_Mask
#define EMACC_CLRSR_CLARKE_Pos                ((uint32_t)1)                     /* clear CLARKE data ready flag */
#define EMACC_CLRSR_CLARKE_Mask               (((uint32_t)0x01) << 1)
#define EMACC_CLRSR_CLARKE                    EMACC_CLRSR_CLARKE_Mask
#define EMACC_CLRSR_PARK_Pos                  ((uint32_t)2)                     /* clear PARK data ready flag */
#define EMACC_CLRSR_PARK_Mask                 (((uint32_t)0x01) << 2)
#define EMACC_CLRSR_PARK                      EMACC_CLRSR_PARK_Mask
#define EMACC_CLRSR_PID_Pos                   ((uint32_t)3)                     /* clear PID data ready flag */
#define EMACC_CLRSR_PID_Mask                  (((uint32_t)0x01) << 3)
#define EMACC_CLRSR_PID                       EMACC_CLRSR_PID_Mask
#define EMACC_CLRSR_RPARK_Pos                 ((uint32_t)4)                     /* clear Reverse-PARK data ready flag */
#define EMACC_CLRSR_RPARK_Mask                (((uint32_t)0x01) << 4)
#define EMACC_CLRSR_RPARK                     EMACC_CLRSR_RPARK_Mask

/************************************* EMACC->CR  ***************************************/
#define EMACC_CR_EMEN_Pos                     ((uint32_t)0)                     /* Electric Motor mode enable */
#define EMACC_CR_EMEN_Mask                    (((uint32_t)0x01) << 0)
#define EMACC_CR_EMEN                         EMACC_CR_EMEN_Mask
#define EMACC_CR_CORDICEN_Pos                 ((uint32_t)1)                     /* CORDIC module enable */
#define EMACC_CR_CORDICEN_Mask                (((uint32_t)0x01) << 1)
#define EMACC_CR_CORDICEN                     EMACC_CR_CORDICEN_Mask
#define EMACC_CR_CLARKEEN_Pos                 ((uint32_t)2)                     /* Clarke transformation enable */
#define EMACC_CR_CLARKEEN_Mask                (((uint32_t)0x01) << 2)
#define EMACC_CR_CLARKEEN                     EMACC_CR_CLARKEEN_Mask
#define EMACC_CR_PARKEN_Pos                   ((uint32_t)3)                     /* Park transformation enable */
#define EMACC_CR_PARKEN_Mask                  (((uint32_t)0x01) << 3)
#define EMACC_CR_PARKEN                       EMACC_CR_PARKEN_Mask
#define EMACC_CR_PIDEN_Pos                    ((uint32_t)4)                     /* PID module enable */
#define EMACC_CR_PIDEN_Mask                   (((uint32_t)0x01) << 4)
#define EMACC_CR_PIDEN                        EMACC_CR_PIDEN_Mask
#define EMACC_CR_RPARKEN_Pos                  ((uint32_t)5)                     /* Reverse park transformation enable */
#define EMACC_CR_RPARKEN_Mask                 (((uint32_t)0x01) << 5)
#define EMACC_CR_RPARKEN                      EMACC_CR_RPARKEN_Mask
#define EMACC_CR_IRQEN_Pos                    ((uint32_t)7)                     /* nterrupt enable */
#define EMACC_CR_IRQEN_Mask                   (((uint32_t)0x01) << 7)
#define EMACC_CR_IRQEN                        EMACC_CR_IRQEN_Mask
#define EMACC_CR_PARASEL_Pos                  ((uint32_t)8)                     /* select one group of PID parameter from 4 groups */
#define EMACC_CR_PARASEL_Mask                 (((uint32_t)0x03) << 8)
#define EMACC_CR_PARASEL                      EMACC_CR_PARASEL_Mask
#define EMACC_CR_PARASEL_0                    (((uint32_t)0x1 << EMACC_CR_PARASEL_Pos))
#define EMACC_CR_PARASEL_1                    (((uint32_t)0x2 << EMACC_CR_PARASEL_Pos))
#define EMACC_CR_LMTSEL_Pos                   ((uint32_t)10)                    /* select the limit value for circle limit */
#define EMACC_CR_LMTSEL_Mask                  (((uint32_t)0x01) << 10)
#define EMACC_CR_LMTSEL                       EMACC_CR_LMTSEL_Mask
#define EMACC_CR_RAMRDEN_Pos                  ((uint32_t)11)                    /* SRAM Read access from AHB interface */
#define EMACC_CR_RAMRDEN_Mask                 (((uint32_t)0x01) << 11)
#define EMACC_CR_RAMRDEN                      EMACC_CR_RAMRDEN_Mask
#define EMACC_CR_RAMWREN_Pos                  ((uint32_t)12)                    /* SRAM write access from AHB interface */
#define EMACC_CR_RAMWREN_Mask                 (((uint32_t)0x01) << 12)
#define EMACC_CR_RAMWREN                      EMACC_CR_RAMWREN_Mask

/************************************* EMACC->SR  ***************************************/
#define EMACC_SR_CORDIC_CF_Pos                ((uint32_t)0)                     /* CORDIC transformation complete flag */
#define EMACC_SR_CORDIC_CF_Mask               (((uint32_t)0x01) << 0)
#define EMACC_SR_CORDIC_CF                    EMACC_SR_CORDIC_CF_Mask
#define EMACC_SR_CLARKE_CF_Pos                ((uint32_t)1)                     /* CLARKE transformation complete flag */
#define EMACC_SR_CLARKE_CF_Mask               (((uint32_t)0x01) << 1)
#define EMACC_SR_CLARKE_CF                    EMACC_SR_CLARKE_CF_Mask
#define EMACC_SR_PARK_CF_Pos                  ((uint32_t)2)                     /* PARK transformation complete flag */
#define EMACC_SR_PARK_CF_Mask                 (((uint32_t)0x01) << 2)
#define EMACC_SR_PARK_CF                      EMACC_SR_PARK_CF_Mask
#define EMACC_SR_PID_CF_Pos                   ((uint32_t)3)                     /* PID transformation complete flag */
#define EMACC_SR_PID_CF_Mask                  (((uint32_t)0x01) << 3)
#define EMACC_SR_PID_CF                       EMACC_SR_PID_CF_Mask
#define EMACC_SR_RPARK_CF_Pos                 ((uint32_t)4)                     /* Reverse-PARK transformation complete flag */
#define EMACC_SR_RPARK_CF_Mask                (((uint32_t)0x01) << 4)
#define EMACC_SR_RPARK_CF                     EMACC_SR_RPARK_CF_Mask

/*********************************** EMACC->ANG_LDR  ************************************/
#define EMACC_ANG_LDR_ANGLE_IN_Pos            ((uint32_t)0)                     /* ANGLE_INPUT */
#define EMACC_ANG_LDR_ANGLE_IN_Mask           (((uint32_t)0xFFFF) << 0)
#define EMACC_ANG_LDR_ANGLE_IN                EMACC_ANG_LDR_ANGLE_IN_Mask

/********************************* EMACC->CLARKE_LDR  ***********************************/
#define EMACC_CLARKE_LDR_IB_Pos               ((uint32_t)0)                     /* IB phase B current value sampled by ADC */
#define EMACC_CLARKE_LDR_IB_Mask              (((uint32_t)0xFFFF) << 0)
#define EMACC_CLARKE_LDR_IB                   EMACC_CLARKE_LDR_IB_Mask
#define EMACC_CLARKE_LDR_IA_Pos               ((uint32_t)16)                    /* IA phase A current value sampled by ADC */
#define EMACC_CLARKE_LDR_IA_Mask              (((uint32_t)0xFFFF) << 16)
#define EMACC_CLARKE_LDR_IA                   EMACC_CLARKE_LDR_IA_Mask

/******************************* EMACC->CIRCLE_LMT_VAL1  ********************************/
#define EMACC_CIRCLE_LMT_VAL1_CIRCLE_LMT_VAL1_Pos  ((uint32_t)0)                /* specify upper limit value for limit circle computation */
#define EMACC_CIRCLE_LMT_VAL1_CIRCLE_LMT_VAL1_Mask  (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_CIRCLE_LMT_VAL1_CIRCLE_LMT_VAL1  EMACC_CIRCLE_LMT_VAL1_CIRCLE_LMT_VAL1_Mask

/******************************* EMACC->CIRCLE_LMT_VAL2  ********************************/
#define EMACC_CIRCLE_LMT_VAL2_CIRCLE_LMT_VAL2_Pos  ((uint32_t)0)                /* specify upper limit value for limit circle computation */
#define EMACC_CIRCLE_LMT_VAL2_CIRCLE_LMT_VAL2_Mask  (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_CIRCLE_LMT_VAL2_CIRCLE_LMT_VAL2  EMACC_CIRCLE_LMT_VAL2_CIRCLE_LMT_VAL2_Mask

/************************************* EMACC->CFG  **************************************/
#define EMACC_CFG_MAX_MODULE_Pos              ((uint32_t)0)                     /* Limit Ring Control Maximum */
#define EMACC_CFG_MAX_MODULE_Mask             (((uint32_t)0xFFFF) << 0)
#define EMACC_CFG_MAX_MODULE                  EMACC_CFG_MAX_MODULE_Mask
#define EMACC_CFG_START_INDEX_Pos             ((uint32_t)16)                    /* Initial index value of limit control array */
#define EMACC_CFG_START_INDEX_Mask            (((uint32_t)0xFF) << 16)
#define EMACC_CFG_START_INDEX                 EMACC_CFG_START_INDEX_Mask
#define EMACC_CFG_START_INDEX_0               (((uint32_t)0x1 << EMACC_CFG_START_INDEX_Pos))
#define EMACC_CFG_START_INDEX_1               (((uint32_t)0x2 << EMACC_CFG_START_INDEX_Pos))
#define EMACC_CFG_START_INDEX_2               (((uint32_t)0x4 << EMACC_CFG_START_INDEX_Pos))
#define EMACC_CFG_START_INDEX_3               (((uint32_t)0x8 << EMACC_CFG_START_INDEX_Pos))
#define EMACC_CFG_START_INDEX_4               (((uint32_t)0x10 << EMACC_CFG_START_INDEX_Pos))
#define EMACC_CFG_START_INDEX_5               (((uint32_t)0x20 << EMACC_CFG_START_INDEX_Pos))
#define EMACC_CFG_START_INDEX_6               (((uint32_t)0x40 << EMACC_CFG_START_INDEX_Pos))
#define EMACC_CFG_START_INDEX_7               (((uint32_t)0x80 << EMACC_CFG_START_INDEX_Pos))

/*********************************** EMACC->G1_KPKI  ************************************/
#define EMACC_G1_KPKI_G1_KI_Pos               ((uint32_t)0)                     /* PID Group 1 gain parameter for integration computation */
#define EMACC_G1_KPKI_G1_KI_Mask              (((uint32_t)0xFFFF) << 0)
#define EMACC_G1_KPKI_G1_KI                   EMACC_G1_KPKI_G1_KI_Mask
#define EMACC_G1_KPKI_G1_KP_Pos               ((uint32_t)16)                    /* PID Group 1 gain parameter for proportion computation */
#define EMACC_G1_KPKI_G1_KP_Mask              (((uint32_t)0xFFFF) << 16)
#define EMACC_G1_KPKI_G1_KP                   EMACC_G1_KPKI_G1_KP_Mask

/*********************************** EMACC->G2_KPKI  ************************************/
#define EMACC_G2_KPKI_G2_KI_Pos               ((uint32_t)0)                     /* PID Group 2 gain parameter for integration computation */
#define EMACC_G2_KPKI_G2_KI_Mask              (((uint32_t)0xFFFF) << 0)
#define EMACC_G2_KPKI_G2_KI                   EMACC_G2_KPKI_G2_KI_Mask
#define EMACC_G2_KPKI_G2_KP_Pos               ((uint32_t)16)                    /* PID Group 2 gain parameter for proportion computation */
#define EMACC_G2_KPKI_G2_KP_Mask              (((uint32_t)0xFFFF) << 16)
#define EMACC_G2_KPKI_G2_KP                   EMACC_G2_KPKI_G2_KP_Mask

/******************************* EMACC->G1_INT_UPPERLMT  ********************************/
#define EMACC_G1_INT_UPPERLMT_G1_INT_UPPERLMT_Pos  ((uint32_t)0)                /* PID Group 1 integration part interation upper limit */
#define EMACC_G1_INT_UPPERLMT_G1_INT_UPPERLMT_Mask  (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_G1_INT_UPPERLMT_G1_INT_UPPERLMT  EMACC_G1_INT_UPPERLMT_G1_INT_UPPERLMT_Mask

/******************************* EMACC->G2_INT_UPPERLMT  ********************************/
#define EMACC_G2_INT_UPPERLMT_G2_INT_UPPERLMT_Pos  ((uint32_t)0)                /* PID Group 2 integration part interation upper limit */
#define EMACC_G2_INT_UPPERLMT_G2_INT_UPPERLMT_Mask  (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_G2_INT_UPPERLMT_G2_INT_UPPERLMT  EMACC_G2_INT_UPPERLMT_G2_INT_UPPERLMT_Mask

/******************************* EMACC->G1_INT_LOWERLMT  ********************************/
#define EMACC_G1_INT_LOWERLMT_G1_INT_LOWERLMT_Pos  ((uint32_t)0)                /* PID Group 1 integration part interation lower limit */
#define EMACC_G1_INT_LOWERLMT_G1_INT_LOWERLMT_Mask  (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_G1_INT_LOWERLMT_G1_INT_LOWERLMT  EMACC_G1_INT_LOWERLMT_G1_INT_LOWERLMT_Mask

/******************************* EMACC->G2_INT_LOWERLMT  ********************************/
#define EMACC_G2_INT_LOWERLMT_G2_INT_LOWERLMT_Pos  ((uint32_t)0)                /* PID Group 2 integration part interation lower limit */
#define EMACC_G2_INT_LOWERLMT_G2_INT_LOWERLMT_Mask  (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_G2_INT_LOWERLMT_G2_INT_LOWERLMT  EMACC_G2_INT_LOWERLMT_G2_INT_LOWERLMT_Mask

/********************************* EMACC->G1_OUT_LMT  ***********************************/
#define EMACC_G1_OUT_LMT_G1_DATAOUT_LOWERLMT_Pos  ((uint32_t)0)                 /* PID Group 1 PI module output data lower limit value */
#define EMACC_G1_OUT_LMT_G1_DATAOUT_LOWERLMT_Mask  (((uint32_t)0xFFFF) << 0)
#define EMACC_G1_OUT_LMT_G1_DATAOUT_LOWERLMT  EMACC_G1_OUT_LMT_G1_DATAOUT_LOWERLMT_Mask
#define EMACC_G1_OUT_LMT_G1_DATAOUT_UPPERLMT_Pos  ((uint32_t)16)                /* PID Group 1 PI module output data upper limit value */
#define EMACC_G1_OUT_LMT_G1_DATAOUT_UPPERLMT_Mask  (((uint32_t)0xFFFF) << 16)
#define EMACC_G1_OUT_LMT_G1_DATAOUT_UPPERLMT  EMACC_G1_OUT_LMT_G1_DATAOUT_UPPERLMT_Mask

/********************************* EMACC->G2_OUT_LMT  ***********************************/
#define EMACC_G2_OUT_LMT_G2_DATAOUT_LOWERLMT_Pos  ((uint32_t)0)                 /* PID Group 2 PI module output data lower limit value */
#define EMACC_G2_OUT_LMT_G2_DATAOUT_LOWERLMT_Mask  (((uint32_t)0xFFFF) << 0)
#define EMACC_G2_OUT_LMT_G2_DATAOUT_LOWERLMT  EMACC_G2_OUT_LMT_G2_DATAOUT_LOWERLMT_Mask
#define EMACC_G2_OUT_LMT_G2_DATAOUT_UPPERLMT_Pos  ((uint32_t)16)                /* PID Group 2 PI module output data upper limit value */
#define EMACC_G2_OUT_LMT_G2_DATAOUT_UPPERLMT_Mask  (((uint32_t)0xFFFF) << 16)
#define EMACC_G2_OUT_LMT_G2_DATAOUT_UPPERLMT  EMACC_G2_OUT_LMT_G2_DATAOUT_UPPERLMT_Mask

/********************************* EMACC->G1_DIVPOW2  ***********************************/
#define EMACC_G1_DIVPOW2_G1_KIDIVPOW2_Pos     ((uint32_t)0)                     /* PID Group 1 PI module integration part divisor paramter: the number of bits shifted by right */
#define EMACC_G1_DIVPOW2_G1_KIDIVPOW2_Mask    (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_G1_DIVPOW2_G1_KIDIVPOW2         EMACC_G1_DIVPOW2_G1_KIDIVPOW2_Mask

/********************************* EMACC->G2_DIVPOW2  ***********************************/
#define EMACC_G2_DIVPOW2_G2_KIDIVPOW2_Pos     ((uint32_t)0)                     /* PID Group 2 PI module integration part divisor paramter: the number of bits shifted by right */
#define EMACC_G2_DIVPOW2_G2_KIDIVPOW2_Mask    (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_G2_DIVPOW2_G2_KIDIVPOW2         EMACC_G2_DIVPOW2_G2_KIDIVPOW2_Mask

/********************************* EMACC->G1_IDQ_REF  ***********************************/
#define EMACC_G1_IDQ_REF_G1_IQREF_Pos         ((uint32_t)0)                     /* PI Group 1 module D channel reference input */
#define EMACC_G1_IDQ_REF_G1_IQREF_Mask        (((uint32_t)0xFFFF) << 0)
#define EMACC_G1_IDQ_REF_G1_IQREF             EMACC_G1_IDQ_REF_G1_IQREF_Mask
#define EMACC_G1_IDQ_REF_G1_IDREF_Pos         ((uint32_t)16)                    /* PI Group 1 module Q channel reference input */
#define EMACC_G1_IDQ_REF_G1_IDREF_Mask        (((uint32_t)0xFFFF) << 16)
#define EMACC_G1_IDQ_REF_G1_IDREF             EMACC_G1_IDQ_REF_G1_IDREF_Mask

/********************************* EMACC->G2_IDQ_REF  ***********************************/
#define EMACC_G2_IDQ_REF_G2_IQREF_Pos         ((uint32_t)0)                     /* PI Group 2 module D channel reference input */
#define EMACC_G2_IDQ_REF_G2_IQREF_Mask        (((uint32_t)0xFFFF) << 0)
#define EMACC_G2_IDQ_REF_G2_IQREF             EMACC_G2_IDQ_REF_G2_IQREF_Mask
#define EMACC_G2_IDQ_REF_G2_IDREF_Pos         ((uint32_t)16)                    /* PI Group 2 module Q channel reference input */
#define EMACC_G2_IDQ_REF_G2_IDREF_Mask        (((uint32_t)0xFFFF) << 16)
#define EMACC_G2_IDQ_REF_G2_IDREF             EMACC_G2_IDQ_REF_G2_IDREF_Mask

/******************************** EMACC->CUR_KPKI_GAIN  *********************************/
#define EMACC_CUR_KPKI_GAIN_CUR_KI_GAIN_Pos   ((uint32_t)0)                     /* current KI gain config */
#define EMACC_CUR_KPKI_GAIN_CUR_KI_GAIN_Mask  (((uint32_t)0xFFFF) << 0)
#define EMACC_CUR_KPKI_GAIN_CUR_KI_GAIN       EMACC_CUR_KPKI_GAIN_CUR_KI_GAIN_Mask
#define EMACC_CUR_KPKI_GAIN_CUR_KP_GAIN_Pos   ((uint32_t)16)                    /* current KP gain config */
#define EMACC_CUR_KPKI_GAIN_CUR_KP_GAIN_Mask  (((uint32_t)0xFFFF) << 16)
#define EMACC_CUR_KPKI_GAIN_CUR_KP_GAIN       EMACC_CUR_KPKI_GAIN_CUR_KP_GAIN_Mask

/****************************** EMACC->CUR_INT_UPPERLMT  ********************************/
#define EMACC_CUR_INT_UPPERLMT_CUR_INT_UPPERLMT_Pos  ((uint32_t)0)              /* current integral upper limit value */
#define EMACC_CUR_INT_UPPERLMT_CUR_INT_UPPERLMT_Mask  (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_CUR_INT_UPPERLMT_CUR_INT_UPPERLMT  EMACC_CUR_INT_UPPERLMT_CUR_INT_UPPERLMT_Mask

/****************************** EMACC->CUR_INT_LOWERLMT  ********************************/
#define EMACC_CUR_INT_LOWERLMT_CUR_INT_LOWERLMT_Pos  ((uint32_t)0)              /* current integral lower limit value */
#define EMACC_CUR_INT_LOWERLMT_CUR_INT_LOWERLMT_Mask  (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_CUR_INT_LOWERLMT_CUR_INT_LOWERLMT  EMACC_CUR_INT_LOWERLMT_CUR_INT_LOWERLMT_Mask

/******************************* EMACC->CUR_DATAOUT_LMT  ********************************/
#define EMACC_CUR_DATAOUT_LMT_CUR_DATAOUT_LOWERLMT_Pos  ((uint32_t)0)           /* current dataout lower limit value */
#define EMACC_CUR_DATAOUT_LMT_CUR_DATAOUT_LOWERLMT_Mask  (((uint32_t)0xFFFF) << 0)
#define EMACC_CUR_DATAOUT_LMT_CUR_DATAOUT_LOWERLMT  EMACC_CUR_DATAOUT_LMT_CUR_DATAOUT_LOWERLMT_Mask
#define EMACC_CUR_DATAOUT_LMT_CUR_DATAOUT_UPPERLMT_Pos  ((uint32_t)16)          /* current dataout upper limit value */
#define EMACC_CUR_DATAOUT_LMT_CUR_DATAOUT_UPPERLMT_Mask  (((uint32_t)0xFFFF) << 16)
#define EMACC_CUR_DATAOUT_LMT_CUR_DATAOUT_UPPERLMT  EMACC_CUR_DATAOUT_LMT_CUR_DATAOUT_UPPERLMT_Mask

/****************************** EMACC->CUR_KPKI_DIVPOW2  ********************************/
#define EMACC_CUR_KPKI_DIVPOW2_CUR_KIDIVPOW2_Pos  ((uint32_t)0)                 /* current : the number of bits shifted by right */
#define EMACC_CUR_KPKI_DIVPOW2_CUR_KIDIVPOW2_Mask  (((uint32_t)0xFFFF) << 0)
#define EMACC_CUR_KPKI_DIVPOW2_CUR_KIDIVPOW2  EMACC_CUR_KPKI_DIVPOW2_CUR_KIDIVPOW2_Mask
#define EMACC_CUR_KPKI_DIVPOW2_CUR_KPDIVPOW2_Pos  ((uint32_t)16)                /* current : the number of bits shifted by right */
#define EMACC_CUR_KPKI_DIVPOW2_CUR_KPDIVPOW2_Mask  (((uint32_t)0xFFFF) << 16)
#define EMACC_CUR_KPKI_DIVPOW2_CUR_KPDIVPOW2  EMACC_CUR_KPKI_DIVPOW2_CUR_KPDIVPOW2_Mask

/********************************* EMACC->CUR_IDQ_REF  **********************************/
#define EMACC_CUR_IDQ_REF_CUR_IQREF_Pos       ((uint32_t)0)                     /* Q channel reference input */
#define EMACC_CUR_IDQ_REF_CUR_IQREF_Mask      (((uint32_t)0xFFFF) << 0)
#define EMACC_CUR_IDQ_REF_CUR_IQREF           EMACC_CUR_IDQ_REF_CUR_IQREF_Mask
#define EMACC_CUR_IDQ_REF_CUR_IDREF_Pos       ((uint32_t)16)                    /* D channel reference input */
#define EMACC_CUR_IDQ_REF_CUR_IDREF_Mask      (((uint32_t)0xFFFF) << 16)
#define EMACC_CUR_IDQ_REF_CUR_IDREF           EMACC_CUR_IDQ_REF_CUR_IDREF_Mask

/******************************** EMACC->PID_RAM_SPACE  *********************************/
#define EMACC_PID_RAM_SPACE_RAMDATA_Pos       ((uint32_t)0)                     /* MMITABLE data load to EMACC */
#define EMACC_PID_RAM_SPACE_RAMDATA_Mask      (((uint32_t)0xFFFFFFFF) << 0)
#define EMACC_PID_RAM_SPACE_RAMDATA           EMACC_PID_RAM_SPACE_RAMDATA_Mask

/*****************************************************************************************
*                     Peripheral Base Address and Peripheral Define                      *
*****************************************************************************************/
#define CRC_BASE                              ((uint32_t)0x40023000)
#define CRC                                   ((CRC_TypeDef *)CRC_BASE)

#define GPIOF_BASE                            ((uint32_t)0x48001400)
#define GPIOF                                 ((GPIO_TypeDef *)GPIOF_BASE)

#define GPIOD_BASE                            ((uint32_t)0x48000C00)
#define GPIOD                                 ((GPIO_TypeDef *)GPIOD_BASE)

#define GPIOC_BASE                            ((uint32_t)0x48000800)
#define GPIOC                                 ((GPIO_TypeDef *)GPIOC_BASE)

#define GPIOB_BASE                            ((uint32_t)0x48000400)
#define GPIOB                                 ((GPIO_TypeDef *)GPIOB_BASE)

#define GPIOA_BASE                            ((uint32_t)0x48000000)
#define GPIOA                                 ((GPIO_TypeDef *)GPIOA_BASE)

#define SPI1_BASE                             ((uint32_t)0x40013000)
#define SPI1                                  ((SPI_TypeDef *)SPI1_BASE)

#define SPI2_BASE                             ((uint32_t)0x40003800)
#define SPI2                                  ((SPI_TypeDef *)SPI2_BASE)

#define PWR_BASE                              ((uint32_t)0x40007000)
#define PWR                                   ((PWR_TypeDef *)PWR_BASE)

#define RTC_BASE                              ((uint32_t)0x40002800)
#define RTC                                   ((RTC_TypeDef *)RTC_BASE)

#define FLASH_RBASE                           ((uint32_t)0x40022000)
#define FLASH                                 ((FLASH_TypeDef *)FLASH_RBASE)

#define EXTI_BASE                             ((uint32_t)0x40010400)
#define EXTI                                  ((EXTI_TypeDef *)EXTI_BASE)

#define I2C1_BASE                             ((uint32_t)0x40005400)
#define I2C1                                  ((I2C_TypeDef *)I2C1_BASE)

#define I2C2_BASE                             ((uint32_t)0x40005800)
#define I2C2                                  ((I2C_TypeDef *)I2C2_BASE)

#define IWDG_BASE                             ((uint32_t)0x40003000)
#define IWDG                                  ((IWDG_TypeDef *)IWDG_BASE)

#define WWDG_BASE                             ((uint32_t)0x40002C00)
#define WWDG                                  ((WWDG_TypeDef *)WWDG_BASE)

#define TIM1_BASE                             ((uint32_t)0x40012C00)
#define TIM1                                  ((TIM_TypeDef *)TIM1_BASE)

#define TIM2_BASE                             ((uint32_t)0x40000000)
#define TIM2                                  ((TIM_TypeDef *)TIM2_BASE)

#define TIM3_BASE                             ((uint32_t)0x40000400)
#define TIM3                                  ((TIM_TypeDef *)TIM3_BASE)

#define TIM6_BASE                             ((uint32_t)0x40001000)
#define TIM6                                  ((TIM_TypeDef *)TIM6_BASE)

#define TIM14_BASE                            ((uint32_t)0x40002000)
#define TIM14                                 ((TIM_TypeDef *)TIM14_BASE)

#define TIM15_BASE                            ((uint32_t)0x40014000)
#define TIM15                                 ((TIM_TypeDef *)TIM15_BASE)

#define TIM16_BASE                            ((uint32_t)0x40014400)
#define TIM16                                 ((TIM_TypeDef *)TIM16_BASE)

#define TIM17_BASE                            ((uint32_t)0x40014800)
#define TIM17                                 ((TIM_TypeDef *)TIM17_BASE)

#define DMA1_BASE                             ((uint32_t)0x40020000)
#define DMA1                                  ((DMA_TypeDef *)DMA1_BASE)

#define DMA1_Channel1_BASE                    ((uint32_t)0x40020008)
#define DMA1_Channel1                         ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)

#define DMA1_Channel2_BASE                    ((uint32_t)0x4002001C)
#define DMA1_Channel2                         ((DMA_Channel_TypeDef *)DMA1_Channel2_BASE)

#define DMA1_Channel3_BASE                    ((uint32_t)0x40020030)
#define DMA1_Channel3                         ((DMA_Channel_TypeDef *)DMA1_Channel3_BASE)

#define DMA1_Channel4_BASE                    ((uint32_t)0x40020044)
#define DMA1_Channel4                         ((DMA_Channel_TypeDef *)DMA1_Channel4_BASE)

#define DMA1_Channel5_BASE                    ((uint32_t)0x40020058)
#define DMA1_Channel5                         ((DMA_Channel_TypeDef *)DMA1_Channel5_BASE)

#define DMA1_Channel6_BASE                    ((uint32_t)0x4002006C)
#define DMA1_Channel6                         ((DMA_Channel_TypeDef *)DMA1_Channel6_BASE)

#define DMA1_Channel7_BASE                    ((uint32_t)0x40020080)
#define DMA1_Channel7                         ((DMA_Channel_TypeDef *)DMA1_Channel7_BASE)

#define RCC_BASE                              ((uint32_t)0x40021000)
#define RCC                                   ((RCC_TypeDef *)RCC_BASE)

#define SYSCFG_BASE                           ((uint32_t)0x40010000)
#define SYSCFG                                ((SYSCFG_TypeDef *)SYSCFG_BASE)

#define COMP_BASE                             ((uint32_t)0x40010100)
#define COMP                                  ((COMP_TypeDef *)COMP_BASE)

#define ADC_BASE                              ((uint32_t)0x40012400)
#define ADC                                   ((ADC_TypeDef *)ADC_BASE)

#define USART1_BASE                           ((uint32_t)0x40013800)
#define USART1                                ((USART_TypeDef *)USART1_BASE)

#define USART2_BASE                           ((uint32_t)0x40004400)
#define USART2                                ((USART_TypeDef *)USART2_BASE)

#define DBGMCU_BASE                           ((uint32_t)0x40015800)
#define DBGMCU                                ((DBGMCU_TypeDef *)DBGMCU_BASE)

#define DIVSQRT_BASE                          ((uint32_t)0x40030000)
#define DIVSQRT                               ((DIVSQRT_TypeDef *)DIVSQRT_BASE)

#define LPUART1_BASE                          ((uint32_t)0x40004000)
#define LPUART1                               ((LPUART_TypeDef *)LPUART1_BASE)

#define LPTIM1_BASE                           ((uint32_t)0x40007C00)
#define LPTIM1                                ((LPTIM_TypeDef *)LPTIM1_BASE)

#define CAN_BASE                              ((uint32_t)0x40006400)
#define CAN                                   ((CAN_TypeDef *)CAN_BASE)

#define RNG_BASE                              ((uint32_t)0x40025000)
#define RNG                                   ((RNG_TypeDef *)RNG_BASE)

#define AES_BASE                              ((uint32_t)0x40026000)
#define AES                                   ((AES_TypeDef *)AES_BASE)

#define HASH_BASE                             ((uint32_t)0x40027000)
#define HASH                                  ((HASH_TypeDef *)HASH_BASE)

#define CLU_BASE                              ((uint32_t)0x40006800)
#define CLU                                   ((CLU_TypeDef *)CLU_BASE)

#define EMACC_BASE                            ((uint32_t)0x40028000)
#define EMACC                                 ((EMACC_TypeDef *)EMACC_BASE)

/*****************************************************************************************
*                         End of section using anonymous unions                          *
*****************************************************************************************/
#if defined (__CC_ARM)
  #pragma pop
#elif defined (__ICCARM__)
/* leave anonymous unions enabled */
#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  #pragma clang diagnostic pop
#elif defined (__GNUC__)
/* anonymous unions are enabled by default */
#elif defined (__TMS470__)
/* anonymous unions are enabled by default */
#elif defined (__TASKING__)
  #pragma warning restore
#elif defined (__CSMC__)
/* anonymous unions are enabled by default */
#endif
/*****************************************************************************************
*                                     Exported macro                                     *
*****************************************************************************************/
#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
#define READ_BIT(REG, BIT)    ((REG) & (BIT))
#define CLEAR_REG(REG)        ((REG) = (0x0))
#define WRITE_REG(REG, VAL)   ((REG) = (VAL))
#define READ_REG(REG)         ((REG))
#define POSITION_VAL(VAL)     (__CLZ(__RBIT(VAL)))
#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))


#include "hk32f0xxa_def.h"
#include "hk32f0xxa_conf.h"

#ifdef __cplusplus
}
#endif  /* End of __cplusplus */

#endif  /* End of __HK32F0xxA__ */

/***************************** (C) COPYRIGHT HKMicroChip  *******************************/
