`timescale 1ns / 1ps
// NOTES ON WHAT HAS BEEN DONE AND WHAT NEEDS TO BE DONE 
module NOTES(
    // TODO: 
    // Pipeline registers 
    // Testbench for just pipeline 
    // Factorial adder 
    // GPIO module 
    // SoC top file 
    // Testbench for SoC
    
    
    
    // PROGRESSS LOG 
    // Dec 4th: 
    //      Created files mux4.v, addr_dec.v, fact_top.v, gpio_top.v
    //      Created pipeline register files 
    //      Changed pc_reg to have an enable bit
    //      Added stall/forwarding wires to datapath 
    //      Edited datapath to add in pipeline registers 
    //      NEXT TODO: 
    //          Add in needed wires for datapath (split wires, etc) 
    //          Modify datapath input/outputs so signals are sent to imem and dmem at proper times 
    
    
    
    
    
    );
endmodule
