<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=6466" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2010-07-03T22:24:52-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=6466</id>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-07-03T22:24:52-07:00</updated>
<published>2010-07-03T22:24:52-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63654#p63654</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63654#p63654"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63654#p63654"><![CDATA[
Hmmm....I have an idea.  Could it be that you actually meant Rad Racer II?? <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><br /><br />Rad Racer II has an 8KB SRAM chip but only uses 4KB of it.  This is verified in the NesCartDB as well:<br /><br /><!-- m --><a class="postlink" href="http://bootgod.dyndns.org:7777/profile.php?id=137">http://bootgod.dyndns.org:7777/profile.php?id=137</a><!-- m --><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat Jul 03, 2010 10:24 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Dwedit]]></name></author>
<updated>2010-07-03T22:11:07-07:00</updated>
<published>2010-07-03T22:11:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63653#p63653</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63653#p63653"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63653#p63653"><![CDATA[
Gauntlet 2 appears to use Vertical mirroring.<br /><br />I don't remember exactly where I read that they used half of an 8K chip in Gauntlet 1...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=53">Dwedit</a> — Sat Jul 03, 2010 10:11 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-07-03T21:06:09-07:00</updated>
<published>2010-07-03T21:06:09-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63651#p63651</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63651#p63651"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63651#p63651"><![CDATA[
<div class="quotetitle">Dwedit wrote:</div><div class="quotecontent"><br />Gauntlet used a 8K RAM chip as nametable memory. 4k went unused.<br /></div><em>Note that it was clarified that Dwedit was actually talking about Gauntlet II since Gauntlet only has a 2KB SRAM chip.</em><br /><br />I have some concerns regarding Dwedit's statement.  According to Disch's mapper doc Gauntlet II doesn't use 4-screen mirroring at all.  Also, bootgod's NesCartDB database says that it has 8KB of WRAM - _not_ VRAM.<br /><br />So I'm confused, does Gauntlet II use 4-screen mirroring or not?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat Jul 03, 2010 9:06 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-07-03T19:59:20-07:00</updated>
<published>2010-07-03T19:59:20-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63647#p63647</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63647#p63647"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63647#p63647"><![CDATA[
Aha!! I found the datasheet for the NES' CIRAM SRAM chip.  The chip actually has CE, OE, and WE inputs, _but_ whenever chip-enable (CE) is deasserted the other 2 inputs are "don't cares" and the chip's data bus is tri-stated. Sweet. Riddle solved. <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat Jul 03, 2010 7:59 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-07-03T19:46:42-07:00</updated>
<published>2010-07-03T19:46:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63646#p63646</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63646#p63646"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63646#p63646"><![CDATA[
Agreed.  So I'm thinking that the CIRAM /CE pin must actually be an "output-enable".  Otherwise you would get bus contention on every read from the name/attr region of memory.  This is what was confusing me.  I should open up my NES and see if I can find the datasheet for the CIRAM SRAM chip and look at how the chip works with regards to driving its data bus.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat Jul 03, 2010 7:46 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2010-07-03T19:41:51-07:00</updated>
<published>2010-07-03T19:41:51-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63645#p63645</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63645#p63645"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63645#p63645"><![CDATA[
I draw the distinction between a "chip enable" and an "output enable" by whether or not the signal must be asserted for a write.<br /><br />If the part's datasheet states that the rule is<br /><ul><li>If /CE1=0 and /CE2=0 and /W=0, write </li><li>If /CE1=0 and /CE2=0 and /W=1, read</li></ul>then /CE1 and /CE2 are chip enables.<br /><br />But if the rule is <ul><li>If /CE1=0 and /W=0, write </li><li>If /CE1=0 and /CE2=0 and /W=1, read</li></ul>then /CE1 is a chip enable and /CE2 is an output enable (also called /OE or /RD).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sat Jul 03, 2010 7:41 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-07-03T19:33:36-07:00</updated>
<published>2010-07-03T19:33:36-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63644#p63644</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63644#p63644"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63644#p63644"><![CDATA[
so does that mean "chip-enable" in this case is synonymous with "output-enable"? Because you can't have 2 chips driving the same bus.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat Jul 03, 2010 7:33 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[ReaperSMS]]></name></author>
<updated>2010-07-03T19:32:07-07:00</updated>
<published>2010-07-03T19:32:07-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63643#p63643</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63643#p63643"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63643#p63643"><![CDATA[
They're on the same bus, there's no switching needed. It's just a matter of enabling the chips at the right time, which is what the CIRAM pins do.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8">ReaperSMS</a> — Sat Jul 03, 2010 7:32 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-07-03T17:49:41-07:00</updated>
<published>2010-07-03T17:49:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63642#p63642</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63642#p63642"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=63642#p63642"><![CDATA[
<em>Disclaimer: In this post I am specifically referring to a 4-screen mirroring game which has an additional 2KB of in-cart VRAM. One (only?) example of a game that does this is Gauntlet. I also disregard mirrored regions - but I am aware of them.</em><br /><br />So I'm working on trying to get 4-screen mirroring working for my MMC3 mapper.  I was hoping one of you could provide a bit more clarification on how it's supposed to work.  I understand how the cart drives/controls the NES' 2KB internal CIRAM chip-enable signal in order to prevent write corruption (as explained above).  That solves the problem for writes.<br /><br />But how does the NES internally select which data bus to use during _reads_ by the PPU?  For example, for a read from $2000-$27FF the PPU should receive data from the NES' internal CIRAM chip. And on a read from $2800-$2FFF the PPU should receive data from the cart's 2KB VRAM chip.  But how does the NES physically select between the 2 busses (i.e. in hardware)?<br /><br />From looking at the 72-pin cartridge pinout the only signal I can see that it would use would (again) be the CIRAM chip-enable line.  So I'm thinking that whenever the cart disables the NES' internal CIRAM the NES motherboard switches to receiving data from the cart's PPU data bus instead. Is it just that simple? Haha, or am I totally confused?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sat Jul 03, 2010 5:49 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2010-06-06T14:11:44-07:00</updated>
<published>2010-06-06T14:11:44-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62538#p62538</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62538#p62538"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62538#p62538"><![CDATA[
And the cost of RAM isn't merely a function of the number of bits. There's fixed overhead per chip, and of course market volume; if 8K was used more than 2K, then it might be cheaper or available in the quantities needed. I mean, could you say that games with 8K WRAM should have used 2K WRAM, because their save games didn't need all the space? Well, actually Startropics did that, with the MMC6, and I've noticed that early SNES games with battery RAM also used 2K RAM chips as well...<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Sun Jun 06, 2010 2:11 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-06-06T13:54:41-07:00</updated>
<published>2010-06-06T13:54:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62534#p62534</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62534#p62534"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62534#p62534"><![CDATA[
May have also been an issue with PCB space.  Since 8KB and 4KB SRAMs would have been the same size:<br /><br />74 series + 4KB SRAM<br /><br />occupies more area than<br /><br />nothing   + 8KB SRAM<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sun Jun 06, 2010 1:54 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2010-06-06T13:34:36-07:00</updated>
<published>2010-06-06T13:34:36-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62533#p62533</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62533#p62533"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62533#p62533"><![CDATA[
If fact there is 8k on board + 2k in the NES, so 10k in total and only 4k of it is used, so 6k is wasted.<br />I guess the price of an 74HC00 + a 2k RAM was higher than the price of a 8k RAM alone... ?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sun Jun 06, 2010 1:34 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-06-06T13:02:10-07:00</updated>
<published>2010-06-06T13:02:10-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62530#p62530</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62530#p62530"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62530#p62530"><![CDATA[
Ah, very good point.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sun Jun 06, 2010 1:02 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2010-06-06T12:58:46-07:00</updated>
<published>2010-06-06T12:58:46-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62529#p62529</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62529#p62529"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62529#p62529"><![CDATA[
<div class="quotetitle">jwdonal wrote:</div><div class="quotecontent"><br />given how expensive SRAM was back in that day it is incredible to me that the company would spend so much money on an SRAM chip and then only use half of it.  Crazy.<br /></div><br />It probably had something to do with weighing the price of the SRAM against the price of the decoder circuitry.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun Jun 06, 2010 12:58 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[jwdonal]]></name></author>
<updated>2010-06-06T12:39:51-07:00</updated>
<published>2010-06-06T12:39:51-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62528#p62528</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62528#p62528"/>
<title type="html"><![CDATA[How was MMC3 4-screen mirroring implemented in NES hardware?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=6466&amp;p=62528#p62528"><![CDATA[
<div class="quotetitle">Dwedit wrote:</div><div class="quotecontent"><br />Gauntlet used a 8K RAM chip as nametable memory.  4k went unused.<br /></div><br />This was confusing me a bit until I figured out Dwedit actually meant Gauntlet II.  Gauntlet only had an additional 2KB of VRAM in addition to the onboard 2KB.<br /><br />GI : <!-- m --><a class="postlink" href="http://bootgod.dyndns.org:7777/profile.php?id=473">http://bootgod.dyndns.org:7777/profile.php?id=473</a><!-- m --><br />GII: <!-- m --><a class="postlink" href="http://bootgod.dyndns.org:7777/profile.php?id=103">http://bootgod.dyndns.org:7777/profile.php?id=103</a><!-- m --><br /><br />But regardless, given how expensive SRAM was back in that day it is incredible to me that the company would spend so much money on an SRAM chip and then only use half of it.  Crazy.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3962">jwdonal</a> — Sun Jun 06, 2010 12:39 pm</p><hr />
]]></content>
</entry>
</feed>