{"Source Block": ["verilog-ethernet/rtl/ip_eth_tx_64.v@124:134@HdlIdDef", "\n// datapath control signals\nreg store_ip_hdr;\nreg store_last_word;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [31:0] hdr_sum_temp;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_eth_tx_64.v@122:132", "\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_ip_hdr;\nreg store_last_word;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@90:100", "\n// datapath control signals\nreg store_eth_hdr;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@126:136", "reg store_ip_hdr;\nreg store_last_word;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [31:0] hdr_sum_temp;\nreg [31:0] hdr_sum_reg = 0, hdr_sum_next;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@124:134", "\n// datapath control signals\nreg store_ip_hdr;\nreg store_last_word;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [31:0] hdr_sum_temp;\n"]], "Diff Content": {"Delete": [[129, "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": [[129, "reg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n"]]}}