
---------- Begin Simulation Statistics ----------
final_tick                               18651056031576                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128697                       # Simulator instruction rate (inst/s)
host_mem_usage                               16985484                       # Number of bytes of host memory used
host_op_rate                                   236725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1942.54                       # Real time elapsed on the host
host_tick_rate                               39850436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000013                       # Number of instructions simulated
sim_ops                                     459848047                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077411                       # Number of seconds simulated
sim_ticks                                 77411140371                       # Number of ticks simulated
system.cpu.committedInsts                          13                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests          288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests       831730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops         1298                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      1663780                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops         1298                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               31                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         31                       # Number of busy cycles
system.cpu.num_cc_register_reads                   22                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    25                       # Number of integer alu accesses
system.cpu.num_int_insts                           25                       # number of integer instructions
system.cpu.num_int_register_reads                  51                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 25                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        21     84.00%     84.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     84.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     16.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests        23496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests          51413                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         318702147                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        224842222                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             459848022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.929863                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.929863                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads           1976750                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1431239                       # number of floating regfile writes
system.switch_cpus.idleCycles                  149367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      5862620                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         60522132                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.804942                       # Inst execution rate
system.switch_cpus.iew.exec_refs            133128227                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           33072708                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        40254134                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     124053451                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       159524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     41237411                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    794398838                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     100055519                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11257784                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     652053328                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        166461                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        5214693                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        176472                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        40741                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      3220075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2642545                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         878471216                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             647112185                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.572768                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         503159962                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.783687                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              650819773                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        996867291                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       571369075                       # number of integer regfile writes
system.switch_cpus.ipc                       1.075427                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.075427                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3357165      0.51%      0.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     511981335     77.19%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2777391      0.42%     78.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       6876830      1.04%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        48452      0.01%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          370      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        45050      0.01%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       118416      0.02%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       113859      0.02%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       248183      0.04%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         3073      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    102623322     15.47%     94.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     33195550      5.00%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1024584      0.15%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       897508      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      663311112                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         2610354                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      5131845                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2426620                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      3909624                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            11724429                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017676                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         9760953     83.25%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              3      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1432828     12.22%     95.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        437415      3.73%     99.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        56217      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        37013      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      669068022                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1568842696                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    644685565                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1125079071                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          794361553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         663311112                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        37285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    334550816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      3311399                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        31889                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    481041174                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    232316489                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.855205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.614597                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     72055208     31.02%     31.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     22494251      9.68%     40.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     22216879      9.56%     50.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     22148800      9.53%     59.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     23053595      9.92%     69.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     22289966      9.59%     79.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     21186439      9.12%     88.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     15816949      6.81%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     11054402      4.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    232316489                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.853370                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      6983952                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4738947                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    124053451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     41237411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       259288202                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                232465856                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    1027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    110330570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110330572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    110371605                       # number of overall hits
system.cpu.dcache.overall_hits::total       110371607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1783866                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1783868                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1792179                       # number of overall misses
system.cpu.dcache.overall_misses::total       1792181                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   9823524309                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9823524309                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   9823524309                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9823524309                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    112114436                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112114440                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    112163784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112163788                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015978                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015978                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  5506.873447                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5506.867273                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  5481.329883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5481.323766                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1125                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          125                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       809367                       # number of writebacks
system.cpu.dcache.writebacks::total            809367                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       979038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       979038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       979038                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       979038                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       804828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       804828                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       810578                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       810578                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   4833826002                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4833826002                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   4861784349                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4861784349                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007227                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  6006.036075                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6006.036075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  5997.922901                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  5997.922901                       # average overall mshr miss latency
system.cpu.dcache.replacements                 809367                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     85371776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        85371778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1621899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1621901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8495159670                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8495159670                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     86993675                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     86993679                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  5237.785873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5237.779414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       978400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       978400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       643499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       643499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3562172928                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3562172928                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  5535.630868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  5535.630868                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     24958794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24958794                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       161967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       161967                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1328364639                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1328364639                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     25120761                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     25120761                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.006448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  8201.452388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8201.452388                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          638                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          638                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       161329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       161329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1271653074                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1271653074                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  7882.358869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  7882.358869                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        41035                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         41035                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         8313                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8313                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        49348                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        49348                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.168457                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.168457                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5750                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5750                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     27958347                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     27958347                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.116519                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.116519                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data  4862.321217                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  4862.321217                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.731799                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111182201                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            809879                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            137.282484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.025961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.705838                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         898120183                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        898120183                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     81689978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         81689996                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     81689978                       # number of overall hits
system.cpu.icache.overall_hits::total        81689996                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        23897                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          23898                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        23897                       # number of overall misses
system.cpu.icache.overall_misses::total         23898                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    228544227                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    228544227                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    228544227                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    228544227                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           19                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     81713875                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     81713894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           19                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     81713875                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     81713894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052632                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000292                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052632                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000292                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  9563.720425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9563.320236                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  9563.720425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9563.320236                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21660                       # number of writebacks
system.cpu.icache.writebacks::total             21660                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         1726                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1726                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         1726                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1726                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        22171                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        22171                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        22171                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        22171                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    192754386                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    192754386                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    192754386                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    192754386                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  8693.987010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8693.987010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  8693.987010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8693.987010                       # average overall mshr miss latency
system.cpu.icache.replacements                  21660                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     81689978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        81689996                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        23897                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         23898                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    228544227                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    228544227                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     81713875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     81713894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  9563.720425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9563.320236                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         1726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1726                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        22171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        22171                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    192754386                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    192754386                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  8693.987010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8693.987010                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           501.257864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            81712168                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22172                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3685.376511                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.226005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   501.031859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.978578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.979019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         653733324                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        653733324                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          19                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp          671397                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty       390394                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean       465426                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq           702                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp          702                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         160654                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        160654                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq       671397                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        66004                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      2430529                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             2496533                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      2805248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    103631744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            106436992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                         24793                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                 1586752                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples         857546                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.001851                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.042979                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0               855959     99.81%     99.81% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                 1587      0.19%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total           857546                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       1107501723                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            1.4                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy        22245773                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy       809307529                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           1.0                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst        20559                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       783574                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          804133                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst        20559                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       783574                       # number of overall hits
system.cpu.l2cache.overall_hits::total         804133                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         1612                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data        26303                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total         27918                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         1612                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data        26303                       # number of overall misses
system.cpu.l2cache.overall_misses::total        27918                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    101015550                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data   1364140161                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   1465155711                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    101015550                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data   1364140161                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   1465155711                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        22171                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data       809877                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       832051                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        22171                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data       809877                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       832051                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.072708                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.032478                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.033553                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.072708                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.032478                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.033553                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 62664.733251                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 51862.531308                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 52480.683108                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 62664.733251                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 51862.531308                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 52480.683108                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks        24793                       # number of writebacks
system.cpu.l2cache.writebacks::total            24793                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         1612                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        26303                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total        27915                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         1612                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        26303                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        27915                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    100478754                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   1355381262                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total   1455860016                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    100478754                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   1355381262                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   1455860016                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.072708                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.032478                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.033550                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.072708                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.032478                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.033550                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 62331.733251                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 51529.531308                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 52153.323160                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 62331.733251                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 51529.531308                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 52153.323160                       # average overall mshr miss latency
system.cpu.l2cache.replacements                 24793                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks       379086                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total       379086                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks       379086                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total       379086                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks       451653                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total       451653                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks       451653                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total       451653                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data          702                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total          702                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data          702                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total          702                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       152862                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       152862                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data         7792                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         7792                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data    558449991                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    558449991                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       160654                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       160654                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.048502                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.048502                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 71669.660036                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71669.660036                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data         7792                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         7792                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data    555855255                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    555855255                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.048502                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.048502                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71336.660036                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71336.660036                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst        20559                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       630712                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       651271                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst         1612                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        18511                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total        20126                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst    101015550                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data    805690170                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    906705720                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst        22171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       649223                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total       671397                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.072708                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.028513                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.029976                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 62664.733251                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 43524.940306                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 45051.461791                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst         1612                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        18511                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total        20123                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    100478754                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    799526007                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    900004761                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.072708                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.028513                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.029972                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 62331.733251                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 43191.940306                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 44725.178204                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         3854.710933                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            1663492                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs            28889                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            57.582194                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks   190.895333                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.049537                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.441198                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst   368.948448                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  3294.376416                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.046605                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000108                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.090075                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.804291                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.941092                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          722                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         3297                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         26644761                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        26644761                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  77411130048                       # Cumulative time (in ticks) in various power states
system.cpu.thread30415.numInsts                     0                       # Number of Instructions committed
system.cpu.thread30415.numOps                       0                       # Number of Ops committed
system.cpu.thread30415.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp               20126                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         11308                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean         12187                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               7792                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              7792                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          20126                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port        79331                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port      3290432                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              27918                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    27918    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                27918                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy             24943365                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            18591390                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.inst          433                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus.data        12244                       # number of demand (read+write) hits
system.l3cache.demand_hits::total               12677                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.inst          433                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus.data        12244                       # number of overall hits
system.l3cache.overall_hits::total              12677                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst         1179                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data        14059                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             15241                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst         1179                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data        14059                       # number of overall misses
system.l3cache.overall_misses::total            15241                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     87973938                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data   1078946307                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   1166920245                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     87973938                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data   1078946307                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   1166920245                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst         1612                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data        26303                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           27918                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst         1612                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data        26303                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          27918                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst     0.731390                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.534502                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.545920                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst     0.731390                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.534502                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.545920                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 74617.419847                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 76744.171492                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 76564.545962                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 74617.419847                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 76744.171492                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 76564.545962                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus.inst         1179                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data        14059                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        15238                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst         1179                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data        14059                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        15238                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst     80121798                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data    985313367                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   1065435165                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst     80121798                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data    985313367                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   1065435165                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst     0.731390                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.534502                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.545813                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst     0.731390                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.534502                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.545813                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 67957.419847                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 70084.171492                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69919.619701                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 67957.419847                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 70084.171492                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69919.619701                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        11308                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        11308                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        11308                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        11308                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks        12187                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total        12187                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks        12187                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total        12187                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data          415                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              415                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus.data         7377                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           7377                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data    518891589                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    518891589                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus.data         7792                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         7792                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.946740                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.946740                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 70339.106547                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 70339.106547                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data         7377                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         7377                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data    469760769                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    469760769                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.946740                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.946740                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63679.106547                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 63679.106547                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.inst          433                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus.data        11829                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total        12262                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst         1179                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data         6682                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         7864                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     87973938                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data    560054718                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    648028656                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst         1612                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data        18511                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        20126                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.731390                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.360975                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.390738                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 74617.419847                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83815.432206                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 82404.457782                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst         1179                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data         6682                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         7861                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     80121798                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    515552598                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    595674396                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.731390                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.360975                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.390589                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 67957.419847                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77155.432206                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75775.905864                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             7812.027705                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  36172                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                23495                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.539562                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18574450834455                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks  7812.027705                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.119202                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.119202                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        10818                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          663                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        10087                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.165070                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               846103                       # Number of tag accesses
system.l3cache.tags.data_accesses              846103                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     14059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000829648                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               50324                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15238                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15238                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15238                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  975232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     12.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77394439755                       # Total gap between requests
system.mem_ctrls.avgGap                    5079041.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        75456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       899776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 974743.423729067785                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 11623339.944195898250                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1179                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        14059                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     35925328                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    458141797                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30471.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     32587.08                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        75456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       899776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        975424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        75456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        75520                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1179                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        14059                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15241                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         1654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       974743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     11623340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         12600564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       974743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       975570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         1654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       974743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     11623340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        12600564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15238                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          306                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21          259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               227524029                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              50773016                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          494067125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14931.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32423.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               10419                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   202.372276                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.284934                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   309.897038                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3632     75.37%     75.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          348      7.22%     82.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          101      2.10%     84.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           69      1.43%     86.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           50      1.04%     87.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           42      0.87%     88.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           33      0.68%     88.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           46      0.95%     89.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          498     10.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                975232                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               12.598083                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    15029265.888000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    19981216.315199                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   64095855.398398                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27598107711.454704                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 10234089530.081060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 42670460281.873802                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  80601763861.001053                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1041.216593                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  65059340496                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6972350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5379439552                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7864                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7377                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7377                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           7864                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        30482                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        30482                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  30482                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       975424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       975424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  975424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15241                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15241    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15241                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             5074254                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28118102                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        99033731                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     69426686                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5474464                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     45175468                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        44394558                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     98.271385                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        13030181                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect         1135                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       114563                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        99670                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        14893                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          417                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    332858625                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5148577                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    186977675                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.459374                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.758036                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     49891941     26.68%     26.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     55606533     29.74%     56.42% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     16022955      8.57%     64.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     19074655     10.20%     75.19% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      8552513      4.57%     79.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      4232725      2.26%     82.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      3315799      1.77%     83.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      2541289      1.36%     85.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     27739265     14.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    186977675                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      459848022                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            94323510                       # Number of memory references committed
system.switch_cpus.commit.loads              69207099                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  80                       # Number of memory barriers committed
system.switch_cpus.commit.branches           44717219                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating            1967972                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           456292687                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       6687416                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass      2969199      0.65%      0.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    352572518     76.67%     77.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      2723514      0.59%     77.91% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       107722      0.02%     79.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd       103568      0.02%     79.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt       224688      0.05%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     68378736     14.87%     94.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     24491507      5.33%     99.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead       828363      0.18%     99.86% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       624904      0.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    459848022                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     27739265                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         22339972                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      82743231                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          95654978                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      26363604                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        5214693                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     40329201                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred        342819                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      882276240                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1950574                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses           100056956                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            33077081                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                131116                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  5810                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      4978873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              536155824                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            99033731                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     57524409                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             221793917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        11081740                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          324                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         2505                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          81713875                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         11569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    232316489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      4.188158                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.376960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         67473663     29.04%     29.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         12384468      5.33%     34.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          9604841      4.13%     38.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         15030211      6.47%     44.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         10955637      4.72%     49.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         16077657      6.92%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         11993024      5.16%     61.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         10251524      4.41%     66.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         78545464     33.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    232316489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.426014                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.306385                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            81714246                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   464                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651056031576                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            12971273                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        54846352                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses        65476                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        40741                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       16121000                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        40066                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  77411140371                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        5214693                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         33604116                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        43024235                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         109831369                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      40642060                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      850434931                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        302924                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       30919531                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        2134139                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3397466                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands   1068043075                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          2188508511                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1366587292                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           2572272                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     585181309                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        482861761                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          95656590                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                951533360                       # The number of ROB reads
system.switch_cpus.rob.writes              1631152652                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           459848022                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
