<profile>

<section name = "Vitis HLS Report for 'example'" level="0">
<item name = "Date">Tue Oct 31 16:42:40 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">assignment2HLS_project</item>
<item name = "Solution">assignment2HLS_solution (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.907 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">307205, 307205, 3.072 ms, 3.072 ms, 307206, 307206, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_38_1_VITIS_LOOP_40_2">307203, 307203, 5, 1, 1, 307200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 144, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4096, -, 196, 180, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 159, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">948, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AXI_CPU_s_axi_U">AXI_CPU_s_axi, 4096, 0, 196, 180, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_10ns_11ns_9ns_20_4_1_U1">mac_muladd_10ns_11ns_9ns_20_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln38_1_fu_131_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln38_fu_143_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln40_fu_175_p2">+, 0, 0, 16, 9, 1</column>
<column name="out_r_d0">-, 0, 0, 39, 8, 32</column>
<column name="icmp_ln38_fu_137_p2">icmp, 0, 0, 14, 19, 19</column>
<column name="icmp_ln40_fu_149_p2">icmp, 0, 0, 11, 9, 7</column>
<column name="select_ln38_1_fu_163_p3">select, 0, 0, 9, 1, 10</column>
<column name="select_ln38_fu_155_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_113_p4">9, 2, 10, 20</column>
<column name="i_reg_109">9, 2, 10, 20</column>
<column name="indvar_flatten_reg_98">9, 2, 19, 38</column>
<column name="k_reg_120">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="i_reg_109">10, 0, 10, 0</column>
<column name="icmp_ln38_reg_209">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_98">19, 0, 19, 0</column>
<column name="k_reg_120">9, 0, 9, 0</column>
<column name="select_ln38_1_reg_218">10, 0, 10, 0</column>
<column name="select_ln38_reg_213">9, 0, 9, 0</column>
<column name="select_ln38_reg_213_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="zext_ln44_2_reg_238">20, 0, 64, 44</column>
<column name="icmp_ln38_reg_209">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXI_CPU_AWVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_AWREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_AWADDR">in, 24, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WDATA">in, 32, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WSTRB">in, 4, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARADDR">in, 24, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RVALID">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RREADY">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RDATA">out, 32, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RRESP">out, 2, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BVALID">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BREADY">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BRESP">out, 2, s_axi, AXI_CPU, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, example, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, example, return value</column>
</table>
</item>
</section>
</profile>
