INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sergaljerk/AppData/Roaming/Xilinx/Vivado/test_S_A_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_S_A_FSM
