/tmp/rosetta_vitis/3d-rendering/zcu102
aarch64-xilinx-linux-g++  -march=armv8-a+crc -mtune=cortex-a72.cortex-a53 --sysroot=/tmp/rosetta_vitis/platform/embedded_platform/sdkdir/sysroots/aarch64-xilinx-linux -Wall -g -std=c++11 ../src/host.cpp -o app.exe \
	-I/usr/include/xrt \
	-I/scratch/unsafe/Xilinx/Vivado/2020.2/include \
	-lOpenCL \
	-lpthread \
	-lrt \
	-lstdc++
v++ -c -t hw --config ../src/zcu102.cfg -k rendering -I../src -I/scratch/unsafe/Xilinx/Vivado/2020.2/include ../src/rendering.cpp -o rendering.xo 
Option Map File Used: '/scratch/unsafe/Xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/reports/rendering
	Log files: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/logs/rendering
Running Dispatch Server on port:34045
INFO: [v++ 60-1548] Creating build summary session with primary output /tmp/rosetta_vitis/3d-rendering/zcu102/rendering.xo.compile_summary, at Sun May 23 22:43:03 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun May 23 22:43:03 2021
Running Rule Check Server on port:43855
INFO: [v++ 60-1315] Creating rulecheck session with output '/tmp/rosetta_vitis/3d-rendering/zcu102/_x/reports/rendering/v++_compile_rendering_guidance.html', at Sun May 23 22:43:06 2021
INFO: [v++ 60-895]   Target platform: /tmp/rosetta_vitis/platform/embedded_platform/zcu102_custom/zcu102_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tmp/rosetta_vitis/platform/embedded_platform/zcu102_custom/hw/zcu102_custom_platform.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: zcu102_custom
INFO: [v++ 60-242] Creating kernel: 'rendering'
WARNING: /scratch/unsafe/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: rendering Log file: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/rendering/rendering/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'RAST2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, loop 'RAST2'
INFO: [v++ 204-61] Pipelining loop 'ZCULLING_INIT_ROW'.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('z_buffer_V_addr_2_write_ln339', /tmp/rosetta_vitis/3d-rendering/src/rendering.cpp:339) of constant 255 on array 'z_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'z_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 128, Depth = 128, loop 'ZCULLING_INIT_ROW'
INFO: [v++ 204-61] Pipelining loop 'ZCULLING'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'ZCULLING'
INFO: [v++ 204-61] Pipelining loop 'COLORING_FB_INIT_ROW'.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('frame_buffer_V_addr_257_write_ln335', /tmp/rosetta_vitis/3d-rendering/src/rendering.cpp:335) of constant 0 on array 'frame_buffer_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'frame_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 128, Depth = 128, loop 'COLORING_FB_INIT_ROW'
INFO: [v++ 204-61] Pipelining loop 'COLORING_FB'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'COLORING_FB'
INFO: [v++ 204-61] Pipelining loop 'OUTPUT_FB_ROW'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('frame_buffer_V_load_164') on array 'frame_buffer.V', /tmp/rosetta_vitis/3d-rendering/src/rendering.cpp:306 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'frame_buffer_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 128, Depth = 198, loop 'OUTPUT_FB_ROW'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.92 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/reports/rendering/system_estimate_rendering.xtxt
INFO: [v++ 60-586] Created rendering.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /tmp/rosetta_vitis/3d-rendering/zcu102/rendering.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 8m 23s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l -t hw --config ../src/zcu102.cfg ./rendering.xo \
	--vivado.synth.jobs 24 \
	--vivado.impl.jobs 24 \
	-o rendering.xclbin
Option Map File Used: '/scratch/unsafe/Xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/reports/link
	Log files: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/logs/link
Running Dispatch Server on port:36757
INFO: [v++ 60-1548] Creating build summary session with primary output /tmp/rosetta_vitis/3d-rendering/zcu102/rendering.xclbin.link_summary, at Sun May 23 22:51:29 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun May 23 22:51:30 2021
Running Rule Check Server on port:35367
INFO: [v++ 60-1315] Creating rulecheck session with output '/tmp/rosetta_vitis/3d-rendering/zcu102/_x/reports/link/v++_link_rendering_guidance.html', at Sun May 23 22:51:32 2021
INFO: [v++ 60-895]   Target platform: /tmp/rosetta_vitis/platform/embedded_platform/zcu102_custom/zcu102_custom.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/tmp/rosetta_vitis/platform/embedded_platform/zcu102_custom/hw/zcu102_custom_platform.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: zcu102_custom
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [22:51:33] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /tmp/rosetta_vitis/3d-rendering/zcu102/rendering.xo -keep --xpfm /tmp/rosetta_vitis/platform/embedded_platform/zcu102_custom/zcu102_custom.xpfm --target hw --output_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int --temp_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun May 23 22:51:36 2021
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /tmp/rosetta_vitis/3d-rendering/zcu102/rendering.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [22:51:36] build_xd_ip_db started: /scratch/unsafe/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/zcu102_custom_platform.hpfm -clkid 1 -ip /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/iprepo/xilinx_com_hls_rendering_1_0,rendering -o /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [22:51:44] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1616.258 ; gain = 0.000 ; free physical = 16934 ; free virtual = 46865
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [22:51:44] cfgen started: /scratch/unsafe/Xilinx/Vitis/2020.2/bin/cfgen -dmclkid 1 -r /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: rendering, num: 1  {rendering_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument rendering_1.input to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument rendering_1.output to HP0
INFO: [SYSTEM_LINK 82-37] [22:51:47] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1616.258 ; gain = 0.000 ; free physical = 16933 ; free virtual = 46865
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [22:51:47] cf2bd started: /scratch/unsafe/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/_sysl/.xsd --temp_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link --output_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [22:51:53] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1616.258 ; gain = 0.000 ; free physical = 16921 ; free virtual = 46858
INFO: [v++ 60-1441] [22:51:53] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1570.980 ; gain = 0.000 ; free physical = 16956 ; free virtual = 46894
INFO: [v++ 60-1443] [22:51:53] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/sdsl.dat -rtd /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/cf2sw.rtd -nofilter /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/cf2sw_full.rtd -xclbin /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/xclbin_orig.xml -o /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/run_link
INFO: [v++ 60-1441] [22:51:57] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1570.980 ; gain = 0.000 ; free physical = 16956 ; free virtual = 46896
INFO: [v++ 60-1443] [22:51:57] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/run_link
INFO: [v++ 60-1441] [22:51:59] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.980 ; gain = 0.000 ; free physical = 16654 ; free virtual = 46601
INFO: [v++ 60-1443] [22:51:59] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f zcu102_custom -g --remote_ip_cache /tmp/rosetta_vitis/3d-rendering/zcu102/.ipcache -s --output_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int --log_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/logs/link --report_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/reports/link --config /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/vplConfig.ini -k /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link --no-info --iprepo /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/xo/ip_repo/xilinx_com_hls_rendering_1_0 --messageDb /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/run_link/vpl.pb /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: zcu102_custom
INFO: [VPL 60-1032] Extracting hardware platform to /tmp/rosetta_vitis/3d-rendering/zcu102/_x/link/vivado/vpl/.local/hw_platform
WARNING: /scratch/unsafe/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[22:52:23] Run vpl: Step create_project: Started
Creating Vivado project.
[22:52:36] Run vpl: Step create_project: Completed
[22:52:36] Run vpl: Step create_bd: Started
[22:52:56] Run vpl: Step create_bd: Completed
[22:52:56] Run vpl: Step update_bd: Started
[22:53:04] Run vpl: Step update_bd: Completed
[22:53:04] Run vpl: Step generate_target: Started
[22:54:19] Run vpl: Step generate_target: RUNNING...
[22:54:31] Run vpl: Step generate_target: Completed
[22:54:31] Run vpl: Step config_hw_runs: Started
[22:54:36] Run vpl: Step config_hw_runs: Completed
[22:54:36] Run vpl: Step synth: Started
