counter.v,verilog,xil_defaultlib,../../../../car_lights.gen/sources_1/ip/counter_0/sources_1/new/counter.v,
counter_0.v,verilog,xil_defaultlib,../../../../car_lights.gen/sources_1/ip/counter_0/sim/counter_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
