// Copyright FastPath Logic (2009)
// Interface Library File v1.0, this is autogenerated by FastPath Generator 2009-11-24 06:11
//----------------------------------------------------------------------
// Copyright (c) 2005-2008 Fastpathlogic
// All Rights Reserved.
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of Fastpathlogic;
// the contents of this file may not be disclosed to third parties,
// copied or duplicated in any form, in whole or in part, without the prior
// written permission of Fastpathlogic.
//
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to
// restrictions as set forth in subdivision (c)(1)(ii) of the Rights in
// Technical Data and Computer Software clause at DFARS 252.227-7013,
// and/or in similar or succesor clauses in the FAR, DOD or NASA FAR Supplement.
// Unpublished rights reserved under the Copyright Laws of the United States
//----------------------------------------------------------------------




//------------------------------------------------------------
// Begin csl_interface declarations
//------------------------------------------------------------
csl_interface ifc1 { 
    csl_port p11 ( inout , wire , 1);
    csl_port p12 ( output , reg , 1);

    ifc1() {}
};

csl_interface ifc2 { 
    csl_port p21 ( input , wire , 1546764);
   ifc1 ifc10;


    ifc2() {}
};

csl_interface ifc3 { 
    csl_bitrange br_p31 ( 89,56);
    csl_port p31 ( output , wire , br_p31);
   ifc2 ifc20;


    ifc3() {}
};

csl_interface ifc4 { 
    csl_port p41 ( input , wire , 1);
   ifc3 ifc30;


    ifc4() { }
};

//------------------------------------------------------------
// Begin csl_unit predecalaration
//------------------------------------------------------------
csl_unit u_c1;
csl_unit u_c2;
csl_unit u_c3;
csl_unit u_c4;
csl_unit u_top;



//------------------------------------------------------------
// Begin csl_unit declarations
//------------------------------------------------------------
//------------------------------------------------------
csl_unit u_c2 {  // declaration
	// unit instances
	u_c3 u_c30; // unit instance
	// interface instances
	ifc3 ifc32; // receiver interface
	ifc2 ifc21; // driver interface
	u_c2() { 
	}
};


//------------------------------------------------------
csl_unit u_c4 {  // declaration
	// unit instances
	// interface instances
	ifc1 ifc12; // receiver interface
	u_c4() { 
	}
};


//------------------------------------------------------
csl_unit u_c1 {  // declaration
	// unit instances
	u_c2 u_c20; // unit instance
	// interface instances
	ifc4 ifc42; // receiver interface
	ifc3 ifc31; // driver interface
	u_c1() { 
	}
};


//------------------------------------------------------
csl_unit u_c3 {  // declaration
	// unit instances
	u_c4 u_c40; // unit instance
	// interface instances
	ifc2 ifc22; // receiver interface
	ifc1 ifc11; // driver interface
	u_c3() { 
	}
};


//------------------------------------------------------
csl_unit u_top {  // declaration
	// unit instances
	u_c1 u_c10; // unit instance
	// interface instances
	ifc4 ifc41; // driver interface
	ifc3 ifc31; // receiver interface
	ifc2 ifc21; // receiver interface
	ifc1 ifc11; // receiver interface
	u_top() { 
		u_top.ifc41.connect_by_name(u_top.u_c10.ifc42,pc1);
		u_top.u_c10.ifc31.connect_by_name(u_top.u_c10.u_c20.ifc32,pc2);
		u_top.u_c10.u_c20.ifc21.connect_by_name(u_top.u_c10.u_c20.u_c30.ifc22,pc3);
		u_top.u_c10.u_c20.u_c30.ifc11.connect_by_name(u_top.u_c10.u_c20.u_c30.u_c40.ifc12,pc4);
		u_top.u_c10.ifc31.connect_by_name(u_top.ifc31,cp1);
		u_top.u_c10.u_c20.ifc21.connect_by_name(u_top.ifc21,cp2);
		u_top.u_c10.u_c20.u_c30.ifc11.connect_by_name(u_top.ifc11,cp3);
	}
};


