
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000055                       # Number of seconds simulated
sim_ticks                                    55171000                       # Number of ticks simulated
final_tick                                   55171000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145905                       # Simulator instruction rate (inst/s)
host_op_rate                                   154811                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80797896                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656676                       # Number of bytes of host memory used
host_seconds                                     0.68                       # Real time elapsed on the host
sim_insts                                       99623                       # Number of instructions simulated
sim_ops                                        105707                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          21696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              56000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 875                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         596255279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         393250077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          20880535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4640119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1015026010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    596255279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     20880535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        617135814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        596255279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        393250077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         20880535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4640119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1015026010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         875                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       875                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  56000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      55127500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   875                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.604651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.122721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.512903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           53     30.81%     30.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     24.42%     55.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27     15.70%     70.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      5.23%     76.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      4.07%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      4.07%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.91%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.33%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     10.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          172                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7359250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                23765500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4375000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8410.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27160.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1015.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1015.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      700                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63002.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1088640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   594000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5538000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             33997365                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3036000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               47813925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            873.094428                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      4783250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      48174250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   115500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1224600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3559920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21490425                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14007000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               40609125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            741.532948                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     23151500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1820000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      29806000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  12520                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            10166                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1117                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               10198                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   6632                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            65.032359                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    878                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  32                       # Number of system calls
system.cpu0.numCycles                          110343                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             25683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         96913                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      12520                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              7510                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        41354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2309                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    12180                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  649                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             68195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.555539                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.852414                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   49705     72.89%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1560      2.29%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1592      2.33%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1100      1.61%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1652      2.42%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     975      1.43%     82.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1571      2.30%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    3193      4.68%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6847     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               68195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.113464                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.878289                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   17301                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                36156                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     8649                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 5243                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   846                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1059                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  322                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 93348                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1160                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   846                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   19309                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4816                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7522                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    11762                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                23940                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 90931                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 10625                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   108                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12596                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             108025                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               437525                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          131105                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                73939                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   34086                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               132                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           132                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    25556                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               17260                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8692                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              762                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             416                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     87408                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                264                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    66424                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2253                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          26007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       104715                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            79                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        68195                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.974030                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.974910                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              33316     48.85%     48.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3334      4.89%     53.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              31545     46.26%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          68195                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                39294     59.16%     59.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6716     10.11%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               13424     20.21%     89.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               6987     10.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 66424                       # Type of FU issued
system.cpu0.iq.rate                          0.601977                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            203240                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           113679                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        65129                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 66396                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              63                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         5437                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2028                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           38                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   846                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   3558                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  445                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              87679                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               88                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                17260                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8692                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               119                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  430                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           280                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          574                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 854                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                65858                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                13114                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              566                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       19988                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6959                       # Number of branches executed
system.cpu0.iew.exec_stores                      6874                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.596848                       # Inst execution rate
system.cpu0.iew.wb_sent                         65326                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        65157                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    48008                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    95921                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.590495                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.500495                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          26017                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            185                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              809                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        64415                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.957308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.760061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        39362     61.11%     61.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         9554     14.83%     75.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         9621     14.94%     90.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1807      2.81%     93.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          457      0.71%     94.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          623      0.97%     95.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          654      1.02%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          115      0.18%     96.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2222      3.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        64415                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               56187                       # Number of instructions committed
system.cpu0.commit.committedOps                 61665                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         18487                       # Number of memory references committed
system.cpu0.commit.loads                        11823                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      6292                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    55872                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 288                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           36495     59.18%     59.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680     10.83%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11823     19.17%     89.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6664     10.81%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            61665                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2222                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      149666                       # The number of ROB reads
system.cpu0.rob.rob_writes                     179151                       # The number of ROB writes
system.cpu0.timesIdled                            400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      56187                       # Number of Instructions Simulated
system.cpu0.committedOps                        61665                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.963853                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.963853                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.509203                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509203                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   93822                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  48394                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   235259                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   29395                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  21050                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               26                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          210.533389                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              16200                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              372                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            43.548387                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   210.533389                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.205599                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.205599                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.337891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            39230                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           39230                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        12521                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          12521                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3584                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        16105                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           16105                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        16108                       # number of overall hits
system.cpu0.dcache.overall_hits::total          16108                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          273                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2928                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2928                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3201                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3201                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3201                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3201                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16197223                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16197223                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    210758502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    210758502                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    226955725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    226955725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    226955725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    226955725                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        12794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        12794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6512                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        19306                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        19306                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        19309                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        19309                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.021338                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021338                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.449631                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.449631                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.165803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.165803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.165778                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.165778                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59330.487179                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59330.487179                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 71980.362705                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71980.362705                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 70901.507341                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70901.507341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 70901.507341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70901.507341                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          689                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.214286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          110                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2689                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2689                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2799                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2799                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2799                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2799                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          163                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          239                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          239                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          402                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10434766                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10434766                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     17770740                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     17770740                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28205506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28205506                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     28205506                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28205506                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012740                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012740                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036701                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036701                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020823                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020823                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020819                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020819                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 64016.969325                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64016.969325                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 74354.560669                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74354.560669                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 70162.950249                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70162.950249                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 70162.950249                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70162.950249                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              229                       # number of replacements
system.cpu0.icache.tags.tagsinuse          257.952459                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              11380                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              609                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.686371                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   257.952459                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.503813                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.503813                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            24969                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           24969                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        11380                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          11380                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        11380                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           11380                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        11380                       # number of overall hits
system.cpu0.icache.overall_hits::total          11380                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          800                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          800                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          800                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           800                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          800                       # number of overall misses
system.cpu0.icache.overall_misses::total          800                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     52637496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     52637496                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     52637496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     52637496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     52637496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     52637496                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        12180                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        12180                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        12180                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        12180                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        12180                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        12180                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.065681                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.065681                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.065681                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.065681                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.065681                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.065681                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65796.870000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65796.870000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65796.870000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65796.870000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65796.870000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65796.870000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          189                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          189                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          189                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          611                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          611                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          611                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          611                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          611                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          611                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41550254                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41550254                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41550254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41550254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41550254                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41550254                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.050164                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.050164                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.050164                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.050164                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.050164                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.050164                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68003.689034                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68003.689034                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68003.689034                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68003.689034                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68003.689034                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68003.689034                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   6594                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             6194                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              262                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                6316                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4640                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.464218                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    156                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           28561                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              7936                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         61508                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       6594                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4796                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        18678                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    569                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     6709                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             26906                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.342935                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.328291                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   16740     62.22%     62.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     812      3.02%     65.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     479      1.78%     67.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     439      1.63%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     670      2.49%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     495      1.84%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     592      2.20%     75.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2187      8.13%     83.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4492     16.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               26906                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.230874                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.153566                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4141                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                14896                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     2608                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 5006                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   255                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 200                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 56982                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   255                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    5642                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1906                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1133                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5969                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                12001                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 56032                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                 11597                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              78201                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               275033                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           87730                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                62717                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   15480                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    23954                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13347                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1083                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              440                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              79                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     54960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    45043                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              956                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          10983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        50903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            24                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        26906                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.674088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.714911                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3920     14.57%     14.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                929      3.45%     18.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              22057     81.98%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          26906                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                27291     60.59%     60.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6148     13.65%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               10856     24.10%     98.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                748      1.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 45043                       # Type of FU issued
system.cpu1.iq.rate                          1.577081                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            117946                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            66018                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        44638                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 45043                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2987                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          345                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   255                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1268                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              55028                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13347                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1083                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           150                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 237                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                44875                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                10705                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              166                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       11449                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4922                       # Number of branches executed
system.cpu1.iew.exec_stores                       744                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.571198                       # Inst execution rate
system.cpu1.iew.wb_sent                         44683                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        44638                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    38220                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    66978                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.562900                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.570635                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          10920                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              233                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        25383                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.735098                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.219682                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         8147     32.10%     32.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         8103     31.92%     64.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         3983     15.69%     79.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1975      7.78%     87.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           65      0.26%     87.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          975      3.84%     91.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           57      0.22%     91.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           53      0.21%     92.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2025      7.98%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        25383                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               43436                       # Number of instructions committed
system.cpu1.commit.committedOps                 44042                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         11098                       # Number of memory references committed
system.cpu1.commit.loads                        10360                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                      4884                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    39241                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  53                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           26797     60.84%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     13.96%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          10360     23.52%     98.32% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           738      1.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            44042                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2025                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       78125                       # The number of ROB reads
system.cpu1.rob.rob_writes                     111516                       # The number of ROB writes
system.cpu1.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       81781                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      43436                       # Number of Instructions Simulated
system.cpu1.committedOps                        44042                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.657542                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.657542                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.520815                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.520815                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   70099                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  35212                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   166161                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   28359                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  11746                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           19.208820                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              11231                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           119.478723                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    19.208820                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.018759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.018759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           94                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            22956                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           22956                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        10546                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          10546                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          679                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           679                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        11225                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           11225                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        11227                       # number of overall hits
system.cpu1.dcache.overall_hits::total          11227                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          139                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           53                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          192                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           192                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          193                       # number of overall misses
system.cpu1.dcache.overall_misses::total          193                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data       900746                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       900746                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1159500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1159500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2060246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2060246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2060246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2060246                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        10685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        10685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        11417                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        11417                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        11420                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        11420                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.013009                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013009                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.072404                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.072404                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016900                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6480.187050                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6480.187050                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21877.358491                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21877.358491                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 10730.447917                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10730.447917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 10674.849741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10674.849741                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           61                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           27                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           88                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           88                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           78                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          105                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          105                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       390254                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       390254                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       367000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       367000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data       757254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       757254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data       759754                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       759754                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007300                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007300                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.009109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.009194                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009194                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  5003.256410                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  5003.256410                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14115.384615                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14115.384615                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7281.288462                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7281.288462                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7235.752381                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7235.752381                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           11.078416                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               6642                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           125.320755                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    11.078416                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.021638                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.021638                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            13471                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           13471                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         6642                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           6642                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         6642                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            6642                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         6642                       # number of overall hits
system.cpu1.icache.overall_hits::total           6642                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2841740                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2841740                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2841740                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2841740                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2841740                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2841740                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         6709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6709                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         6709                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6709                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         6709                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6709                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009987                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009987                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009987                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009987                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009987                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009987                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 42414.029851                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42414.029851                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 42414.029851                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42414.029851                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 42414.029851                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42414.029851                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2115757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2115757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2115757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2115757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2115757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2115757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.007900                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007900                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.007900                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007900                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.007900                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007900                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 39919.943396                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39919.943396                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 39919.943396                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39919.943396                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 39919.943396                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39919.943396                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   409.680751                       # Cycle average of tags in use
system.l2.tags.total_refs                         166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.256966                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.397573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       325.288556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.943422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         4.051200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012502                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019714                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9611                       # Number of tag accesses
system.l2.tags.data_accesses                     9611                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     167                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                9                       # number of Writeback hits
system.l2.Writeback_hits::total                     9                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                      169                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  92                       # number of overall hits
system.l2.overall_hits::cpu0.data                  38                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  29                       # number of overall hits
system.l2.overall_hits::cpu1.data                  10                       # number of overall hits
system.l2.overall_hits::total                     169                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               519                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               127                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   672                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 232                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                519                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                    904                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               519                       # number of overall misses
system.l2.overall_misses::cpu0.data               355                       # number of overall misses
system.l2.overall_misses::cpu1.inst                24                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::total                   904                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39969750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10056250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1755750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data        97750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        51879500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     17315250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17620250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39969750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     27371500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1755750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       402750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         69499750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39969750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     27371500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1755750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       402750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        69499750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             611                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 839                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            9                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 9                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               234                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              611                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              393                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1073                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             611                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             393                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1073                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.849427                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.779141                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.452830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.800954                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991453                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.849427                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.903308                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.452830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.842498                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.849427                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.903308                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.452830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.842498                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 77013.005780                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 79183.070866                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 73156.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        48875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77201.636905                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 75944.078947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75949.353448                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 77013.005780                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 77102.816901                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 73156.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        67125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76880.254425                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 77013.005780                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 77102.816901                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 73156.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        67125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76880.254425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 28                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  28                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 28                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              644                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              876                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33399750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7549000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1157750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42106500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        89505                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        89505                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     14470750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14725250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33399750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     22019750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1157750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56831750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33399750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     22019750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1157750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56831750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.842881                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.680982                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.767580                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991453                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.842881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.862595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.816403                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.842881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.862595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.339623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.816403                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64853.883495                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 68009.009009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 64319.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65382.763975                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17901                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17901                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 63468.201754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63470.905172                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64853.883495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 64955.014749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 64319.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64876.426941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64853.883495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 64955.014749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 64319.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64876.426941                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 643                       # Transaction distribution
system.membus.trans_dist::ReadResp                642                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq               232                       # Transaction distribution
system.membus.trans_dist::ReadExResp              232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples               886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 886                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1078000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4637744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                910                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               908                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        25728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  69120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              96                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1187                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1187    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1187                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             602500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1009746                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            667490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             84243                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            160246                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
