// Library - IO_CELLS_JIC3V, Cell - jio_opdio_pc, View - cmos_sch
// LAST TIME SAVED: Nov 16 02:00:11 2021
// NETLIST TIME: Feb  9 05:35:51 2024
`timescale 1ns / 1ps 

`worklib IO_CELLS_JIC3V
`view cmos_sch

(* cds_ams_schematic *) 
(* dfII_lib="IO_CELLS_JIC3V", dfII_cell="jio_opdio_pc", dfII_view="cmos_sch", worklib_name="IO_CELLS_JIC3V", view_name="cmos_sch", last_save_time="Nov 16 02:00:11 2021" *)

module jio_opdio_pc (DNLW, DNW, LPWI, NW, PSUB, PWI, VDN);

input  DNLW, DNW, LPWI, NW, PSUB, PWI, VDN;


jio_lviodio_pc I5 ( .PSUB(PSUB), .DNLW(DNLW), .LPWI(LPWI));

jio_andio_pc I0 ( .DNW(VDN), .PWI(PWI), .PSUB(PSUB));

endmodule
