0.6
2019.1
May 24 2019
14:51:52
/home/jharing/git/2nd/chw2022g3/Assignment2/Verilog_src/trng/stat_test/stat_test.v,1674058885,verilog,,/home/jharing/git/2nd/chw2022g3/Assignment2/Verilog_src/trng/stat_test/tb_stat_test.v,,statistical_test,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/8c62/hdl;../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/ec67/hdl;/opt/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
/home/jharing/git/2nd/chw2022g3/Assignment2/Verilog_src/trng/stat_test/tb_stat_test.v,1674060676,verilog,,,,tb_stat_test,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/8c62/hdl;../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/ec67/hdl;/opt/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
/home/jharing/git/2nd/chw2022g3/Assignment2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558710310,verilog,,,,glbl,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,,,,,,
