(DELAYFILE
 (SDFVERSION "2.1")
 (DESIGN "soundchip")
 (DATE "Mon Dec  5 15:56:48 2022")
 (VENDOR "MICROSEMI")
 (PROGRAM "Microsemi Libero Software, Copyright (C) 1989-2013 Microsemi Corp.")
 (VERSION "v2022.220222022.2.0.10")
 (DIVIDER /)
 (VOLTAGE 1.26:1.20:1.14)
 (PROCESS "best:nom:worst")
 (TEMPERATURE 0:25:85)
 (TIMESCALE 100ps)

//SDF Writer Software Tag: 1.0
//Data source: Production

 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_67)
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\dac_out_right_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.72:4.10:4.68) (3.62:4.00:4.58))
     (PORT CLK (4.74:5.22:5.96) (4.64:5.12:5.87))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\spi_slave_0\/SS_old_RNIM0QF1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.51:0.56:0.64) (0.50:0.56:0.64))
     (PORT B (3.17:3.49:3.98) (3.10:3.42:3.93))
     (PORT C (3.15:3.48:3.97) (3.04:3.36:3.86))
     (PORT D (3.50:3.86:4.41) (3.51:3.87:4.44))
     (IOPATH A Y (2.73:3.01:3.43) (2.89:3.19:3.66))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH C Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH D Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\dac_out_right_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (15.82:17.43:19.91) (15.27:16.86:19.34))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.79:4.18:4.77) (3.69:4.08:4.68))
     (PORT CLK (4.47:4.93:5.63) (4.41:4.87:5.58))
     (PORT EN (5.52:6.08:6.95) (5.55:6.13:7.03))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.82) (3.01:3.32:3.81))
     (PORT B (6.00:6.61:7.55) (5.82:6.43:7.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_1\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.57:3.95:4.53))
     (PORT CLK (4.62:5.09:5.81) (4.54:5.02:5.76))
     (PORT ALn (4.53:4.99:5.70) (4.48:4.94:5.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.86))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_59)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.78:0.89) (0.69:0.76:0.87))
     (PORT CLK (4.70:5.18:5.92) (4.61:5.09:5.84))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.72:4.10:4.68) (3.62:4.00:4.58))
     (PORT CLK (4.62:5.09:5.81) (4.53:5.01:5.74))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.59:2.85:3.26) (2.55:2.82:3.23))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_20)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.52:7.19:8.21) (6.26:6.91:7.93))
     (PORT CLK (4.39:4.84:5.52) (4.31:4.76:5.46))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (8.07:8.89:10.16) (7.74:8.55:9.81))
     (PORT CLK (4.59:5.06:5.77) (4.49:4.96:5.69))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.78:4.17:4.76) (3.68:4.07:4.67))
     (PORT CLK (4.35:4.79:5.47) (4.27:4.72:5.41))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\spi_slave_0\/index_n2_i_o2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.21:4.64:5.30) (4.05:4.48:5.13))
     (PORT B (5.85:6.45:7.36) (5.70:6.29:7.22))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.91) (0.70:0.77:0.89))
     (PORT CLK (4.57:5.04:5.75) (4.48:4.94:5.67))
     (PORT ALn (4.91:5.42:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_82)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.92) (0.70:0.77:0.89))
     (PORT CLK (4.59:5.06:5.77) (4.49:4.96:5.69))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_37)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.91:5.41:6.18) (4.71:5.20:5.96))
     (PORT CLK (4.46:4.92:5.62) (4.39:4.85:5.56))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.72))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.34:6.98:7.98) (6.14:6.78:7.78))
     (PORT CLK (4.61:5.08:5.80) (4.53:5.00:5.73))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/index\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT EN (5.22:5.75:6.57) (5.25:5.79:6.65))
     (PORT ALn (4.93:5.44:6.24) (4.22:4.65:5.32))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.76:4.14:4.73) (3.66:4.04:4.63))
     (PORT CLK (4.39:4.84:5.53) (4.33:4.78:5.49))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_77)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.41:7.06:8.06) (6.18:6.82:7.83))
     (PORT CLK (4.65:5.12:5.85) (4.56:5.03:5.78))
     (PORT ALn (4.66:5.13:5.86) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.45:7.11:8.12) (6.19:6.84:7.84))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT ALn (4.66:5.13:5.86) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.69:4.07:4.65) (3.60:3.97:4.56))
     (PORT CLK (4.62:5.09:5.81) (4.52:4.99:5.72))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_92)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.73:5.21:5.95) (4.52:4.99:5.72))
     (PORT CLK (4.51:4.97:5.67) (4.45:4.91:5.63))
     (PORT EN (8.85:9.75:11.13) (8.76:9.68:11.10))
     (PORT ALn (5.17:5.71:6.56) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_53)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT CLK (4.73:5.21:5.95) (4.63:5.11:5.86))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\spi_slave_0\/index_RNO\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.44:2.79) (2.19:2.42:2.77))
     (PORT B (3.17:3.49:3.99) (3.11:3.43:3.94))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_10)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.78:5.27:6.01) (4.58:5.06:5.80))
     (PORT CLK (4.23:4.66:5.32) (4.18:4.61:5.29))
     (PORT ALn (4.79:5.29:6.07) (4.09:4.51:5.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.76:4.14:4.73) (3.66:4.04:4.63))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.63))
     (PORT EN (6.96:7.67:8.76) (6.96:7.69:8.82))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.74:4.13:4.71) (3.91:4.31:4.95))
     (PORT CLK (4.40:4.85:5.53) (4.33:4.79:5.49))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/index\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.62:5.09:5.82) (4.56:5.03:5.77))
     (PORT EN (6.69:7.37:8.42) (6.70:7.40:8.49))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_47)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.78:4.17:4.76) (3.68:4.07:4.67))
     (PORT CLK (4.41:4.86:5.55) (4.33:4.79:5.49))
     (PORT EN (8.70:9.59:10.95) (8.65:9.55:10.96))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.61:7.28:8.32) (6.37:7.03:8.06))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT ALn (4.66:5.13:5.86) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_100)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/SS_old\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.83:5.32:6.08) (4.66:5.14:5.90))
     (PORT CLK (4.58:5.04:5.76) (4.48:4.95:5.67))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.06:6.67:7.62) (6.14:6.77:7.77))
     (PORT CLK (4.48:4.93:5.63) (4.40:4.86:5.58))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_86)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.73:4.11:4.70) (3.64:4.02:4.61))
     (PORT CLK (4.35:4.79:5.47) (4.27:4.72:5.42))
     (PORT ALn (5.21:5.75:6.60) (4.58:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_55)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.59:5.06:5.77) (4.49:4.96:5.69))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.84:5.33:6.09) (4.62:5.10:5.85))
     (PORT CLK (4.50:4.96:5.66) (4.43:4.89:5.61))
     (PORT EN (7.10:7.83:8.94) (7.05:7.79:8.93))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.82) (3.01:3.32:3.81))
     (PORT B (7.36:8.11:9.26) (7.15:7.89:9.05))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_62)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.55:3.91:4.47) (3.46:3.82:4.38))
     (PORT CLK (4.62:5.09:5.81) (4.52:4.99:5.72))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.52:3.88:4.43) (3.43:3.78:4.34))
     (PORT CLK (4.47:4.93:5.63) (4.40:4.86:5.57))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.88:3.17:3.62) (2.86:3.15:3.62))
     (PORT B (4.07:4.48:5.12) (3.92:4.33:4.97))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_96)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.59:5.05:5.77) (4.48:4.95:5.68))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.60:7.27:8.31) (6.36:7.02:8.05))
     (PORT CLK (4.47:4.93:5.62) (4.39:4.85:5.57))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.13:4.55:5.19) (3.99:4.41:5.06))
     (PORT B (5.86:6.46:7.37) (5.63:6.22:7.14))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.20:3.66) (2.88:3.18:3.65))
     (PORT B (2.87:3.17:3.62) (2.82:3.12:3.58))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\spi_slave_0\/SPI_DONE_inferred_clock_RNIDF25\/U0_RGB1_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.59:2.86:3.26) (2.66:2.94:3.37))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.76:4.14:4.73) (3.66:4.04:4.63))
     (PORT CLK (4.39:4.84:5.52) (4.32:4.77:5.47))
     (PORT EN (7.10:7.83:8.94) (7.05:7.79:8.93))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.66:4.04:4.61) (3.57:3.94:4.52))
     (PORT CLK (4.35:4.79:5.47) (4.27:4.72:5.42))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.57:3.94:4.50) (3.47:3.83:4.40))
     (PORT CLK (4.46:4.92:5.61) (4.39:4.85:5.56))
     (PORT EN (8.63:9.51:10.86) (8.59:9.48:10.88))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\data_receiver_0\/dac_reset\\)
 (DELAY
  (ABSOLUTE
     (PORT A (16.30:17.97:20.52) (15.67:17.30:19.85))
     (PORT B (2.98:3.28:3.75) (2.97:3.28:3.76))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\spi_slave_0\/index_n3_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.31:4.75:5.43) (4.16:4.60:5.28))
     (PORT B (0.57:0.63:0.72) (0.57:0.63:0.72))
     (PORT C (4.13:4.56:5.20) (4.02:4.43:5.09))
     (PORT D (2.15:2.37:2.70) (2.09:2.31:2.65))
     (IOPATH A Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH B Y (2.73:3.25:3.71) (2.89:3.34:3.83))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH D Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.38:3.86) (3.05:3.36:3.86))
     (PORT B (5.80:6.40:7.30) (5.63:6.22:7.13))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.62:3.99:4.56) (3.53:3.90:4.47))
     (PORT CLK (4.62:5.09:5.81) (4.54:5.01:5.75))
     (PORT ALn (4.53:4.99:5.70) (4.48:4.94:5.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "GB_NG")
 (INSTANCE \\data_receiver_0\/dac_reset_RNILDSA\\)
 (DELAY
  (ABSOLUTE
     (PORT An (8.04:8.88:10.18) (7.74:8.53:9.74))
     (IOPATH An YNn (2.09:2.30:2.63) (2.04:2.26:2.59))
     (IOPATH An YSn (2.09:2.30:2.63) (2.05:2.26:2.59))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (3.98:3.98:3.98))
     (WIDTH (negedge An) (3.12:3.12:3.12))
     (SETUP (posedge ENn) (negedge An) (1.19:1.31:1.50))
     (SETUP (negedge ENn) (negedge An) (0:0:0))
     (HOLD (posedge ENn) (negedge An) (0.57:0.63:0.73))
     (HOLD (negedge ENn) (negedge An) (0.98:1.08:1.24))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.34:6.98:7.97) (6.11:6.75:7.75))
     (PORT CLK (4.59:5.06:5.77) (4.49:4.96:5.69))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_9\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.09:4.51:5.15) (4.00:4.42:5.07))
     (PORT B (2.90:3.19:3.65) (2.84:3.14:3.60))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.72:0.80:0.91) (0.70:0.77:0.88))
     (PORT CLK (4.59:5.06:5.77) (4.49:4.96:5.69))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_7\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (3.03:3.34:3.83))
     (PORT B (2.98:3.29:3.75) (2.92:3.22:3.70))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_5)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.57:3.94:4.50) (3.47:3.83:4.40))
     (PORT CLK (4.44:4.90:5.59) (4.37:4.82:5.53))
     (PORT ALn (5.17:5.71:6.56) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT B (2.87:3.17:3.62) (2.82:3.12:3.58))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_81)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_27)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_0)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.76:0.87))
     (PORT CLK (4.70:5.18:5.92) (4.60:5.08:5.83))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_32)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_109)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/index\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.86) (0.69:0.76:0.87))
     (PORT CLK (4.65:5.12:5.85) (4.56:5.03:5.78))
     (PORT EN (5.22:5.75:6.57) (5.25:5.79:6.65))
     (PORT ALn (4.93:5.44:6.24) (4.22:4.65:5.32))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_66)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_72)
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\spi_sck_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.82:3.11:3.55) (3.16:3.49:4.00))
     (IOPATH A Y (0.76:0.84:0.96) (0.79:0.88:1.01))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (5.80:6.40:7.30) (5.63:6.22:7.13))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.91) (0.70:0.77:0.89))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.71))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.78:5.27:6.01) (4.56:5.03:5.77))
     (PORT CLK (4.46:4.92:5.61) (4.39:4.85:5.56))
     (PORT EN (8.63:9.51:10.86) (8.59:9.48:10.88))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.76:4.14:4.73) (3.66:4.04:4.63))
     (PORT CLK (4.41:4.86:5.56) (4.35:4.80:5.51))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.78:4.17:4.76) (3.68:4.07:4.67))
     (PORT CLK (4.38:4.83:5.52) (4.31:4.75:5.45))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_91)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.67:4.05:4.62) (3.58:3.95:4.53))
     (PORT CLK (4.73:5.22:5.96) (4.63:5.11:5.87))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.62:3.99:4.56) (3.53:3.90:4.47))
     (PORT CLK (4.73:5.21:5.96) (4.62:5.11:5.86))
     (PORT ALn (5.23:5.78:6.63) (4.58:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.69:0.76:0.87))
     (PORT CLK (4.68:5.16:5.89) (4.59:5.07:5.81))
     (PORT ALn (4.91:5.42:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.73:5.21:5.95) (4.52:4.99:5.72))
     (PORT CLK (4.55:5.01:5.72) (4.47:4.94:5.67))
     (PORT ALn (5.17:5.71:6.56) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\dac_out_left_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_103)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\SYSRESET_0\/IP_INTERFACE_0\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
  )
 )
 )
 (CELL
 (CELLTYPE "IOOUTFF_BYPASS")
 (INSTANCE \\spi_miso_obuf\/U0\/U_IOOUTFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.43:7.08:8.09) (6.19:6.84:7.84))
     (PORT CLK (4.65:5.13:5.86) (4.56:5.04:5.78))
     (PORT ALn (4.66:5.13:5.86) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_42)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_17)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.57:5.04:5.75) (4.48:4.94:5.67))
     (PORT ALn (4.91:5.42:6.19) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_54)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_36)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.75:5.23:5.98) (4.54:5.01:5.75))
     (PORT CLK (4.69:5.17:5.91) (4.60:5.08:5.83))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (PORT SLn (15.11:16.65:19.02) (14.79:16.33:18.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.74:5.22:5.97) (4.55:5.02:5.76))
     (PORT CLK (4.42:4.87:5.56) (4.36:4.81:5.52))
     (PORT EN (8.85:9.75:11.13) (8.76:9.67:11.10))
     (PORT ALn (5.17:5.71:6.56) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_89)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.70:4.08:4.66) (3.87:4.27:4.90))
     (PORT CLK (4.62:5.09:5.81) (4.52:4.99:5.72))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB0\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.61:2.87:3.28) (2.56:2.82:3.24))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_76)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_4\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.64:4.02:4.59) (3.57:3.94:4.53))
     (PORT CLK (4.73:5.21:5.95) (4.62:5.10:5.85))
     (PORT ALn (5.23:5.78:6.63) (4.58:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_61)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.87:5.36:6.12) (4.93:5.44:6.24))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.62))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_106)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.66:4.04:4.61) (3.56:3.94:4.52))
     (PORT CLK (4.46:4.91:5.61) (4.40:4.86:5.58))
     (PORT EN (5.52:6.08:6.95) (5.55:6.13:7.03))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_99)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.70:5.18:5.92) (4.61:5.09:5.83))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_58)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_108)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.46:7.12:8.13) (6.21:6.86:7.87))
     (PORT CLK (4.65:5.13:5.85) (4.56:5.04:5.78))
     (PORT ALn (4.66:5.13:5.86) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.70:4.08:4.66) (3.87:4.27:4.90))
     (PORT CLK (4.58:5.04:5.76) (4.48:4.95:5.67))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (PORT SLn (15.11:16.65:19.02) (14.79:16.33:18.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_MUX")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_rf_mux)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH RCOSC_25_50MHZ CLKOUT (5.22:5.76:6.57) (5.50:6.07:6.96))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX0")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gp_mux_0)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD1")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gpd_1)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (4.33:4.77:5.44) (3.78:4.17:4.79))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_SYNCB_GEN")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_syncb_gen)
 )
 (CELL
 (CELLTYPE "CCC_CONFIG")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_ccc_config)
 (DELAY
  (ABSOLUTE
     (PORT PCLK (1.50:1.66:1.89) (1.68:1.85:2.13))
     (PORT PRESET_N (1.44:1.59:1.82) (1.62:1.79:2.06))
     (PORT PSEL (1.55:1.71:1.95) (1.74:1.92:2.21))
     (PORT PWRITE (1.39:1.54:1.75) (1.58:1.74:2.00))
     (PORT PENABLE (1.53:1.69:1.93) (1.73:1.91:2.19))
     (PORT PWDATA[0] (1.48:1.64:1.87) (1.70:1.88:2.16))
     (PORT PWDATA[1] (1.47:1.62:1.85) (1.69:1.86:2.14))
     (PORT PWDATA[2] (1.48:1.63:1.86) (1.70:1.87:2.15))
     (PORT PWDATA[3] (1.48:1.64:1.87) (1.70:1.88:2.16))
     (PORT PWDATA[4] (1.48:1.63:1.86) (1.70:1.88:2.15))
     (PORT PWDATA[5] (1.47:1.63:1.86) (1.70:1.87:2.15))
     (PORT PWDATA[6] (1.46:1.61:1.84) (1.69:1.86:2.14))
     (PORT PWDATA[7] (1.48:1.63:1.86) (1.70:1.87:2.15))
     (PORT PADDR[2] (1.46:1.61:1.84) (1.68:1.86:2.13))
     (PORT PADDR[3] (1.46:1.61:1.83) (1.68:1.85:2.13))
     (PORT PADDR[4] (1.45:1.60:1.83) (1.67:1.85:2.12))
     (PORT PADDR[5] (1.45:1.60:1.83) (1.67:1.85:2.12))
     (PORT PADDR[6] (1.45:1.59:1.82) (1.67:1.84:2.11))
     (PORT PADDR[7] (1.45:1.60:1.83) (1.67:1.85:2.12))
     (IOPATH PCLK PRDATA[0] (23.82:26.25:29.97) (24.49:27.04:31.03))
     (IOPATH PCLK PRDATA[1] (24.00:26.45:30.21) (25.55:28.21:32.37))
     (IOPATH PCLK PRDATA[2] (24.20:26.67:30.45) (24.92:27.52:31.57))
     (IOPATH PCLK PRDATA[3] (23.61:26.02:29.71) (23.56:26.02:29.85))
     (IOPATH PCLK PRDATA[4] (23.72:26.14:29.85) (24.70:27.27:31.29))
     (IOPATH PCLK PRDATA[5] (25.27:27.84:31.80) (26.04:28.75:32.99))
     (IOPATH PCLK PRDATA[6] (24.20:26.67:30.45) (24.60:27.17:31.17))
     (IOPATH PCLK PRDATA[7] (24.01:26.46:30.22) (24.46:27.00:30.98))
  )
 )
 (TIMINGCHECK
     (SETUP (posedge PADDR[2]) (posedge PCLK) (19.57:21.57:24.63))
     (SETUP (negedge PADDR[2]) (posedge PCLK) (15.04:16.57:18.93))
     (HOLD (posedge PADDR[2]) (posedge PCLK) (4.73:5.21:5.95))
     (HOLD (negedge PADDR[2]) (posedge PCLK) (4.73:5.21:5.95))
     (SETUP (posedge PADDR[3]) (posedge PCLK) (19.58:21.58:24.64))
     (SETUP (negedge PADDR[3]) (posedge PCLK) (19.79:21.81:24.91))
     (HOLD (posedge PADDR[3]) (posedge PCLK) (4.94:5.44:6.21))
     (HOLD (negedge PADDR[3]) (posedge PCLK) (5.18:5.71:6.52))
     (SETUP (posedge PADDR[4]) (posedge PCLK) (12.80:14.11:16.12))
     (SETUP (negedge PADDR[4]) (posedge PCLK) (14.36:15.83:18.08))
     (HOLD (posedge PADDR[4]) (posedge PCLK) (5.02:5.53:6.32))
     (HOLD (negedge PADDR[4]) (posedge PCLK) (4.85:5.34:6.10))
     (SETUP (posedge PADDR[5]) (posedge PCLK) (12.19:13.43:15.34))
     (SETUP (negedge PADDR[5]) (posedge PCLK) (14.36:15.83:18.08))
     (HOLD (posedge PADDR[5]) (posedge PCLK) (5.02:5.53:6.32))
     (HOLD (negedge PADDR[5]) (posedge PCLK) (4.67:5.14:5.87))
     (SETUP (posedge PADDR[6]) (posedge PCLK) (12.68:13.98:15.96))
     (SETUP (negedge PADDR[6]) (posedge PCLK) (13.95:15.37:17.55))
     (HOLD (posedge PADDR[6]) (posedge PCLK) (4.98:5.49:6.27))
     (HOLD (negedge PADDR[6]) (posedge PCLK) (5.24:5.78:6.60))
     (SETUP (posedge PADDR[7]) (posedge PCLK) (10.36:11.42:13.04))
     (SETUP (negedge PADDR[7]) (posedge PCLK) (14.09:15.53:17.74))
     (HOLD (posedge PADDR[7]) (posedge PCLK) (5.24:5.78:6.60))
     (HOLD (negedge PADDR[7]) (posedge PCLK) (5.11:5.63:6.43))
     (WIDTH (posedge PCLK) (2.30:2.54:2.92))
     (WIDTH (negedge PCLK) (2.22:2.45:2.80))
     (SETUP (posedge PENABLE) (posedge PCLK) (15.14:16.68:19.05))
     (SETUP (negedge PENABLE) (posedge PCLK) (11.70:12.89:14.72))
     (HOLD (posedge PENABLE) (posedge PCLK) (5.24:5.78:6.60))
     (HOLD (negedge PENABLE) (posedge PCLK) (5.24:5.78:6.60))
     (RECOVERY (posedge PRESET_N) (posedge PCLK) (13.23:14.58:16.66))
     (RECOVERY (negedge PRESET_N) (posedge PCLK) (15.96:17.59:20.09))
     (HOLD (posedge PRESET_N) (posedge PCLK) (7.01:7.73:8.82))
     (HOLD (negedge PRESET_N) (posedge PCLK) (7.35:8.10:9.26))
     (SETUP (posedge PSEL) (posedge PCLK) (19.59:21.59:24.66))
     (SETUP (negedge PSEL) (posedge PCLK) (18.89:20.82:23.78))
     (HOLD (posedge PSEL) (posedge PCLK) (5.24:5.78:6.60))
     (HOLD (negedge PSEL) (posedge PCLK) (5.24:5.78:6.60))
     (SETUP (posedge PWDATA[0]) (posedge PCLK) (10.07:11.09:12.67))
     (SETUP (negedge PWDATA[0]) (posedge PCLK) (10.09:11.12:12.70))
     (HOLD (posedge PWDATA[0]) (posedge PCLK) (4.39:4.84:5.53))
     (HOLD (negedge PWDATA[0]) (posedge PCLK) (4.94:5.44:6.21))
     (SETUP (posedge PWDATA[1]) (posedge PCLK) (9.66:10.65:12.16))
     (SETUP (negedge PWDATA[1]) (posedge PCLK) (9.83:10.84:12.38))
     (HOLD (posedge PWDATA[1]) (posedge PCLK) (4.36:4.80:5.49))
     (HOLD (negedge PWDATA[1]) (posedge PCLK) (4.94:5.44:6.21))
     (SETUP (posedge PWDATA[2]) (posedge PCLK) (9.50:10.47:11.96))
     (SETUP (negedge PWDATA[2]) (posedge PCLK) (9.75:10.74:12.27))
     (HOLD (posedge PWDATA[2]) (posedge PCLK) (4.35:4.79:5.47))
     (HOLD (negedge PWDATA[2]) (posedge PCLK) (4.95:5.45:6.23))
     (SETUP (posedge PWDATA[3]) (posedge PCLK) (9.74:10.73:12.25))
     (SETUP (negedge PWDATA[3]) (posedge PCLK) (10.93:12.04:13.75))
     (HOLD (posedge PWDATA[3]) (posedge PCLK) (4.33:4.78:5.45))
     (HOLD (negedge PWDATA[3]) (posedge PCLK) (4.95:5.45:6.23))
     (SETUP (posedge PWDATA[4]) (posedge PCLK) (9.42:10.38:11.85))
     (SETUP (negedge PWDATA[4]) (posedge PCLK) (10.62:11.70:13.36))
     (HOLD (posedge PWDATA[4]) (posedge PCLK) (4.25:4.68:5.35))
     (HOLD (negedge PWDATA[4]) (posedge PCLK) (4.73:5.21:5.95))
     (SETUP (posedge PWDATA[5]) (posedge PCLK) (8.09:8.92:10.18))
     (SETUP (negedge PWDATA[5]) (posedge PCLK) (9.53:10.50:11.99))
     (HOLD (posedge PWDATA[5]) (posedge PCLK) (4.37:4.82:5.50))
     (HOLD (negedge PWDATA[5]) (posedge PCLK) (5.03:5.55:6.33))
     (SETUP (posedge PWDATA[6]) (posedge PCLK) (8.00:8.82:10.07))
     (SETUP (negedge PWDATA[6]) (posedge PCLK) (8.19:9.02:10.31))
     (HOLD (posedge PWDATA[6]) (posedge PCLK) (4.35:4.79:5.47))
     (HOLD (negedge PWDATA[6]) (posedge PCLK) (5.02:5.53:6.32))
     (SETUP (posedge PWDATA[7]) (posedge PCLK) (7.43:8.19:9.35))
     (SETUP (negedge PWDATA[7]) (posedge PCLK) (7.56:8.33:9.52))
     (HOLD (posedge PWDATA[7]) (posedge PCLK) (4.30:4.74:5.41))
     (HOLD (negedge PWDATA[7]) (posedge PCLK) (4.91:5.41:6.18))
     (SETUP (posedge PWRITE) (posedge PCLK) (19.21:21.17:24.18))
     (SETUP (negedge PWRITE) (posedge PCLK) (19.90:21.93:25.05))
     (HOLD (posedge PWRITE) (posedge PCLK) (5.24:5.78:6.60))
     (HOLD (negedge PWRITE) (posedge PCLK) (5.24:5.78:6.60))
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX3")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gl_mux_3)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH VCO315 GL (6.47:7.13:8.14) (6.85:7.56:8.68))
     (IOPATH VCO315 Y (7.53:8.30:9.48) (7.93:8.76:10.05))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD2")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gpd_2)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (4.26:4.70:5.37) (3.70:4.09:4.69))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_DIV")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_rf_div)
 (DELAY
  (ABSOLUTE
     (PORT ARST_N (1.73:1.90:2.17) (1.88:2.07:2.38))
     (IOPATH CLKIN CLKOUT (9.24:10.18:11.62) (8.45:9.33:10.71))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX1")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gl_mux_1)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX2")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gp_mux_2)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX3")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gp_mux_3)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD0")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gpd_0)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (4.42:4.87:5.56) (3.87:4.28:4.91))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD3")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gpd_3)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (4.21:4.63:5.29) (3.61:3.99:4.57))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_FB_MUX")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_fb_mux)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
     (IOPATH VCO0 CLKOUT (5.04:5.56:6.35) (5.41:5.98:6.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_RF_DELAY")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_rf_delay)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (2.25:2.48:2.83) (2.36:2.61:2.99))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_FB_DELAY")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_fb_delay)
 (DELAY
  (ABSOLUTE
     (IOPATH CLKIN CLKOUT (2.27:2.50:2.86) (2.39:2.64:3.03))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_GPD_MUX1")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gp_mux_1)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX2")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gl_mux_2)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_NGMUX0")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_gl_mux_0)
 (DELAY
  (ABSOLUTE
     (PORT CLK0 (1.70:1.88:2.14) (1.86:2.05:2.35))
     (PORT CLK1 (1.72:1.89:2.16) (1.87:2.06:2.37))
     (PORT CLK2 (1.72:1.90:2.17) (1.87:2.07:2.37))
     (PORT CLK3 (1.73:1.91:2.18) (1.88:2.08:2.38))
     (PORT RCOSC_25_50MHZ (18.95:20.88:23.85) (19.08:21.07:24.17))
  )
 )
 )
 (CELL
 (CELLTYPE "CCC_FB_DIV")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/INST_CCC_IP\\/u_fb_div)
 (DELAY
  (ABSOLUTE
     (PORT ARST_N (1.73:1.90:2.17) (1.88:2.07:2.38))
     (IOPATH CLKIN CLKOUT (9.13:10.06:11.49) (8.34:9.21:10.57))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_46)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.75:5.23:5.98) (4.54:5.01:5.75))
     (PORT CLK (4.72:5.21:5.94) (4.61:5.09:5.85))
     (PORT ALn (5.23:5.78:6.63) (4.58:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.67:4.05:4.62) (3.58:3.95:4.53))
     (PORT CLK (4.62:5.09:5.81) (4.56:5.03:5.77))
     (PORT EN (6.96:7.67:8.76) (6.96:7.69:8.82))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\spi_slave_0\/index_n1_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.16:4.58:5.23) (4.02:4.43:5.09))
     (PORT B (0.95:1.05:1.20) (0.97:1.07:1.23))
     (PORT C (4.30:4.74:5.41) (4.14:4.57:5.24))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.57:3.94:4.50) (3.47:3.83:4.40))
     (PORT CLK (4.39:4.84:5.52) (4.31:4.76:5.46))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.67:4.05:4.62) (3.58:3.95:4.53))
     (PORT CLK (4.61:5.08:5.81) (4.50:4.97:5.71))
     (PORT ALn (5.23:5.78:6.63) (4.58:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_83)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.79:4.18:4.77) (3.69:4.08:4.68))
     (PORT CLK (4.47:4.93:5.63) (4.40:4.86:5.57))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_7\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_22)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_31)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.70:4.08:4.66) (3.87:4.27:4.90))
     (PORT CLK (4.61:5.08:5.81) (4.50:4.97:5.71))
     (PORT ALn (5.23:5.78:6.63) (4.59:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.71:4.09:4.67) (3.62:3.99:4.58))
     (PORT CLK (4.31:4.75:5.43) (4.25:4.70:5.39))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.61:5.08:5.80) (4.44:4.90:5.63))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.62))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.83:5.32:6.07) (4.63:5.11:5.86))
     (PORT CLK (4.69:5.17:5.91) (4.60:5.08:5.83))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (PORT SLn (15.11:16.65:19.02) (14.82:16.37:18.78))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.67:5.15:5.88) (4.48:4.95:5.68))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT ALn (4.66:5.13:5.86) (4.59:5.06:5.81))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_71)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.73:4.11:4.70) (3.64:4.02:4.61))
     (PORT CLK (4.36:4.81:5.49) (4.30:4.74:5.44))
     (PORT EN (5.52:6.08:6.95) (5.55:6.13:7.03))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.57:3.95:4.53))
     (PORT CLK (4.69:5.17:5.90) (4.59:5.07:5.82))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (PORT SLn (15.11:16.66:19.02) (14.82:16.37:18.78))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_69)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.82) (3.01:3.32:3.81))
     (PORT B (4.09:4.50:5.14) (3.94:4.35:5.00))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_93)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_85)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.21:3.67) (2.90:3.20:3.68))
     (PORT B (6.06:6.67:7.62) (5.83:6.44:7.38))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_107)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.79:5.28:6.03) (4.59:5.07:5.81))
     (PORT CLK (4.58:5.04:5.76) (4.48:4.95:5.67))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (PORT SLn (15.11:16.65:19.02) (14.79:16.33:18.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.55:3.92:4.50))
     (PORT CLK (4.35:4.79:5.47) (4.27:4.72:5.41))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.69:5.17:5.90) (4.59:5.07:5.82))
     (PORT ALn (4.91:5.42:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.80:0.92) (0.70:0.77:0.89))
     (PORT CLK (4.59:5.05:5.77) (4.48:4.95:5.68))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.57:5.04:5.75) (4.48:4.94:5.67))
     (PORT ALn (4.91:5.42:6.19) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.74:0.81:0.93) (0.71:0.78:0.90))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.72:4.10:4.68) (3.62:4.00:4.59))
     (PORT CLK (4.73:5.21:5.95) (4.62:5.10:5.86))
     (PORT ALn (5.23:5.78:6.63) (4.59:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.69:5.17:5.90) (4.60:5.08:5.82))
     (PORT ALn (4.91:5.42:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_41)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_8\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.78:0.89) (0.69:0.76:0.87))
     (PORT CLK (4.69:5.17:5.90) (4.59:5.07:5.82))
     (PORT ALn (4.91:5.42:6.19) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.55:3.92:4.50))
     (PORT CLK (4.46:4.92:5.61) (4.41:4.87:5.58))
     (PORT EN (5.52:6.08:6.95) (5.55:6.13:7.03))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.04:4.45:5.09) (3.94:4.35:5.00))
     (PORT B (4.23:4.67:5.33) (4.11:4.54:5.20))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_95)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_12)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_26)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/index\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT EN (5.22:5.75:6.57) (5.25:5.79:6.65))
     (PORT ALn (4.93:5.44:6.24) (4.22:4.66:5.32))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_6\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.98:3.29:3.76) (2.97:3.28:3.76))
     (PORT B (6.35:7.00:7.99) (6.10:6.73:7.73))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.69:0.76:0.87))
     (PORT CLK (4.71:5.19:5.93) (4.61:5.09:5.85))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_63)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_39)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[18\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.68:4.06:4.63) (3.59:3.96:4.54))
     (PORT CLK (4.58:5.04:5.76) (4.48:4.95:5.67))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (PORT SLn (15.11:16.65:19.02) (14.82:16.37:18.78))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.71:4.09:4.67) (3.61:3.99:4.58))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.63))
     (PORT EN (6.96:7.67:8.76) (6.96:7.69:8.82))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_8)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.57:5.04:5.75) (4.48:4.94:5.67))
     (PORT ALn (4.91:5.42:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_79)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\spi_slave_0\/SPI_DONE_0_sqmuxa_0_a3\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.64:6.22:7.10) (5.45:6.02:6.91))
     (PORT B (3.27:3.61:4.12) (3.18:3.52:4.03))
     (PORT C (6.76:7.45:8.51) (6.54:7.22:8.29))
     (PORT D (5.95:6.56:7.49) (5.70:6.30:7.22))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH D Y (2.07:2.28:2.61) (2.09:2.31:2.65))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/GL0_INST\/U0_RGB1_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.59:2.85:3.26) (2.64:2.91:3.34))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.20:3.66) (2.88:3.18:3.65))
     (PORT B (5.82:6.41:7.32) (5.62:6.21:7.12))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT B (5.64:6.21:7.09) (5.45:6.02:6.91))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE \\spi_slave_0\/index_n1_i_a2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.21:4.64:5.30) (4.05:4.47:5.13))
     (PORT B (5.85:6.45:7.36) (5.70:6.29:7.22))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/GL0_INST\/U0_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.54:2.79:3.19) (2.61:2.88:3.30))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.76:0.87))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.86))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.83:4.22:4.82) (3.73:4.11:4.72))
     (PORT CLK (4.39:4.84:5.52) (4.32:4.77:5.47))
     (PORT EN (7.10:7.83:8.94) (7.05:7.79:8.93))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_65)
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/GL0_INST\/U0_RGB1_RGB2\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.63:2.90:3.31) (2.69:2.97:3.41))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.60:7.27:8.30) (6.36:7.02:8.05))
     (PORT CLK (4.41:4.86:5.55) (4.33:4.79:5.49))
     (PORT EN (8.70:9.59:10.95) (8.65:9.55:10.96))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.41:7.06:8.06) (6.17:6.81:7.82))
     (PORT CLK (4.46:4.91:5.61) (4.40:4.86:5.58))
     (PORT EN (5.52:6.08:6.95) (5.55:6.13:7.03))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.74:0.81:0.93) (0.71:0.78:0.90))
     (PORT CLK (4.57:5.04:5.75) (4.48:4.94:5.67))
     (PORT ALn (4.91:5.42:6.19) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_9)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_16)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.08:4.50:5.14) (3.98:4.40:5.05))
     (PORT B (7.51:8.28:9.45) (7.28:8.04:9.22))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_49)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_33)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_102)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\spi_slave_0\/SPI_DONE_0_sqmuxa_0_a3_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (5.85:6.45:7.36) (5.66:6.25:7.18))
     (PORT B (4.88:5.37:6.14) (4.74:5.23:6.00))
     (PORT C (6.13:6.75:7.71) (5.85:6.45:7.41))
     (PORT D (6.29:6.94:7.92) (6.09:6.72:7.71))
     (IOPATH A Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH B Y (2.52:2.78:3.17) (2.67:2.94:3.38))
     (IOPATH C Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.74:5.22:5.97) (4.54:5.02:5.76))
     (PORT CLK (4.55:5.01:5.72) (4.47:4.94:5.66))
     (PORT ALn (5.17:5.71:6.56) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_21)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_73)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_50)
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\data_receiver_0\/dac_reset_RNILDSA\/U0_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.59:2.86:3.26) (2.76:3.05:3.50))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.56:3.92:4.47) (3.48:3.84:4.40))
     (PORT CLK (4.55:5.01:5.72) (4.50:4.97:5.70))
     (PORT ALn (4.44:4.89:5.59) (4.39:4.84:5.56))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.68:4.06:4.63) (3.59:3.96:4.54))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.62))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_84)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.03:3.34:3.82) (3.01:3.32:3.81))
     (PORT B (6.08:6.70:7.65) (5.89:6.50:7.46))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH B Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/SCLK_old\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.14:4.56:5.21) (4.05:4.47:5.13))
     (PORT CLK (4.58:5.04:5.76) (4.48:4.95:5.67))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[26\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.66:4.04:4.61) (3.56:3.94:4.52))
     (PORT CLK (4.49:4.95:5.66) (4.43:4.89:5.61))
     (PORT EN (7.10:7.83:8.94) (7.05:7.79:8.93))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.25:3.71) (2.93:3.24:3.72))
     (PORT B (3.10:3.42:3.90) (3.03:3.35:3.84))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_10\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_35)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_6)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_12\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_10\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.09:4.51:5.15) (4.00:4.42:5.07))
     (PORT B (4.05:4.47:5.10) (3.91:4.32:4.96))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_75)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.55:3.92:4.47) (3.46:3.82:4.38))
     (PORT CLK (4.61:5.08:5.81) (4.50:4.97:5.71))
     (PORT ALn (5.23:5.78:6.63) (4.59:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.38:3.86) (3.05:3.36:3.86))
     (PORT B (6.32:6.97:7.96) (6.06:6.69:7.68))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\spi_slave_0\/index_n3_i_o2_0_RNIBMMH1\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.00:4.40:5.03) (3.90:4.31:4.94))
     (PORT B (6.03:6.64:7.59) (5.80:6.40:7.34))
     (PORT C (4.44:4.89:5.59) (4.24:4.69:5.38))
     (PORT D (0.91:1.00:1.14) (0.93:1.02:1.17))
     (IOPATH A Y (2.95:3.25:3.71) (3.02:3.34:3.83))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH D Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE ip_interface_inst)
 (DELAY
  (ABSOLUTE
     (PORT B (19.02:20.96:23.94) (18.39:20.31:23.30))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_43)
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\spi_miso_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.61:18.31:20.91) (15.96:17.62:20.22))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.76:0.87))
     (PORT CLK (4.71:5.19:5.92) (4.61:5.09:5.84))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_94)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_104)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.78:5.27:6.01) (4.56:5.03:5.77))
     (PORT CLK (4.39:4.84:5.52) (4.31:4.76:5.46))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\spi_slave_0\/SS_latched_RNIF5U21\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.17:3.49:3.98) (3.10:3.42:3.93))
     (PORT B (3.15:3.48:3.97) (3.04:3.36:3.86))
     (PORT C (3.50:3.86:4.41) (3.51:3.87:4.44))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (2.07:2.28:2.61) (2.09:2.31:2.65))
     (IOPATH C Y (0.70:0.77:0.88) (0.81:0.89:1.02))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.71:0.78:0.89) (0.69:0.76:0.88))
     (PORT CLK (4.70:5.18:5.92) (4.60:5.08:5.83))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_88)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_11)
 )
 (CELL
 (CELLTYPE "RCOSC_25_50MHZ")
 (INSTANCE \\OSC_C0_0\/OSC_C0_0\/I_RCOSC_25_50MHZ\\)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.72:5.21:5.94) (4.55:5.03:5.77))
     (PORT CLK (4.74:5.22:5.96) (4.64:5.12:5.87))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\spi_ss_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.54:8.24:9.72) (8.03:8.76:10.20))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\spi_ss_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\spi_ss_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.43:2.76:3.32) (2.46:2.78:3.32))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.52:3.88:4.43) (3.43:3.78:4.34))
     (PORT CLK (4.44:4.89:5.59) (4.36:4.82:5.53))
     (PORT ALn (5.17:5.71:6.56) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_110)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[17\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.55:3.92:4.47) (3.46:3.82:4.38))
     (PORT CLK (4.69:5.17:5.90) (4.60:5.08:5.82))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (PORT SLn (15.11:16.66:19.02) (14.82:16.37:18.78))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.74:4.13:4.71) (3.91:4.32:4.95))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.63))
     (PORT EN (6.96:7.67:8.76) (6.96:7.69:8.82))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_29)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_2\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.91:3.20:3.66) (2.88:3.18:3.65))
     (PORT B (5.98:6.59:7.53) (5.81:6.42:7.36))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\spi_mosi_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.56:0.62:0.70) (0.68:0.75:0.86))
     (IOPATH A Y (0.94:1.04:1.18) (1.14:1.26:1.45))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_15\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT B (5.95:6.56:7.49) (5.74:6.34:7.27))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_45)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.52:3.88:4.43) (3.43:3.78:4.34))
     (PORT CLK (4.54:5.01:5.72) (4.49:4.95:5.68))
     (PORT EN (8.63:9.51:10.86) (8.59:9.48:10.88))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.74:5.22:5.97) (4.55:5.02:5.76))
     (PORT CLK (4.61:5.09:5.81) (4.53:5.00:5.74))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_3)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_s_17\\)
 (DELAY
  (ABSOLUTE
     (PORT B (4.11:4.53:5.18) (3.98:4.39:5.04))
     (PORT C (0.56:0.61:0.70) (0.54:0.60:0.69))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C S (4.39:5.26:6.01) (4.79:5.71:6.55))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.80:5.29:6.04) (4.61:5.09:5.83))
     (PORT CLK (4.70:5.18:5.91) (4.59:5.07:5.82))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_98)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.74:4.13:4.71) (3.91:4.31:4.95))
     (PORT CLK (4.39:4.84:5.52) (4.32:4.77:5.47))
     (PORT EN (7.10:7.83:8.94) (7.05:7.79:8.93))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.74:0.81:0.93) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.06:5.77) (4.49:4.96:5.69))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.81:5.30:6.05) (4.61:5.09:5.84))
     (PORT CLK (4.72:5.20:5.94) (4.62:5.10:5.85))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_7)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_64)
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\spi_miso_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\spi_miso_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (0.59:0.65:0.75) (0.45:0.50:0.57))
     (PORT EIN_P (0.58:0.64:0.73) (0.45:0.49:0.56))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\spi_mosi_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\dac_out_left_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.81:5.31:6.06) (4.61:5.09:5.84))
     (PORT CLK (4.55:5.01:5.73) (4.47:4.94:5.67))
     (PORT ALn (5.17:5.71:6.56) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_101)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.35:7.00:8.00) (6.13:6.77:7.77))
     (PORT CLK (4.62:5.09:5.81) (4.53:5.00:5.74))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.47:7.13:8.14) (6.23:6.87:7.89))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.62))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\AND2_0_RNIKOS1\/U0_RGB1_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.65:2.92:3.33) (2.61:2.88:3.30))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.59:5.05:5.77) (4.48:4.95:5.68))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "GB_NG")
 (INSTANCE AND2_0_RNIKOS1)
 (DELAY
  (ABSOLUTE
     (PORT An (13.67:15.09:17.31) (12.77:14.07:16.07))
     (IOPATH An YSn (2.09:2.30:2.63) (2.05:2.26:2.59))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (3.98:3.98:3.98))
     (WIDTH (negedge An) (3.12:3.12:3.12))
     (SETUP (posedge ENn) (negedge An) (1.19:1.31:1.50))
     (SETUP (negedge ENn) (negedge An) (0:0:0))
     (HOLD (posedge ENn) (negedge An) (0.57:0.63:0.73))
     (HOLD (negedge ENn) (negedge An) (0.98:1.08:1.24))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_23)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.86:5.36:6.12) (4.65:5.13:5.89))
     (PORT CLK (4.49:4.95:5.66) (4.43:4.89:5.61))
     (PORT EN (8.70:9.59:10.95) (8.65:9.55:10.96))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_19)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_13\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.38:3.86) (3.05:3.36:3.86))
     (PORT B (2.97:3.28:3.74) (2.92:3.22:3.70))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_9\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\data_receiver_0\/dac_reset_RNILDSA\/U0_RGB1_RGB0\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.64:2.91:3.32) (2.80:3.09:3.55))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_4)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_16\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.72:0.80:0.91) (0.70:0.77:0.88))
     (PORT CLK (4.59:5.05:5.77) (4.48:4.95:5.68))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_68)
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\spi_mosi_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.55:8.26:9.75) (8.05:8.78:10.22))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\spi_mosi_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\spi_mosi_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.79:5.28:6.03) (4.58:5.05:5.80))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\spi_slave_0\/SPI_DONE_inferred_clock_RNIDF25\/U0_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.53:2.79:3.19) (2.60:2.87:3.30))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.71:4.09:4.67) (3.59:3.97:4.55))
     (PORT CLK (4.50:4.96:5.66) (4.43:4.89:5.61))
     (PORT EN (7.10:7.83:8.94) (7.05:7.79:8.93))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.91:5.41:6.18) (4.69:5.17:5.94))
     (PORT CLK (4.59:5.05:5.77) (4.48:4.95:5.68))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_57)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.25:3.71) (2.93:3.24:3.72))
     (PORT B (5.80:6.39:7.29) (5.61:6.19:7.11))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/SPI_DONE\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.69:0.76:0.87) (0.70:0.77:0.89))
     (PORT CLK (4.50:4.96:5.66) (4.43:4.89:5.61))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.72))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\dac_out_right_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\dac_out_right_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (5.68:6.25:7.14) (5.51:6.08:6.98))
     (PORT EIN_P (5.63:6.20:7.08) (5.45:6.02:6.91))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.74:0.81:0.93) (0.71:0.78:0.90))
     (PORT CLK (4.59:5.05:5.77) (4.48:4.95:5.68))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[28\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.78:4.17:4.76) (3.68:4.07:4.67))
     (PORT CLK (4.33:4.78:5.45) (4.26:4.71:5.40))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_34)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[20\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.84:7.53:8.60) (6.85:7.56:8.68))
     (PORT CLK (4.61:5.08:5.81) (4.50:4.97:5.71))
     (PORT ALn (5.23:5.78:6.63) (4.59:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_25)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[19\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.79:4.18:4.77) (3.69:4.08:4.68))
     (PORT CLK (4.45:4.90:5.60) (4.37:4.82:5.54))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_74)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_17\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.86:5.36:6.12) (4.65:5.13:5.89))
     (PORT CLK (4.38:4.83:5.52) (4.31:4.75:5.45))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.69:4.07:4.65) (3.60:3.97:4.56))
     (PORT CLK (4.73:5.21:5.95) (4.62:5.10:5.85))
     (PORT ALn (5.23:5.78:6.63) (4.59:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\data_receiver_0\/dac_reset_RNILDSA\/U0_RGB1_RGB1\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.66:2.93:3.35) (2.81:3.10:3.56))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.78:5.26:6.01) (4.56:5.04:5.78))
     (PORT CLK (4.30:4.74:5.41) (4.25:4.70:5.39))
     (PORT ALn (4.79:5.29:6.07) (4.09:4.51:5.15))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_13)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_5\\)
 (DELAY
  (ABSOLUTE
     (PORT A (4.02:4.42:5.05) (3.93:4.34:4.98))
     (PORT B (7.68:8.47:9.67) (7.42:8.19:9.39))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.75:0.86))
     (PORT CLK (4.70:5.18:5.92) (4.60:5.08:5.83))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[6\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.60:3.97:4.53) (3.51:3.87:4.44))
     (PORT CLK (4.62:5.09:5.81) (4.52:4.99:5.72))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_16\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT B (4.11:4.53:5.18) (3.98:4.39:5.04))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[10\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.79:5.28:6.03) (4.60:5.08:5.83))
     (PORT CLK (4.73:5.22:5.96) (4.63:5.12:5.87))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/SCLK_latched\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.88:18.60:21.25) (16.28:17.97:20.62))
     (PORT CLK (4.69:5.17:5.90) (4.59:5.07:5.82))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[23\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.78:4.17:4.76) (3.68:4.07:4.67))
     (PORT CLK (4.46:4.91:5.61) (4.40:4.86:5.58))
     (PORT EN (5.52:6.08:6.95) (5.55:6.13:7.03))
     (PORT ALn (5.21:5.75:6.60) (4.57:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/MOSI_latched\\)
 (DELAY
  (ABSOLUTE
     (PORT D (14.79:16.29:18.61) (14.37:15.86:18.20))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.63))
     (PORT ALn (5.15:5.68:6.52) (4.48:4.94:5.64))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\spi_sck_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.57:3.94:4.49) (3.47:3.83:4.40))
     (PORT CLK (4.42:4.87:5.56) (4.36:4.81:5.52))
     (PORT EN (8.84:9.75:11.13) (8.76:9.67:11.10))
     (PORT ALn (5.17:5.71:6.56) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_14\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.07:3.38:3.86) (3.05:3.36:3.86))
     (PORT B (3.04:3.35:3.83) (2.98:3.29:3.77))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_12\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.97:3.27:3.73) (2.94:3.25:3.73))
     (PORT B (4.05:4.46:5.09) (3.88:4.29:4.92))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_38)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\spi_slave_0\/index_n4_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (6.03:6.64:7.59) (5.80:6.40:7.34))
     (PORT B (0.59:0.64:0.74) (0.57:0.63:0.72))
     (PORT C (0.91:1.00:1.14) (0.93:1.02:1.17))
     (PORT D (4.44:4.89:5.59) (4.24:4.69:5.38))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (2.52:3.25:3.71) (2.67:3.34:3.83))
     (IOPATH C Y (0.70:1.02:1.17) (0.81:1.03:1.18))
     (IOPATH D Y (1.38:1.52:1.73) (1.33:1.47:1.68))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_44)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_78)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.52:7.19:8.21) (6.26:6.91:7.93))
     (PORT CLK (4.46:4.92:5.61) (4.39:4.85:5.56))
     (PORT EN (8.63:9.51:10.86) (8.59:9.48:10.88))
     (PORT ALn (5.05:5.58:6.40) (4.38:4.83:5.52))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.44:7.10:8.10) (6.22:6.86:7.87))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.62))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.70:5.18:5.92) (4.53:5.01:5.74))
     (PORT CLK (4.71:5.19:5.92) (4.61:5.09:5.84))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_15)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_2)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[30\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.83:4.22:4.82) (3.73:4.12:4.72))
     (PORT CLK (4.42:4.87:5.56) (4.35:4.81:5.52))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_80)
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\spi_slave_0\/index_n2_i\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.21:2.44:2.79) (2.19:2.42:2.77))
     (PORT B (4.12:4.54:5.19) (3.95:4.36:5.00))
     (PORT C (4.16:4.58:5.23) (4.02:4.43:5.09))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.89:2.28:2.61) (1.94:2.31:2.65))
     (IOPATH C Y (1.38:1.63:1.86) (1.33:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[24\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.79:4.17:4.76) (3.93:4.34:4.98))
     (PORT CLK (4.35:4.79:5.47) (4.27:4.72:5.42))
     (PORT ALn (5.21:5.75:6.60) (4.58:5.04:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG3")
 (INSTANCE \\spi_slave_0\/SS_latched_RNIF5U21_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.17:3.49:3.98) (3.10:3.42:3.93))
     (PORT B (3.15:3.48:3.97) (3.04:3.36:3.86))
     (PORT C (3.50:3.86:4.41) (3.51:3.87:4.44))
     (IOPATH A Y (1.38:1.52:1.73) (1.33:1.47:1.68))
     (IOPATH B Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH C Y (0.93:1.02:1.17) (0.93:1.03:1.18))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[22\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.54:3.90:4.45) (3.44:3.80:4.36))
     (PORT CLK (4.61:5.08:5.81) (4.50:4.97:5.71))
     (PORT ALn (5.23:5.78:6.63) (4.59:5.05:5.77))
     (PORT SLn (10.79:11.89:13.57) (10.62:11.72:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.73:0.81:0.92) (0.71:0.78:0.89))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.70))
     (PORT ALn (4.91:5.41:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_3\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOINFF_BYPASS")
 (INSTANCE \\spi_ss_ibuf\/U0\/U_IOINFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.16:3.48:3.98) (3.52:3.89:4.46))
     (IOPATH A Y (0.81:0.89:1.02) (0.85:0.94:1.08))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_48)
 )
 (CELL
 (CELLTYPE "IOPAD_TRI_VDDI")
 (INSTANCE \\dac_out_left_obuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (IOPATH EIN_VDD PAD_P (15.24:16.95:19.62) (16.48:32.41:37.80))
     (IOPATH OIN_VDD PAD_P (12.17:13.16:15.24) (14.31:15.47:18.05))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\dac_out_left_obuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (PORT OIN_P (5.43:5.99:6.84) (5.27:5.81:6.67))
     (PORT EIN_P (5.40:5.95:6.79) (5.22:5.76:6.61))
     (IOPATH EIN_P EIN_VDD (8.17:9.16:11.10) (9.08:10.16:12.26))
     (IOPATH OIN_P OIN_VDD (6.52:7.31:8.86) (7.58:8.48:10.23))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.76:0.87))
     (PORT CLK (4.69:5.17:5.90) (4.60:5.07:5.82))
     (PORT ALn (4.91:5.42:6.18) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SYSRESET_FF")
 (INSTANCE \\SYSRESET_0\/INST_SYSRESET_FF_IP\\)
 (DELAY
  (ABSOLUTE
     (PORT UTDO (12.28:13.53:15.45) (12.25:13.53:15.52))
     (PORT DEVRST_N (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge TCK) (235.28:235.28:235.28))
     (WIDTH (negedge TCK) (235.28:235.28:235.28))
     (SETUP (posedge UTDO) (negedge TCK) (0:0:0))
     (SETUP (negedge UTDO) (negedge TCK) (0:0:0))
     (HOLD (posedge UTDO) (negedge TCK) (3.05:3.37:3.87))
     (HOLD (negedge UTDO) (negedge TCK) (8.57:9.46:10.86))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_90)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[2\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.38:3.73:4.26) (3.29:3.63:4.17))
     (PORT CLK (4.54:5.01:5.72) (4.48:4.95:5.68))
     (PORT ALn (4.44:4.89:5.59) (4.39:4.84:5.56))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_2\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (7.10:7.83:8.94) (6.81:7.52:8.63))
     (PORT CLK (4.69:5.16:5.90) (4.59:5.07:5.82))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (PORT SLn (15.11:16.65:19.02) (14.79:16.33:18.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_11\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_11\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.87:3.16:3.61) (2.85:3.15:3.61))
     (PORT B (4.20:4.63:5.28) (4.08:4.50:5.16))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[25\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.66:4.04:4.61) (3.57:3.94:4.52))
     (PORT CLK (4.33:4.78:5.45) (4.26:4.71:5.40))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_15\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\spi_miso_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.83) (3.03:3.34:3.83))
     (PORT B (7.47:8.23:9.40) (7.19:7.94:9.11))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_1)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/index\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.71:0.78:0.90))
     (PORT CLK (4.56:5.03:5.74) (4.47:4.93:5.66))
     (PORT EN (5.22:5.75:6.57) (5.25:5.79:6.65))
     (PORT ALn (4.93:5.44:6.24) (4.22:4.66:5.32))
     (IOPATH ALn Q (4.22:4.65:5.31) ())
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_14\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_52)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_24)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.41:7.06:8.07) (6.14:6.78:7.78))
     (PORT CLK (4.60:5.07:5.79) (4.50:4.97:5.71))
     (PORT ALn (4.91:5.42:6.18) (4.80:5.30:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "CFG2")
 (INSTANCE AND2_0)
 (DELAY
  (ABSOLUTE
     (PORT A (11.10:12.23:13.97) (10.92:12.05:13.83))
     (PORT B (12.91:14.22:16.24) (12.46:13.76:15.79))
     (IOPATH A Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH B Y (1.48:1.63:1.86) (1.52:1.68:1.93))
  )
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_0_CC_1\\)
 (DELAY
  (ABSOLUTE
     (PORT CI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[0] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[1] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[0] (0.99:1.09:1.25) (1.07:1.19:1.36))
     (IOPATH CI CC[1] (1.64:1.81:2.07) (1.80:1.99:2.28))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH P[0] CC[1] (2.21:2.67:3.05) (2.27:2.65:3.04))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[5\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.62:3.99:4.56) (3.53:3.90:4.47))
     (PORT CLK (4.62:5.09:5.81) (4.52:4.99:5.72))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[8\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.91:5.41:6.18) (4.71:5.20:5.96))
     (PORT CLK (4.49:4.95:5.65) (4.42:4.88:5.60))
     (PORT EN (8.70:9.59:10.95) (8.65:9.55:10.96))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.72))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_s_17\\)
 (DELAY
  (ABSOLUTE
     (PORT B (3.10:3.42:3.90) (3.03:3.35:3.84))
     (PORT C (0.52:0.58:0.66) (0.52:0.58:0.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
     (IOPATH C P (3.33:4.10:4.68) (3.55:4.26:4.89))
     (IOPATH C S (4.39:5.26:6.01) (4.79:5.71:6.55))
  )
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_8\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.88:3.17:3.62) (2.86:3.15:3.62))
     (PORT B (6.22:6.85:7.82) (5.96:6.58:7.55))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_60)
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\spi_slave_0\/SPI_DONE_inferred_clock_RNIDF25\/U0_RGB1_RGB0\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.55:2.81:3.21) (2.61:2.88:3.31))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[15\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.49:7.15:8.17) (6.52:7.20:8.26))
     (PORT CLK (4.61:5.09:5.81) (4.53:5.00:5.74))
     (PORT ALn (4.81:5.30:6.05) (4.72:5.21:5.98))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[7\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.79:4.18:4.77) (3.69:4.08:4.68))
     (PORT CLK (4.41:4.86:5.55) (4.33:4.79:5.49))
     (PORT EN (8.70:9.59:10.95) (8.65:9.55:10.96))
     (PORT ALn (5.24:5.78:6.64) (4.55:5.01:5.73))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[13\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.75:5.23:5.97) (4.54:5.01:5.75))
     (PORT CLK (4.55:5.01:5.72) (4.47:4.94:5.66))
     (PORT ALn (5.17:5.71:6.55) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "GB_NG")
 (INSTANCE \\spi_slave_0\/SPI_DONE_inferred_clock_RNIDF25\\)
 (DELAY
  (ABSOLUTE
     (PORT An (11.99:13.24:15.19) (11.37:12.53:14.31))
     (IOPATH An YSn (2.09:2.30:2.63) (2.05:2.26:2.59))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (3.98:3.98:3.98))
     (WIDTH (negedge An) (3.12:3.12:3.12))
     (SETUP (posedge ENn) (negedge An) (1.19:1.31:1.50))
     (SETUP (negedge ENn) (negedge An) (0:0:0))
     (HOLD (posedge ENn) (negedge An) (0.57:0.63:0.73))
     (HOLD (negedge ENn) (negedge An) (0.98:1.08:1.24))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[3\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.93:5.44:6.21) (4.74:5.24:6.01))
     (PORT CLK (4.69:5.17:5.90) (4.59:5.07:5.82))
     (PORT ALn (4.91:5.42:6.19) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_28)
 )
 (CELL
 (CELLTYPE "IOPAD_IN_VDDI")
 (INSTANCE \\spi_sck_ibuf\/U0\/U_IOPAD\\/U_VCCI)
 (DELAY
  (ABSOLUTE
     (PORT PAD_P (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH PAD_P IOUT_VDD (7.55:8.26:9.75) (8.05:8.78:10.22))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge PAD_P) (8.20:8.20:8.20))
     (WIDTH (negedge PAD_P) (8.20:8.20:8.20))
 )
 )
 (CELL
 (CELLTYPE "IOPAD_DELAY")
 (INSTANCE \\spi_sck_ibuf\/U0\/U_IOPAD\\/U_DELAY)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_IN IOUT_P (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "IOPAD_VDD")
 (INSTANCE \\spi_sck_ibuf\/U0\/U_IOPAD\\/U_VCCA)
 (DELAY
  (ABSOLUTE
     (IOPATH IOUT_VDD IOUT_IN (2.44:2.77:3.33) (2.47:2.79:3.34))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge EIN_P) (0.00:0.00:0.00))
     (WIDTH (negedge OIN_P) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_14)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_56)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.81:5.31:6.06) (4.61:5.09:5.84))
     (PORT CLK (4.42:4.87:5.56) (4.36:4.81:5.52))
     (PORT EN (8.84:9.75:11.13) (8.76:9.67:11.10))
     (PORT ALn (5.17:5.71:6.55) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\data_receiver_0\/data\[27\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.74:4.13:4.71) (3.91:4.32:4.95))
     (PORT CLK (4.42:4.87:5.56) (4.35:4.80:5.51))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.76))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/sigma_register\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.78:0.89) (0.69:0.76:0.87))
     (PORT CLK (4.70:5.18:5.92) (4.60:5.08:5.83))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOTRI_OB_EB")
 (INSTANCE \\dac_out_left_obuf\/U0\/U_IOTRI\\)
 (DELAY
  (ABSOLUTE
     (PORT D (17.75:19.57:22.34) (17.12:18.91:21.69))
     (IOPATH D DOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH E EOUT (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_30)
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_6\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_87)
 )
 (CELL
 (CELLTYPE "CFG4")
 (INSTANCE \\spi_slave_0\/index_n3_i_o2_0\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.99:3.30:3.77) (2.94:3.24:3.72))
     (PORT B (3.43:3.78:4.32) (3.33:3.68:4.22))
     (PORT C (3.17:3.49:3.99) (3.11:3.43:3.94))
     (PORT D (3.85:4.24:4.84) (3.76:4.16:4.77))
     (IOPATH A Y (1.89:2.08:2.37) (1.94:2.14:2.46))
     (IOPATH B Y (0.70:0.77:0.88) (0.81:0.89:1.02))
     (IOPATH C Y (1.48:1.63:1.86) (1.52:1.68:1.93))
     (IOPATH D Y (2.52:2.78:3.17) (2.67:2.94:3.38))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_70)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[29\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.78:4.17:4.76) (3.68:4.07:4.67))
     (PORT CLK (4.39:4.84:5.52) (4.32:4.77:5.47))
     (PORT EN (7.10:7.83:8.94) (7.05:7.79:8.93))
     (PORT ALn (5.22:5.76:6.61) (4.58:5.05:5.77))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[4\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (6.54:7.21:8.24) (6.31:6.97:8.00))
     (PORT CLK (4.57:5.04:5.75) (4.48:4.94:5.67))
     (PORT ALn (4.91:5.42:6.19) (4.80:5.30:6.08))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[21\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.60:3.97:4.53) (3.51:3.87:4.44))
     (PORT CLK (4.73:5.21:5.95) (4.62:5.10:5.85))
     (PORT ALn (5.23:5.78:6.63) (4.59:5.05:5.77))
     (PORT SLn (10.79:11.89:13.58) (10.62:11.73:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[16\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.84:4.23:4.84) (3.73:4.12:4.73))
     (PORT CLK (4.70:5.18:5.91) (4.60:5.08:5.83))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_18)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/sigma_register\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (0.70:0.77:0.88) (0.68:0.75:0.86))
     (PORT CLK (4.70:5.18:5.92) (4.61:5.09:5.84))
     (PORT ALn (4.93:5.43:6.21) (4.82:5.32:6.10))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IOENFF_BYPASS")
 (INSTANCE \\dac_out_right_obuf\/U0\/U_IOENFF\\)
 (DELAY
  (ABSOLUTE
     (PORT A (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A Y (1.73:1.91:2.18) (3.06:3.38:3.88))
  )
 )
 )
 (CELL
 (CELLTYPE "IOIN_IB")
 (INSTANCE \\spi_ss_ibuf\/U0\/U_IOIN\\)
 (DELAY
  (ABSOLUTE
     (PORT YIN (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH YIN Y (0.00:0.00:0.00) (0.00:0.00:0.00))
  )
 )
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/GL0_INST\/U0_RGB1_RGB0\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.57:2.83:3.23) (2.63:2.91:3.34))
     (IOPATH An YL (2.34:2.58:2.95) (1.69:1.87:2.15))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "CC_CONFIG")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_0_CC_0\\)
 (DELAY
  (ABSOLUTE
     (PORT P[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT P[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[2] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[3] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[4] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[5] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[6] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[7] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[8] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[9] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[10] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT UB[11] (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH CI CC[10] (3.18:3.50:4.00) (3.03:3.34:3.83))
     (IOPATH CI CC[11] (3.74:4.13:4.71) (3.47:3.84:4.40))
     (IOPATH CI CC[2] (2.05:2.26:2.59) (2.34:2.59:2.97))
     (IOPATH CI CC[3] (1.48:1.63:1.86) (1.50:1.66:1.90))
     (IOPATH CI CC[4] (2.07:2.28:2.61) (2.16:2.38:2.74))
     (IOPATH CI CC[5] (2.53:2.79:3.19) (2.73:3.02:3.46))
     (IOPATH CI CC[6] (1.59:1.75:2.00) (1.53:1.69:1.94))
     (IOPATH CI CC[7] (2.73:3.01:3.44) (2.51:2.77:3.18))
     (IOPATH CI CC[8] (3.30:3.63:4.15) (2.94:3.25:3.73))
     (IOPATH CI CC[9] (2.39:2.63:3.01) (2.30:2.54:2.91))
     (IOPATH CI CO (1.74:1.92:2.19) (1.72:1.90:2.18))
     (IOPATH P[0] CC[10] (4.93:7.48:8.55) (4.84:7.39:8.48))
     (IOPATH P[0] CC[11] (5.50:8.11:9.26) (5.28:7.88:9.05))
     (IOPATH P[0] CC[2] (2.63:3.26:3.73) (2.82:3.42:3.92))
     (IOPATH P[0] CC[3] (3.22:6.14:7.01) (3.34:5.90:6.77))
     (IOPATH P[0] CC[4] (3.82:6.84:7.81) (3.99:6.62:7.59))
     (IOPATH P[0] CC[5] (4.28:7.36:8.40) (4.57:7.25:8.32))
     (IOPATH P[0] CC[6] (3.33:6.06:6.92) (3.36:5.67:6.50))
     (IOPATH P[0] CC[7] (4.48:6.99:7.98) (4.32:6.82:7.83))
     (IOPATH P[0] CC[8] (5.05:7.62:8.70) (4.75:7.30:8.38))
     (IOPATH P[0] CC[9] (4.14:6.61:7.55) (4.11:6.58:7.56))
     (IOPATH P[0] CO (3.49:5.90:6.74) (3.53:5.95:6.82))
     (IOPATH P[1] CC[10] (6.79:8.00:9.13) (6.69:7.90:9.07))
     (IOPATH P[1] CC[11] (7.35:8.62:9.85) (7.14:8.40:9.64))
     (IOPATH P[1] CC[6] (5.57:6.55:7.49) (5.58:6.50:7.45))
     (IOPATH P[1] CC[7] (6.34:7.50:8.57) (6.18:7.34:8.42))
     (IOPATH P[1] CC[8] (6.91:8.13:9.28) (6.61:7.81:8.96))
     (IOPATH P[1] CC[9] (6.00:7.13:8.14) (5.96:7.10:8.14))
     (IOPATH P[1] CO (5.35:6.41:7.33) (5.38:6.46:7.41))
     (IOPATH P[2] CC[10] (5.79:6.38:7.29) (5.70:6.29:7.22))
     (IOPATH P[2] CC[11] (6.36:7.01:8.01) (6.15:6.79:7.79))
     (IOPATH P[2] CC[7] (5.35:5.89:6.73) (5.19:5.73:6.57))
     (IOPATH P[2] CC[8] (5.92:6.52:7.44) (5.62:6.20:7.12))
     (IOPATH P[2] CC[9] (5.01:5.52:6.30) (4.97:5.49:6.30))
     (IOPATH P[2] CO (4.36:4.80:5.49) (4.39:4.85:5.56))
     (IOPATH P[3] CC[10] (4.87:6.37:7.27) (4.77:6.28:7.20))
     (IOPATH P[3] CC[11] (5.44:6.99:7.99) (5.22:6.77:7.77))
     (IOPATH P[3] CC[6] (3.52:4.79:5.47) (3.51:4.60:5.27))
     (IOPATH P[3] CC[7] (4.42:5.88:6.71) (4.26:5.71:6.55))
     (IOPATH P[3] CC[8] (4.99:6.50:7.43) (4.69:6.18:7.10))
     (IOPATH P[3] CC[9] (4.08:5.50:6.28) (4.05:5.47:6.28))
     (IOPATH P[3] CO (3.43:4.79:5.47) (3.47:4.83:5.55))
     (IOPATH P[6] CC[10] (3.75:6.69:7.64) (4.01:6.58:7.55))
     (IOPATH P[6] CC[11] (4.20:7.19:8.21) (4.58:7.20:8.26))
     (IOPATH P[6] CC[7] (2.18:2.46:2.81) (2.21:2.52:2.89))
     (IOPATH P[6] CC[8] (2.59:2.94:3.36) (2.77:3.16:3.62))
     (IOPATH P[6] CC[9] (3.02:5.84:6.67) (3.22:5.72:6.57))
     (IOPATH P[6] CO (2.59:4.56:5.21) (2.44:4.71:5.41))
     (IOPATH P[7] CC[8] (1.89:2.10:2.40) (2.11:2.33:2.67))
     (IOPATH P[7] CO (4.17:4.60:5.25) (4.05:4.47:5.13))
     (IOPATH P[8] CO (3.41:3.76:4.29) (3.40:3.75:4.30))
     (IOPATH P[9] CC[11] (2.37:2.61:2.98) (2.49:2.75:3.15))
     (IOPATH P[9] CO (2.63:3.56:4.06) (2.58:3.62:4.16))
     (IOPATH UB[0] CC[10] (7.95:8.76:10.00) (7.82:8.63:9.90))
     (IOPATH UB[0] CC[11] (8.52:9.39:10.72) (8.26:9.13:10.47))
     (IOPATH UB[0] CC[6] (6.66:7.34:8.38) (6.74:7.44:8.54))
     (IOPATH UB[0] CC[7] (7.50:8.27:9.44) (7.30:8.06:9.25))
     (IOPATH UB[0] CC[8] (8.07:8.89:10.16) (7.73:8.54:9.80))
     (IOPATH UB[0] CC[9] (7.16:7.89:9.01) (7.09:7.83:8.98))
     (IOPATH UB[0] CO (6.51:7.18:8.20) (6.51:7.19:8.25))
     (IOPATH UB[10] CC[11] (2.27:2.50:2.85) (2.28:2.52:2.89))
     (IOPATH UB[10] CO (3.86:4.26:4.86) (3.72:4.11:4.72))
     (IOPATH UB[11] CO (2.73:3.00:3.43) (2.74:3.02:3.47))
     (IOPATH UB[1] CC[10] (7.07:7.79:8.89) (6.94:7.66:8.79))
     (IOPATH UB[1] CC[11] (7.63:8.41:9.61) (7.39:8.16:9.36))
     (IOPATH UB[1] CC[2] (2.08:2.29:2.62) (2.09:2.31:2.65))
     (IOPATH UB[1] CC[3] (5.82:6.42:7.33) (6.01:6.63:7.61))
     (IOPATH UB[1] CC[4] (6.45:7.11:8.12) (6.66:7.35:8.43))
     (IOPATH UB[1] CC[5] (6.92:7.63:8.71) (7.23:7.98:9.16))
     (IOPATH UB[1] CC[6] (5.76:6.35:7.25) (5.81:6.42:7.37))
     (IOPATH UB[1] CC[7] (6.62:7.30:8.33) (6.43:7.10:8.14))
     (IOPATH UB[1] CC[8] (7.19:7.92:9.05) (6.86:7.57:8.69))
     (IOPATH UB[1] CC[9] (6.28:6.92:7.90) (6.21:6.86:7.87))
     (IOPATH UB[1] CO (5.63:6.21:7.09) (5.63:6.22:7.14))
     (IOPATH UB[2] CC[10] (5.90:6.50:7.42) (5.59:6.17:7.08))
     (IOPATH UB[2] CC[11] (6.47:7.13:8.14) (6.03:6.66:7.64))
     (IOPATH UB[2] CC[3] (4.64:5.11:5.84) (4.60:5.08:5.83))
     (IOPATH UB[2] CC[4] (5.27:5.80:6.63) (5.26:5.80:6.66))
     (IOPATH UB[2] CC[5] (5.74:6.33:7.22) (5.83:6.43:7.38))
     (IOPATH UB[2] CC[6] (4.58:5.05:5.77) (4.43:4.89:5.61))
     (IOPATH UB[2] CC[7] (5.45:6.01:6.86) (5.07:5.60:6.43))
     (IOPATH UB[2] CC[8] (6.02:6.63:7.58) (5.50:6.08:6.97))
     (IOPATH UB[2] CC[9] (5.11:5.63:6.43) (4.86:5.36:6.15))
     (IOPATH UB[2] CO (4.46:4.92:5.62) (4.28:4.72:5.42))
     (IOPATH UB[3] CC[10] (6.66:7.34:8.39) (6.59:7.28:8.35))
     (IOPATH UB[3] CC[11] (7.23:7.97:9.10) (7.04:7.77:8.92))
     (IOPATH UB[3] CC[4] (2.70:2.98:3.40) (2.72:3.00:3.44))
     (IOPATH UB[3] CC[5] (3.35:3.69:4.22) (3.48:3.85:4.41))
     (IOPATH UB[3] CC[6] (5.24:5.77:6.59) (5.39:5.95:6.83))
     (IOPATH UB[3] CC[7] (6.22:6.85:7.83) (6.08:6.71:7.70))
     (IOPATH UB[3] CC[8] (6.79:7.48:8.54) (6.51:7.19:8.24))
     (IOPATH UB[3] CC[9] (5.88:6.47:7.39) (5.86:6.47:7.43))
     (IOPATH UB[3] CO (5.23:5.76:6.58) (5.28:5.83:6.69))
     (IOPATH UB[4] CC[10] (6.31:6.95:7.94) (6.29:6.94:7.96))
     (IOPATH UB[4] CC[11] (6.88:7.58:8.65) (6.73:7.44:8.53))
     (IOPATH UB[4] CC[5] (2.16:2.38:2.72) (2.14:2.36:2.71))
     (IOPATH UB[4] CC[6] (4.86:5.36:6.12) (5.04:5.57:6.39))
     (IOPATH UB[4] CC[7] (5.86:6.46:7.38) (5.77:6.37:7.31))
     (IOPATH UB[4] CC[8] (6.43:7.09:8.09) (6.20:6.85:7.86))
     (IOPATH UB[4] CC[9] (5.52:6.08:6.95) (5.56:6.14:7.04))
     (IOPATH UB[4] CO (4.87:5.37:6.13) (4.98:5.50:6.31))
     (IOPATH UB[5] CC[10] (5.45:6.01:6.86) (5.29:5.84:6.70))
     (IOPATH UB[5] CC[11] (6.02:6.63:7.57) (5.74:6.33:7.27))
     (IOPATH UB[5] CC[6] (4.00:4.40:5.03) (4.00:4.42:5.07))
     (IOPATH UB[5] CC[7] (5.00:5.51:6.30) (4.77:5.27:6.05))
     (IOPATH UB[5] CC[8] (5.57:6.14:7.01) (5.21:5.75:6.59))
     (IOPATH UB[5] CC[9] (4.66:5.14:5.87) (4.56:5.03:5.77))
     (IOPATH UB[5] CO (4.01:4.42:5.05) (3.98:4.40:5.04))
     (IOPATH UB[6] CC[10] (6.73:7.41:8.46) (6.84:7.56:8.67))
     (IOPATH UB[6] CC[11] (7.18:7.91:9.03) (7.41:8.18:9.38))
     (IOPATH UB[6] CC[7] (2.84:3.13:3.58) (2.91:3.22:3.69))
     (IOPATH UB[6] CC[8] (3.29:3.62:4.14) (3.50:3.86:4.43))
     (IOPATH UB[6] CC[9] (5.96:6.56:7.50) (6.07:6.70:7.69))
     (IOPATH UB[6] CO (5.03:5.54:6.33) (4.92:5.43:6.23))
     (IOPATH UB[7] CC[10] (6.23:6.86:7.84) (6.29:6.95:7.97))
     (IOPATH UB[7] CC[11] (6.68:7.36:8.40) (6.86:7.57:8.69))
     (IOPATH UB[7] CC[8] (2.13:2.34:2.67) (2.18:2.41:2.76))
     (IOPATH UB[7] CC[9] (5.46:6.01:6.87) ())
     (IOPATH UB[7] CO (4.49:4.95:5.65) (4.42:4.88:5.60))
     (IOPATH UB[8] CC[10] (5.38:5.93:6.77) (5.27:5.82:6.68))
     (IOPATH UB[8] CC[11] (5.83:6.43:7.34) (5.84:6.44:7.39))
     (IOPATH UB[8] CC[9] (4.61:5.08:5.81) (4.50:4.97:5.70))
     (IOPATH UB[8] CO (3.47:3.83:4.37) (3.58:3.96:4.54))
     (IOPATH UB[9] CC[10] (2.63:2.89:3.31) (2.67:2.95:3.38))
     (IOPATH UB[9] CC[11] (3.10:3.41:3.90) (3.26:3.60:4.13))
     (IOPATH UB[9] CO (4.03:4.44:5.07) (3.86:4.26:4.88))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[0\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.51:3.87:4.42) (3.42:3.77:4.33))
     (PORT CLK (4.55:5.01:5.72) (4.50:4.97:5.70))
     (PORT ALn (4.44:4.89:5.59) (4.39:4.84:5.56))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[31\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.68:4.06:4.63) (3.59:3.96:4.54))
     (PORT CLK (4.61:5.08:5.81) (4.50:4.97:5.71))
     (PORT ALn (5.23:5.78:6.63) (4.59:5.05:5.77))
     (PORT SLn (10.79:11.89:13.58) (10.62:11.73:13.45))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_13\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_0\/DELTA_ADDER_0\/data_out_1\[9\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.88:5.38:6.14) (4.68:5.17:5.93))
     (PORT CLK (4.71:5.19:5.92) (4.60:5.08:5.83))
     (PORT ALn (4.92:5.42:6.19) (4.81:5.31:6.09))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[12\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.52:3.88:4.43) (3.42:3.78:4.34))
     (PORT CLK (4.51:4.97:5.67) (4.45:4.91:5.63))
     (PORT EN (8.84:9.75:11.13) (8.76:9.67:11.10))
     (PORT ALn (5.17:5.71:6.55) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_97)
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[11\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.68:4.06:4.63) (3.59:3.96:4.54))
     (PORT CLK (4.73:5.22:5.96) (4.63:5.11:5.87))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/SS_latched\\)
 (DELAY
  (ABSOLUTE
     (PORT D (16.22:17.87:20.41) (15.93:17.59:20.18))
     (PORT CLK (4.58:5.04:5.76) (4.48:4.95:5.67))
     (PORT ALn (5.19:5.73:6.58) (4.56:5.03:5.74))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "GB_NG")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/GL0_INST\\)
 (DELAY
  (ABSOLUTE
     (PORT An (1.88:2.07:2.36) (2.05:2.27:2.60))
     (IOPATH An YNn (1.62:1.78:2.04) (1.53:1.69:1.94))
     (IOPATH An YSn (1.62:1.79:2.04) (1.54:1.70:1.95))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (2.13:2.13:2.13))
     (WIDTH (negedge An) (1.71:1.71:1.71))
     (SETUP (posedge ENn) (posedge An) (1.70:1.87:2.14))
     (SETUP (negedge ENn) (posedge An) (0:0:0))
     (HOLD (posedge ENn) (posedge An) (0.05:0.05:0.06))
     (HOLD (negedge ENn) (posedge An) (0.48:0.52:0.60))
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_105)
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_40)
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_1\/SIGMA_ADDER_0\/temp_reg_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (3.04:3.35:3.82) (3.01:3.32:3.81))
     (PORT B (4.14:4.57:5.22) (3.99:4.41:5.06))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
 (CELL
 (CELLTYPE "INV_BA")
 (INSTANCE AFLSDF_INV_51)
 )
 (CELL
 (CELLTYPE "RGB_NG")
 (INSTANCE \\data_receiver_0\/dac_reset_RNILDSA\/U0_RGB1_RGB2\\)
 (DELAY
  (ABSOLUTE
     (PORT An (2.70:2.98:3.40) (2.86:3.16:3.62))
     (IOPATH An YR (2.34:2.58:2.95) (1.69:1.87:2.14))
  )
 )
 (TIMINGCHECK
     (WIDTH (posedge An) (6.30:6.30:6.30))
     (WIDTH (negedge An) (5.80:5.80:5.80))
     (SETUP (posedge ENn) (negedge An) (2.05:2.27:2.60))
     (SETUP (negedge ENn) (negedge An) (1.63:1.79:2.06))
     (HOLD (posedge ENn) (negedge An) (0.21:0.23:0.27))
     (HOLD (negedge ENn) (negedge An) (0:0:0))
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/TxData\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.65:4.02:4.59) (3.57:3.95:4.53))
     (PORT CLK (4.62:5.09:5.81) (4.52:4.99:5.72))
     (PORT ALn (5.24:5.78:6.64) (4.60:5.07:5.79))
     (PORT SLn (9.22:10.16:11.60) (9.10:10.05:11.53))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_0\\)
 (DELAY
  (ABSOLUTE
     (IOPATH A IPA (1.81:2.00:2.28) (1.84:2.04:2.34))
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\spi_slave_0\/RxdData\[14\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (4.75:5.23:5.97) (4.54:5.01:5.75))
     (PORT CLK (4.42:4.87:5.56) (4.36:4.81:5.52))
     (PORT EN (8.84:9.75:11.13) (8.76:9.67:11.10))
     (PORT ALn (5.17:5.71:6.55) (4.53:4.99:5.70))
     (IOPATH ALn Q () (4.43:4.89:5.62))
     (IOPATH CLK Q (0.86:0.94:1.08) (1.02:1.12:1.29))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.31:3.65:4.17))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge D) (posedge CLK) (1.54:1.70:1.94))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "IP_INTERFACE")
 (INSTANCE \\FCCC_C0_0\/FCCC_C0_0\/CCC_INST\/IP_INTERFACE_5\\)
 (DELAY
  (ABSOLUTE
     (IOPATH B IPB (1.96:2.15:2.46) (2.08:2.30:2.64))
     (IOPATH C IPC (1.89:2.08:2.37) (1.96:2.16:2.48))
  )
 )
 )
 (CELL
 (CELLTYPE "SLE")
 (INSTANCE \\dac_1\/DELTA_ADDER_0\/data_out_1\[1\]\\)
 (DELAY
  (ABSOLUTE
     (PORT D (3.69:4.07:4.65) (3.60:3.97:4.56))
     (PORT CLK (4.53:4.99:5.70) (4.44:4.90:5.63))
     (PORT ALn (4.53:4.99:5.70) (4.48:4.95:5.67))
     (IOPATH ALn Q () (4.39:4.85:5.56))
     (IOPATH CLK Q (0.81:0.89:1.02) (1.00:1.11:1.27))
  )
 )
 (TIMINGCHECK
     (WIDTH (negedge ALn) (3.13:3.13:3.13))
     (RECOVERY (posedge ALn) (posedge CLK) (3.30:3.64:4.15))
     (HOLD (posedge ALn) (posedge CLK) (0.00:0.00:0.00))
     (WIDTH (posedge CLK) (0.77:0.77:0.77))
     (WIDTH (negedge CLK) (1.64:1.64:1.64))
     (SETUP (posedge D) (posedge CLK) (2.37:2.61:2.98))
     (SETUP (negedge D) (posedge CLK) (1.62:1.79:2.04))
     (HOLD (posedge D) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge D) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge EN) (posedge CLK) (2.38:2.62:2.99))
     (SETUP (negedge EN) (posedge CLK) (2.88:3.17:3.63))
     (HOLD (posedge EN) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge EN) (posedge CLK) (0.00:0.00:0.00))
     (SETUP (posedge SLn) (posedge CLK) (1.19:1.31:1.49))
     (SETUP (negedge SLn) (posedge CLK) (5.12:5.64:6.44))
     (HOLD (posedge SLn) (posedge CLK) (0.00:0.00:0.00))
     (HOLD (negedge SLn) (posedge CLK) (0.00:0.00:0.00))
 )
 )
 (CELL
 (CELLTYPE "ARI1_CC")
 (INSTANCE \\dac_0\/SIGMA_ADDER_0\/temp_reg_cry_4\\)
 (DELAY
  (ABSOLUTE
     (PORT A (2.95:3.25:3.71) (2.93:3.24:3.72))
     (PORT B (2.95:3.26:3.72) (2.89:3.19:3.66))
     (PORT FCI (0.00:0.00:0.00) (0.00:0.00:0.00))
     (PORT CC (0.00:0.00:0.00) (0.00:0.00:0.00))
     (IOPATH A P (1.02:1.38:1.57) (1.12:1.38:1.58))
     (IOPATH A S (1.83:2.28:2.61) (2.14:2.50:2.87))
     (IOPATH B P (1.71:2.01:2.30) (1.65:2.05:2.36))
     (IOPATH B S (2.53:2.91:3.32) (2.66:3.15:3.62))
     (IOPATH B UB (2.16:2.38:2.72) (2.18:2.41:2.76))
     (IOPATH CC S (0.52:0.68:0.78) (0.50:0.75:0.86))
  )
 )
 )
)
