[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Data_Path_should_load_IR_correctly/DataPath.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DataPath|DataPath>io_irq",
    "sources":[
      "~DataPath|DataPath>io_devIntEnable"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DataPath|DataPath>io_bus",
    "sources":[
      "~DataPath|DataPath>io_mdrVal",
      "~DataPath|DataPath>io_intHandlerAddr",
      "~DataPath|DataPath>io_ctrlSigs_ALUK",
      "~DataPath|DataPath>io_ctrlSigs_MARMUX",
      "~DataPath|DataPath>io_ctrlSigs_GatePC",
      "~DataPath|DataPath>io_ctrlSigs_GateMDR",
      "~DataPath|DataPath>io_ctrlSigs_GateALU",
      "~DataPath|DataPath>io_ctrlSigs_GateMARMUX",
      "~DataPath|DataPath>io_ctrlSigs_GateVector",
      "~DataPath|DataPath>io_ctrlSigs_GatePCm1",
      "~DataPath|DataPath>io_ctrlSigs_GatePSR",
      "~DataPath|DataPath>io_ctrlSigs_GateSP",
      "~DataPath|DataPath>io_ctrlSigs_SPMUX",
      "~DataPath|DataPath>io_ctrlSigs_LDREG",
      "~DataPath|DataPath>io_ctrlSigs_ADDR1MUX",
      "~DataPath|DataPath>io_ctrlSigs_SR1MUX",
      "~DataPath|DataPath>io_ctrlSigs_ADDR2MUX"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Data_Path_should_load_IR_correctly"
  }
]