Power reduction and power-delay trade-offs using logic transformations