module up_down_counter (
    input wire clk,       
    input wire reset,     
    input wire up_down,   
    output reg [3:0] count 
);

    always @(posedge clk) begin
        if (reset)
            count <= 4'b0000; // Reset counter to 0
        else if (up_down)
            count <= count + 1; // Up counter
        else
            count <= count - 1; // Down counter
    end

endmodule
