

    ORG 00000H

   ; Z8S180 / Z8L180 CLASS

   defc CNTLA0 = 0x0
       ^ ***ERROR*** unknown instruction
   defc CNTLA1 = 0x1
       ^ ***ERROR*** unknown instruction
   defc CNTLB0 = 0x2
       ^ ***ERROR*** unknown instruction
   defc CNTLB1 = 0x3
       ^ ***ERROR*** unknown instruction
   defc STAT0 = 0x4
       ^ ***ERROR*** unknown instruction
   defc STAT1 = 0x5
       ^ ***ERROR*** unknown instruction
   defc TDR0 = 0x6
       ^ ***ERROR*** unknown instruction
   defc TDR1 = 0x7
       ^ ***ERROR*** unknown instruction
   defc RDR0 = 0x8
       ^ ***ERROR*** unknown instruction
   defc RDR1 = 0x9
       ^ ***ERROR*** unknown instruction
   defc ASEXT0 = 0x12
       ^ ***ERROR*** unknown instruction
   defc ASEXT1 = 0x13
       ^ ***ERROR*** unknown instruction
   defc ASTC0L = 0x1a
       ^ ***ERROR*** unknown instruction
   defc ASTC0H = 0x1b
       ^ ***ERROR*** unknown instruction
   defc ASTC1L = 0x1c
       ^ ***ERROR*** unknown instruction
   defc ASTC1H = 0x1d
       ^ ***ERROR*** unknown instruction

   defc CNTR = 0xa
       ^ ***ERROR*** unknown instruction
   defc TRDR = 0xb
       ^ ***ERROR*** unknown instruction

   defc TMDR0L = 0xc
       ^ ***ERROR*** unknown instruction
   defc TMDR0H = 0xd
       ^ ***ERROR*** unknown instruction
   defc RLDR0L = 0xe
       ^ ***ERROR*** unknown instruction
   defc RLDR0H = 0xf
       ^ ***ERROR*** unknown instruction
   defc TCR = 0x10
       ^ ***ERROR*** unknown instruction
   defc TMDR1L = 0x14
       ^ ***ERROR*** unknown instruction
   defc TMDR1H = 0x15
       ^ ***ERROR*** unknown instruction
   defc RLDR1L = 0x16
       ^ ***ERROR*** unknown instruction
   defc RLDR1H = 0x17
       ^ ***ERROR*** unknown instruction

   defc FRC = 0x18
       ^ ***ERROR*** unknown instruction
   defc CMR = 0x1e
       ^ ***ERROR*** unknown instruction
   defc CCR = 0x1f
       ^ ***ERROR*** unknown instruction

   defc SAR0L = 0x20
   defc SAR0H = 0x21
   defc SAR0B = 0x22
   defc DAR0L = 0x23
   defc DAR0H = 0x24
   defc DAR0B = 0x25
   defc BCR0L = 0x26
   defc BCR0H = 0x27
   defc MAR1L = 0x28
   defc MAR1H = 0x29
   defc MAR1B = 0x2a
   defc IAR1L = 0x2b
   defc IAR1H = 0x2c
   defc IAR1B = 0x2d
   defc BCR1L = 0x2e
   defc BCR1H = 0x2f
   defc DSTAT = 0x30
   defc DMODE = 0x31
   defc DCNTL = 0x32

   defc IL = 0x33
   defc ITC = 0x34

   defc RCR = 0x36

   defc CBR = 0x38
   defc BBR = 0x39
   defc CBAR = 0x3a

   defc OMCR = 0x3e
   defc ICR = 0x3f

   ; I/O REGISTER BIT FIELDS

   defc CNTLA0_MPE = 0x80
   defc CNTLA0_RE = 0x40
   defc CNTLA0_TE = 0x20
   defc CNTLA0_RTS0 = 0x10
   defc CNTLA0_MPBR = 0x08
   defc CNTLA0_EFR = 0x08
   defc CNTLA0_MODE_MASK = 0x07
   defc CNTLA0_MODE_8P2 = 0x07
   defc CNTLA0_MODE_8P1 = 0x06
   defc CNTLA0_MODE_8N2 = 0x05
   defc CNTLA0_MODE_8N1 = 0x04
   defc CNTLA0_MODE_7P2 = 0x03
   defc CNTLA0_MODE_7P1 = 0x02
   defc CNTLA0_MODE_7N2 = 0x01
   defc CNTLA0_MODE_7N1 = 0x00

   defc CNTLA1_MPE = 0x80
   defc CNTLA1_RE = 0x40
   defc CNTLA1_TE = 0x20
   defc CNTLA1_CKA1D = 0x10
   defc CNTLA1_MPBR = 0x08
   defc CNTLA1_EFR = 0x08
   defc CNTLA1_MODE_MASK = 0x07
   defc CNTLA1_MODE_8P2 = 0x07
   defc CNTLA1_MODE_8P1 = 0x06
   defc CNTLA1_MODE_8N2 = 0x05
   defc CNTLA1_MODE_8N1 = 0x04
   defc CNTLA1_MODE_7P2 = 0x03
   defc CNTLA1_MODE_7P1 = 0x02
   defc CNTLA1_MODE_7N2 = 0x01
   defc CNTLA1_MODE_7N1 = 0x00

   defc CNTLB0_MPBT = 0x80
   defc CNTLB0_MP = 0x40
   defc CNTLB0_CTS = 0x20
   defc CNTLB0_PS = 0x20
   defc CNTLB0_PEO = 0x10
   defc CNTLB0_DR = 0x08
   defc CNTLB0_SS_MASK = 0x07
   defc CNTLB0_SS_EXT = 0x07
   defc CNTLB0_SS_DIV_64 = 0x06
   defc CNTLB0_SS_DIV_32 = 0x05
   defc CNTLB0_SS_DIV_16 = 0x04
   defc CNTLB0_SS_DIV_8 = 0x03
   defc CNTLB0_SS_DIV_4 = 0x02
   defc CNTLB0_SS_DIV_2 = 0x01
   defc CNTLB0_SS_DIV_1 = 0x00

   defc CNTLB1_MPBT = 0x80
   defc CNTLB1_MP = 0x40
   defc CNTLB1_CTS = 0x20
   defc CNTLB1_PS = 0x20
   defc CNTLB1_PEO = 0x10
   defc CNTLB1_DR = 0x08
   defc CNTLB1_SS_MASK = 0x07
   defc CNTLB1_SS_EXT = 0x07
   defc CNTLB1_SS_DIV_64 = 0x06
   defc CNTLB1_SS_DIV_32 = 0x05
   defc CNTLB1_SS_DIV_16 = 0x04
   defc CNTLB1_SS_DIV_8 = 0x03
   defc CNTLB1_SS_DIV_4 = 0x02
   defc CNTLB1_SS_DIV_2 = 0x01
   defc CNTLB1_SS_DIV_1 = 0x00

   defc STAT0_RDRF = 0x80
   defc STAT0_OVRN = 0x40
   defc STAT0_PE = 0x20
   defc STAT0_FE = 0x10
   defc STAT0_RIE = 0x08
   defc STAT0_DCD0 = 0x04
   defc STAT0_TDRE = 0x02
   defc STAT0_TIE = 0x01

   defc STAT1_RDRF = 0x80
   defc STAT1_OVRN = 0x40
   defc STAT1_PE = 0x20
   defc STAT1_FE = 0x10
   defc STAT1_RIE = 0x08
   defc STAT1_CTS1E = 0x04
   defc STAT1_TDRE = 0x02
   defc STAT1_TIE = 0x01

   defc CNTR_EF = 0x80
   defc CNTR_EIE = 0x40
   defc CNTR_RE = 0x20
   defc CNTR_TE = 0x10
   defc CNTR_SS_MASK = 0x07
   defc CNTR_SS_EXT = 0x07
   defc CNTR_SS_DIV_1280 = 0x06
   defc CNTR_SS_DIV_640 = 0x05
   defc CNTR_SS_DIV_320 = 0x04
   defc CNTR_SS_DIV_160 = 0x03
   defc CNTR_SS_DIV_80 = 0x02
   defc CNTR_SS_DIV_40 = 0x01
   defc CNTR_SS_DIV_20 = 0x00

   ; PRT REGISTER BIT FIELDS

   defc TCR_TIF1 = 0x80
   defc TCR_TIF0 = 0x40
   defc TCR_TIE1 = 0x20
   defc TCR_TIE0 = 0x10
   defc TCR_TOC1 = 0x08
   defc TCR_TOC0 = 0x04
   defc TCR_TDE1 = 0x02
   defc TCR_TDE0 = 0x01

   ; DMA REGISTER BIT FIELDS

   defc DSTAT_DE1 = 0x80
   defc DSTAT_DE0 = 0x40
   defc DSTAT_DWE1 = 0x20
   defc DSTAT_DWE0 = 0x10
   defc DSTAT_DIE1 = 0x08
   defc DSTAT_DIE0 = 0x04
   defc DSTAT_DME = 0x01

   defc DMODE_DM1 = 0x20
   defc DMODE_DM0 = 0x10
   defc DMODE_SM1 = 0x08
   defc DMODE_SM0 = 0x04
   defc DMODE_MMOD = 0x02

   defc DCNTL_MWI1 = 0x80
   defc DCNTL_MWI0 = 0x40
   defc DCNTL_IWI1 = 0x20
   defc DCNTL_IWI0 = 0x10
   defc DCNTL_DMS1 = 0x08
   defc DCNTL_DMS0 = 0x04
   defc DCNTL_DIM1 = 0x02
   defc DCNTL_DIM0 = 0x01

   ; INT/TRAP CONTROL REGISTER (ITC) BIT FIELDS

   defc ITC_TRAP = 0x80
   defc ITC_UFO = 0x40
   defc ITC_ITE2 = 0x04
   defc ITC_ITE1 = 0x02
   defc ITC_ITE0 = 0x01

   ; Refresh CONTROL REGISTER (RCR) BIT FIELDS

   defc RCR_REFE = 0x80
   defc RCR_REFW = 0x40
   defc RCR_CYC1 = 0x02
   defc RCR_CYC0 = 0x01

   ; Operation Mode CONTROL REGISTER (OMCR) BIT FIELDS

   defc OMCR_M1E = 0x80
   defc OMCR_M1TE = 0x40
   defc OMCR_IOC = 0x20

   ; CPU CLOCK MULTIPLIER REGISTER (CMR) BIT FIELDS (Z8S180 & higher Only)

   defc CMR_X2 = 0x80
   defc CMR_LN_XTAL = 0x40

   ; CPU CONTROL REGISTER (CCR) BIT FIELDS (Z8S180 & higher Only)

   defc CCR_XTAL_X2 = 0x80
   defc CCR_STANDBY = 0x40
   defc CCR_BREXT = 0x20
   defc CCR_LNPHI = 0x10
   defc CCR_IDLE = 0x08
   defc CCR_LNIO = 0x04
   defc CCR_LNCPUCTL = 0x02
   defc CCR_LNAD = 0x01


total time: 0.0031 sec.
30 errors
