// Seed: 3726551946
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  input wire _id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0][-1 : id_6] id_8;
  id_9 :
  assert property (@(negedge 1) 1 - id_2)
  else disable id_10;
  wire id_11;
  ;
  wire id_12;
  wire id_13;
  logic [1 : 1] id_14;
  ;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_3,
      id_3,
      id_9,
      id_3
  );
  assign id_8[-1'd0==-1] = -1;
  wire id_17;
endmodule
