// Seed: 2125407507
module module_0;
  wire id_2;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wor  id_2
);
  initial begin
    id_4[1] <= 1'b0;
  end
  wire id_5;
  wand id_6;
  module_0();
  wire id_7;
  assign id_6 = 1'h0;
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wire id_7,
    output tri1 id_8,
    output tri0 id_9,
    input supply0 id_10
);
  xnor (id_2, id_3, id_4, id_5);
  module_0();
endmodule
