Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 067ad2a71df84d2c8d3964fd385bb345 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port d0 [F:/project_2/project_2.srcs/sources_1/new/mips.v:442]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 164. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 185. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 401. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 570. Module signextend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 579. Module leftshift2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 579. Module leftshift2(WIDTH=28) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 538. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 529. Module flopenr(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 548. Module mux2(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 520. Module flopen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 511. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 548. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 548. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 480. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 511. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 511. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 556. Module mux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 556. Module mux4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 455. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 511. Module flop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 556. Module mux4(WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 504. Module zerodetect doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 42. Module exmemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 104. Module button doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 148. Module rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 129. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 588. Module key_fangdou doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 588. Module key_fangdou doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/project_2/project_2.srcs/sources_1/new/mips.v" Line 588. Module key_fangdou doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.leftshift2
Compiling module xil_defaultlib.leftshift2(WIDTH=28)
Compiling module xil_defaultlib.flopenr(WIDTH=16)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux4(WIDTH=16)
Compiling module xil_defaultlib.zerodetect
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.button
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.exmemory
Compiling module xil_defaultlib.key_fangdou
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
