{"vcs1":{"timestamp_begin":1684331049.490148633, "rt":1.55, "ut":0.58, "st":0.24}}
{"vcselab":{"timestamp_begin":1684331051.130840582, "rt":1.15, "ut":0.35, "st":0.07}}
{"link":{"timestamp_begin":1684331052.361978487, "rt":0.79, "ut":0.40, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684331048.809023813}
{"VCS_COMP_START_TIME": 1684331048.809023813}
{"VCS_COMP_END_TIME": 1684331055.783114865}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 350048}}
{"stitch_vcselab": {"peak_mem": 222368}}
