// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/02/2021 22:10:28"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pipeline_register (
	clock,
	reset,
	exec,
	is_halt_commanded,
	enable,
	stall,
	flush,
	idata1,
	idata2,
	idata3,
	idata4,
	idata5,
	iflag1,
	iflag2,
	iflag3,
	iflag4,
	iflag5,
	iflag6,
	iflag7,
	iflag8,
	iflag9,
	iflag10,
	iflag11,
	iflag12,
	iflag13,
	iflag14,
	iflag15,
	iflag16,
	odata1,
	odata2,
	odata3,
	odata4,
	odata5,
	oflag1,
	oflag2,
	oflag3,
	oflag4,
	oflag5,
	oflag6,
	oflag7,
	oflag8,
	oflag9,
	oflag10,
	oflag11,
	oflag12,
	oflag13,
	oflag14,
	oflag15,
	oflag16,
	is_halt_now);
input 	clock;
input 	reset;
input 	exec;
input 	is_halt_commanded;
input 	enable;
input 	stall;
input 	flush;
input 	[15:0] idata1;
input 	[15:0] idata2;
input 	[15:0] idata3;
input 	[15:0] idata4;
input 	[15:0] idata5;
input 	iflag1;
input 	iflag2;
input 	iflag3;
input 	iflag4;
input 	iflag5;
input 	iflag6;
input 	iflag7;
input 	iflag8;
input 	iflag9;
input 	iflag10;
input 	iflag11;
input 	iflag12;
input 	iflag13;
input 	iflag14;
input 	iflag15;
input 	iflag16;
output 	[15:0] odata1;
output 	[15:0] odata2;
output 	[15:0] odata3;
output 	[15:0] odata4;
output 	[15:0] odata5;
output 	oflag1;
output 	oflag2;
output 	oflag3;
output 	oflag4;
output 	oflag5;
output 	oflag6;
output 	oflag7;
output 	oflag8;
output 	oflag9;
output 	oflag10;
output 	oflag11;
output 	oflag12;
output 	oflag13;
output 	oflag14;
output 	oflag15;
output 	oflag16;
output 	is_halt_now;

// Design Ports Information
// odata1[0]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[4]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[5]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[6]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[8]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[9]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[10]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[11]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[12]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[13]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[14]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata1[15]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[0]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[3]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[4]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[6]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[7]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[8]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[9]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[10]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[11]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[12]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[13]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[14]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata2[15]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[0]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[1]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[3]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[4]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[5]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[6]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[7]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[8]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[9]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[10]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[11]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[12]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[14]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata3[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[3]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[4]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[6]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[8]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[9]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[10]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[11]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[13]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[14]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata4[15]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[3]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[8]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[9]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[10]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[12]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[13]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[14]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// odata5[15]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag1	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag2	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag3	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag4	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag5	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag6	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag7	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag8	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag9	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag10	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag11	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag12	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag13	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag14	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag15	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oflag16	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// is_halt_now	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exec	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// is_halt_commanded	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[1]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[3]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[4]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[5]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[6]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[7]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[8]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[9]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[10]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[11]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[12]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[13]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[14]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata1[15]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[2]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[3]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[4]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[6]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[7]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[8]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[9]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[10]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[11]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[12]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[13]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[14]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata2[15]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[1]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[4]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[5]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[7]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[8]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[9]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[10]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[11]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[12]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[13]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[14]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata3[15]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[5]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[6]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[8]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[9]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[11]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[12]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[13]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[14]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata4[15]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[0]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[2]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[3]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[5]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[6]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[7]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[8]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[9]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[10]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[11]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[13]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[14]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idata5[15]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag1	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag2	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag3	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag4	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag5	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag6	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag7	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag8	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag9	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag10	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag11	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag12	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag13	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag14	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag15	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// iflag16	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pipeline_register_v.sdo");
// synopsys translate_on

wire \odata1[0]~output_o ;
wire \odata1[1]~output_o ;
wire \odata1[2]~output_o ;
wire \odata1[3]~output_o ;
wire \odata1[4]~output_o ;
wire \odata1[5]~output_o ;
wire \odata1[6]~output_o ;
wire \odata1[7]~output_o ;
wire \odata1[8]~output_o ;
wire \odata1[9]~output_o ;
wire \odata1[10]~output_o ;
wire \odata1[11]~output_o ;
wire \odata1[12]~output_o ;
wire \odata1[13]~output_o ;
wire \odata1[14]~output_o ;
wire \odata1[15]~output_o ;
wire \odata2[0]~output_o ;
wire \odata2[1]~output_o ;
wire \odata2[2]~output_o ;
wire \odata2[3]~output_o ;
wire \odata2[4]~output_o ;
wire \odata2[5]~output_o ;
wire \odata2[6]~output_o ;
wire \odata2[7]~output_o ;
wire \odata2[8]~output_o ;
wire \odata2[9]~output_o ;
wire \odata2[10]~output_o ;
wire \odata2[11]~output_o ;
wire \odata2[12]~output_o ;
wire \odata2[13]~output_o ;
wire \odata2[14]~output_o ;
wire \odata2[15]~output_o ;
wire \odata3[0]~output_o ;
wire \odata3[1]~output_o ;
wire \odata3[2]~output_o ;
wire \odata3[3]~output_o ;
wire \odata3[4]~output_o ;
wire \odata3[5]~output_o ;
wire \odata3[6]~output_o ;
wire \odata3[7]~output_o ;
wire \odata3[8]~output_o ;
wire \odata3[9]~output_o ;
wire \odata3[10]~output_o ;
wire \odata3[11]~output_o ;
wire \odata3[12]~output_o ;
wire \odata3[13]~output_o ;
wire \odata3[14]~output_o ;
wire \odata3[15]~output_o ;
wire \odata4[0]~output_o ;
wire \odata4[1]~output_o ;
wire \odata4[2]~output_o ;
wire \odata4[3]~output_o ;
wire \odata4[4]~output_o ;
wire \odata4[5]~output_o ;
wire \odata4[6]~output_o ;
wire \odata4[7]~output_o ;
wire \odata4[8]~output_o ;
wire \odata4[9]~output_o ;
wire \odata4[10]~output_o ;
wire \odata4[11]~output_o ;
wire \odata4[12]~output_o ;
wire \odata4[13]~output_o ;
wire \odata4[14]~output_o ;
wire \odata4[15]~output_o ;
wire \odata5[0]~output_o ;
wire \odata5[1]~output_o ;
wire \odata5[2]~output_o ;
wire \odata5[3]~output_o ;
wire \odata5[4]~output_o ;
wire \odata5[5]~output_o ;
wire \odata5[6]~output_o ;
wire \odata5[7]~output_o ;
wire \odata5[8]~output_o ;
wire \odata5[9]~output_o ;
wire \odata5[10]~output_o ;
wire \odata5[11]~output_o ;
wire \odata5[12]~output_o ;
wire \odata5[13]~output_o ;
wire \odata5[14]~output_o ;
wire \odata5[15]~output_o ;
wire \oflag1~output_o ;
wire \oflag2~output_o ;
wire \oflag3~output_o ;
wire \oflag4~output_o ;
wire \oflag5~output_o ;
wire \oflag6~output_o ;
wire \oflag7~output_o ;
wire \oflag8~output_o ;
wire \oflag9~output_o ;
wire \oflag10~output_o ;
wire \oflag11~output_o ;
wire \oflag12~output_o ;
wire \oflag13~output_o ;
wire \oflag14~output_o ;
wire \oflag15~output_o ;
wire \oflag16~output_o ;
wire \is_halt_now~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \idata1[0]~input_o ;
wire \stall~input_o ;
wire \flush~input_o ;
wire \enable~input_o ;
wire \is_halt_commanded~input_o ;
wire \exec~input_o ;
wire \reset~input_o ;
wire \is_halt~0_combout ;
wire \is_halt~q ;
wire \data1~0_combout ;
wire \data1~1_combout ;
wire \data1[0]~2_combout ;
wire \data1[0]~3_combout ;
wire \idata1[1]~input_o ;
wire \data1~4_combout ;
wire \idata1[2]~input_o ;
wire \data1~5_combout ;
wire \idata1[3]~input_o ;
wire \data1~6_combout ;
wire \idata1[4]~input_o ;
wire \data1~7_combout ;
wire \idata1[5]~input_o ;
wire \data1~8_combout ;
wire \idata1[6]~input_o ;
wire \data1~9_combout ;
wire \idata1[7]~input_o ;
wire \data1~10_combout ;
wire \idata1[8]~input_o ;
wire \data1~11_combout ;
wire \idata1[9]~input_o ;
wire \data1~12_combout ;
wire \idata1[10]~input_o ;
wire \data1~13_combout ;
wire \idata1[11]~input_o ;
wire \data1~14_combout ;
wire \idata1[12]~input_o ;
wire \data1~15_combout ;
wire \idata1[13]~input_o ;
wire \data1~16_combout ;
wire \idata1[14]~input_o ;
wire \data1~17_combout ;
wire \idata1[15]~input_o ;
wire \data1~18_combout ;
wire \idata2[0]~input_o ;
wire \data2~0_combout ;
wire \idata2[1]~input_o ;
wire \data2~1_combout ;
wire \idata2[2]~input_o ;
wire \data2~2_combout ;
wire \idata2[3]~input_o ;
wire \data2~3_combout ;
wire \idata2[4]~input_o ;
wire \data2~4_combout ;
wire \idata2[5]~input_o ;
wire \data2~5_combout ;
wire \idata2[6]~input_o ;
wire \data2~6_combout ;
wire \idata2[7]~input_o ;
wire \data2~7_combout ;
wire \idata2[8]~input_o ;
wire \data2~8_combout ;
wire \idata2[9]~input_o ;
wire \data2~9_combout ;
wire \idata2[10]~input_o ;
wire \data2~10_combout ;
wire \idata2[11]~input_o ;
wire \data2~11_combout ;
wire \idata2[12]~input_o ;
wire \data2~12_combout ;
wire \idata2[13]~input_o ;
wire \data2~13_combout ;
wire \idata2[14]~input_o ;
wire \data2~14_combout ;
wire \idata2[15]~input_o ;
wire \data2~15_combout ;
wire \idata3[0]~input_o ;
wire \data3~0_combout ;
wire \idata3[1]~input_o ;
wire \data3~1_combout ;
wire \idata3[2]~input_o ;
wire \data3~2_combout ;
wire \idata3[3]~input_o ;
wire \data3~3_combout ;
wire \idata3[4]~input_o ;
wire \data3~4_combout ;
wire \idata3[5]~input_o ;
wire \data3~5_combout ;
wire \idata3[6]~input_o ;
wire \data3~6_combout ;
wire \idata3[7]~input_o ;
wire \data3~7_combout ;
wire \idata3[8]~input_o ;
wire \data3~8_combout ;
wire \idata3[9]~input_o ;
wire \data3~9_combout ;
wire \idata3[10]~input_o ;
wire \data3~10_combout ;
wire \idata3[11]~input_o ;
wire \data3~11_combout ;
wire \idata3[12]~input_o ;
wire \data3~12_combout ;
wire \idata3[13]~input_o ;
wire \data3~13_combout ;
wire \idata3[14]~input_o ;
wire \data3~14_combout ;
wire \idata3[15]~input_o ;
wire \data3~15_combout ;
wire \idata4[0]~input_o ;
wire \data4~0_combout ;
wire \idata4[1]~input_o ;
wire \data4~1_combout ;
wire \idata4[2]~input_o ;
wire \data4~2_combout ;
wire \idata4[3]~input_o ;
wire \data4~3_combout ;
wire \idata4[4]~input_o ;
wire \data4~4_combout ;
wire \idata4[5]~input_o ;
wire \data4~5_combout ;
wire \idata4[6]~input_o ;
wire \data4~6_combout ;
wire \idata4[7]~input_o ;
wire \data4~7_combout ;
wire \idata4[8]~input_o ;
wire \data4~8_combout ;
wire \idata4[9]~input_o ;
wire \data4~9_combout ;
wire \idata4[10]~input_o ;
wire \data4~10_combout ;
wire \idata4[11]~input_o ;
wire \data4~11_combout ;
wire \idata4[12]~input_o ;
wire \data4~12_combout ;
wire \idata4[13]~input_o ;
wire \data4~13_combout ;
wire \idata4[14]~input_o ;
wire \data4~14_combout ;
wire \idata4[15]~input_o ;
wire \data4~15_combout ;
wire \idata5[0]~input_o ;
wire \data5~0_combout ;
wire \idata5[1]~input_o ;
wire \data5~1_combout ;
wire \idata5[2]~input_o ;
wire \data5~2_combout ;
wire \idata5[3]~input_o ;
wire \data5~3_combout ;
wire \idata5[4]~input_o ;
wire \data5~4_combout ;
wire \idata5[5]~input_o ;
wire \data5~5_combout ;
wire \idata5[6]~input_o ;
wire \data5~6_combout ;
wire \idata5[7]~input_o ;
wire \data5~7_combout ;
wire \idata5[8]~input_o ;
wire \data5~8_combout ;
wire \idata5[9]~input_o ;
wire \data5~9_combout ;
wire \idata5[10]~input_o ;
wire \data5~10_combout ;
wire \idata5[11]~input_o ;
wire \data5~11_combout ;
wire \idata5[12]~input_o ;
wire \data5~12_combout ;
wire \idata5[13]~input_o ;
wire \data5~13_combout ;
wire \idata5[14]~input_o ;
wire \data5~14_combout ;
wire \idata5[15]~input_o ;
wire \data5~15_combout ;
wire \iflag1~input_o ;
wire \flag1~0_combout ;
wire \flag1~q ;
wire \iflag2~input_o ;
wire \flag2~0_combout ;
wire \flag2~q ;
wire \iflag3~input_o ;
wire \flag3~0_combout ;
wire \flag3~q ;
wire \iflag4~input_o ;
wire \flag4~0_combout ;
wire \flag4~q ;
wire \iflag5~input_o ;
wire \flag5~0_combout ;
wire \flag5~q ;
wire \iflag6~input_o ;
wire \flag6~0_combout ;
wire \flag6~q ;
wire \iflag7~input_o ;
wire \flag7~0_combout ;
wire \flag7~q ;
wire \iflag8~input_o ;
wire \flag8~0_combout ;
wire \flag8~q ;
wire \iflag9~input_o ;
wire \flag9~0_combout ;
wire \flag9~q ;
wire \iflag10~input_o ;
wire \flag10~0_combout ;
wire \flag10~q ;
wire \iflag11~input_o ;
wire \flag11~0_combout ;
wire \flag11~q ;
wire \iflag12~input_o ;
wire \flag12~0_combout ;
wire \flag12~q ;
wire \iflag13~input_o ;
wire \flag13~0_combout ;
wire \flag13~q ;
wire \iflag14~input_o ;
wire \flag14~0_combout ;
wire \flag14~q ;
wire \iflag15~input_o ;
wire \flag15~0_combout ;
wire \flag15~q ;
wire \iflag16~input_o ;
wire \flag16~0_combout ;
wire \flag16~q ;
wire [15:0] data1;
wire [15:0] data2;
wire [15:0] data3;
wire [15:0] data4;
wire [15:0] data5;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X67_Y3_N16
cycloneive_io_obuf \odata1[0]~output (
	.i(data1[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[0]~output .bus_hold = "false";
defparam \odata1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \odata1[1]~output (
	.i(data1[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[1]~output .bus_hold = "false";
defparam \odata1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \odata1[2]~output (
	.i(data1[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[2]~output .bus_hold = "false";
defparam \odata1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \odata1[3]~output (
	.i(data1[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[3]~output .bus_hold = "false";
defparam \odata1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \odata1[4]~output (
	.i(data1[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[4]~output .bus_hold = "false";
defparam \odata1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \odata1[5]~output (
	.i(data1[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[5]~output .bus_hold = "false";
defparam \odata1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \odata1[6]~output (
	.i(data1[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[6]~output .bus_hold = "false";
defparam \odata1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \odata1[7]~output (
	.i(data1[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[7]~output .bus_hold = "false";
defparam \odata1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N9
cycloneive_io_obuf \odata1[8]~output (
	.i(data1[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[8]~output .bus_hold = "false";
defparam \odata1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \odata1[9]~output (
	.i(data1[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[9]~output .bus_hold = "false";
defparam \odata1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \odata1[10]~output (
	.i(data1[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[10]~output .bus_hold = "false";
defparam \odata1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \odata1[11]~output (
	.i(data1[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[11]~output .bus_hold = "false";
defparam \odata1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \odata1[12]~output (
	.i(data1[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[12]~output .bus_hold = "false";
defparam \odata1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \odata1[13]~output (
	.i(data1[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[13]~output .bus_hold = "false";
defparam \odata1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N9
cycloneive_io_obuf \odata1[14]~output (
	.i(data1[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[14]~output .bus_hold = "false";
defparam \odata1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \odata1[15]~output (
	.i(data1[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata1[15]~output .bus_hold = "false";
defparam \odata1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N16
cycloneive_io_obuf \odata2[0]~output (
	.i(data2[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[0]~output .bus_hold = "false";
defparam \odata2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \odata2[1]~output (
	.i(data2[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[1]~output .bus_hold = "false";
defparam \odata2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \odata2[2]~output (
	.i(data2[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[2]~output .bus_hold = "false";
defparam \odata2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \odata2[3]~output (
	.i(data2[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[3]~output .bus_hold = "false";
defparam \odata2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \odata2[4]~output (
	.i(data2[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[4]~output .bus_hold = "false";
defparam \odata2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \odata2[5]~output (
	.i(data2[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[5]~output .bus_hold = "false";
defparam \odata2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \odata2[6]~output (
	.i(data2[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[6]~output .bus_hold = "false";
defparam \odata2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N30
cycloneive_io_obuf \odata2[7]~output (
	.i(data2[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[7]~output .bus_hold = "false";
defparam \odata2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \odata2[8]~output (
	.i(data2[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[8]~output .bus_hold = "false";
defparam \odata2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \odata2[9]~output (
	.i(data2[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[9]~output .bus_hold = "false";
defparam \odata2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \odata2[10]~output (
	.i(data2[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[10]~output .bus_hold = "false";
defparam \odata2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \odata2[11]~output (
	.i(data2[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[11]~output .bus_hold = "false";
defparam \odata2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \odata2[12]~output (
	.i(data2[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[12]~output .bus_hold = "false";
defparam \odata2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \odata2[13]~output (
	.i(data2[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[13]~output .bus_hold = "false";
defparam \odata2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \odata2[14]~output (
	.i(data2[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[14]~output .bus_hold = "false";
defparam \odata2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \odata2[15]~output (
	.i(data2[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata2[15]~output .bus_hold = "false";
defparam \odata2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \odata3[0]~output (
	.i(data3[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[0]~output .bus_hold = "false";
defparam \odata3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \odata3[1]~output (
	.i(data3[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[1]~output .bus_hold = "false";
defparam \odata3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N9
cycloneive_io_obuf \odata3[2]~output (
	.i(data3[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[2]~output .bus_hold = "false";
defparam \odata3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \odata3[3]~output (
	.i(data3[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[3]~output .bus_hold = "false";
defparam \odata3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \odata3[4]~output (
	.i(data3[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[4]~output .bus_hold = "false";
defparam \odata3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N23
cycloneive_io_obuf \odata3[5]~output (
	.i(data3[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[5]~output .bus_hold = "false";
defparam \odata3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \odata3[6]~output (
	.i(data3[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[6]~output .bus_hold = "false";
defparam \odata3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N9
cycloneive_io_obuf \odata3[7]~output (
	.i(data3[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[7]~output .bus_hold = "false";
defparam \odata3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N2
cycloneive_io_obuf \odata3[8]~output (
	.i(data3[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[8]~output .bus_hold = "false";
defparam \odata3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N2
cycloneive_io_obuf \odata3[9]~output (
	.i(data3[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[9]~output .bus_hold = "false";
defparam \odata3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N16
cycloneive_io_obuf \odata3[10]~output (
	.i(data3[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[10]~output .bus_hold = "false";
defparam \odata3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \odata3[11]~output (
	.i(data3[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[11]~output .bus_hold = "false";
defparam \odata3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \odata3[12]~output (
	.i(data3[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[12]~output .bus_hold = "false";
defparam \odata3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \odata3[13]~output (
	.i(data3[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[13]~output .bus_hold = "false";
defparam \odata3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \odata3[14]~output (
	.i(data3[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[14]~output .bus_hold = "false";
defparam \odata3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N23
cycloneive_io_obuf \odata3[15]~output (
	.i(data3[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata3[15]~output .bus_hold = "false";
defparam \odata3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneive_io_obuf \odata4[0]~output (
	.i(data4[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[0]~output .bus_hold = "false";
defparam \odata4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \odata4[1]~output (
	.i(data4[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[1]~output .bus_hold = "false";
defparam \odata4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \odata4[2]~output (
	.i(data4[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[2]~output .bus_hold = "false";
defparam \odata4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \odata4[3]~output (
	.i(data4[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[3]~output .bus_hold = "false";
defparam \odata4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N9
cycloneive_io_obuf \odata4[4]~output (
	.i(data4[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[4]~output .bus_hold = "false";
defparam \odata4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N9
cycloneive_io_obuf \odata4[5]~output (
	.i(data4[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[5]~output .bus_hold = "false";
defparam \odata4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N23
cycloneive_io_obuf \odata4[6]~output (
	.i(data4[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[6]~output .bus_hold = "false";
defparam \odata4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N30
cycloneive_io_obuf \odata4[7]~output (
	.i(data4[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[7]~output .bus_hold = "false";
defparam \odata4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \odata4[8]~output (
	.i(data4[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[8]~output .bus_hold = "false";
defparam \odata4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \odata4[9]~output (
	.i(data4[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[9]~output .bus_hold = "false";
defparam \odata4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N9
cycloneive_io_obuf \odata4[10]~output (
	.i(data4[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[10]~output .bus_hold = "false";
defparam \odata4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \odata4[11]~output (
	.i(data4[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[11]~output .bus_hold = "false";
defparam \odata4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \odata4[12]~output (
	.i(data4[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[12]~output .bus_hold = "false";
defparam \odata4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \odata4[13]~output (
	.i(data4[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[13]~output .bus_hold = "false";
defparam \odata4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \odata4[14]~output (
	.i(data4[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[14]~output .bus_hold = "false";
defparam \odata4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \odata4[15]~output (
	.i(data4[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata4[15]~output .bus_hold = "false";
defparam \odata4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \odata5[0]~output (
	.i(data5[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[0]~output .bus_hold = "false";
defparam \odata5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N23
cycloneive_io_obuf \odata5[1]~output (
	.i(data5[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[1]~output .bus_hold = "false";
defparam \odata5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N16
cycloneive_io_obuf \odata5[2]~output (
	.i(data5[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[2]~output .bus_hold = "false";
defparam \odata5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \odata5[3]~output (
	.i(data5[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[3]~output .bus_hold = "false";
defparam \odata5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N23
cycloneive_io_obuf \odata5[4]~output (
	.i(data5[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[4]~output .bus_hold = "false";
defparam \odata5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \odata5[5]~output (
	.i(data5[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[5]~output .bus_hold = "false";
defparam \odata5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \odata5[6]~output (
	.i(data5[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[6]~output .bus_hold = "false";
defparam \odata5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N23
cycloneive_io_obuf \odata5[7]~output (
	.i(data5[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[7]~output .bus_hold = "false";
defparam \odata5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N30
cycloneive_io_obuf \odata5[8]~output (
	.i(data5[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[8]~output .bus_hold = "false";
defparam \odata5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N2
cycloneive_io_obuf \odata5[9]~output (
	.i(data5[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[9]~output .bus_hold = "false";
defparam \odata5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \odata5[10]~output (
	.i(data5[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[10]~output .bus_hold = "false";
defparam \odata5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N23
cycloneive_io_obuf \odata5[11]~output (
	.i(data5[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[11]~output .bus_hold = "false";
defparam \odata5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N23
cycloneive_io_obuf \odata5[12]~output (
	.i(data5[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[12]~output .bus_hold = "false";
defparam \odata5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \odata5[13]~output (
	.i(data5[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[13]~output .bus_hold = "false";
defparam \odata5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \odata5[14]~output (
	.i(data5[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[14]~output .bus_hold = "false";
defparam \odata5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cycloneive_io_obuf \odata5[15]~output (
	.i(data5[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\odata5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \odata5[15]~output .bus_hold = "false";
defparam \odata5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \oflag1~output (
	.i(\flag1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag1~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag1~output .bus_hold = "false";
defparam \oflag1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \oflag2~output (
	.i(\flag2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag2~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag2~output .bus_hold = "false";
defparam \oflag2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \oflag3~output (
	.i(\flag3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag3~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag3~output .bus_hold = "false";
defparam \oflag3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \oflag4~output (
	.i(\flag4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag4~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag4~output .bus_hold = "false";
defparam \oflag4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \oflag5~output (
	.i(\flag5~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag5~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag5~output .bus_hold = "false";
defparam \oflag5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \oflag6~output (
	.i(\flag6~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag6~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag6~output .bus_hold = "false";
defparam \oflag6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \oflag7~output (
	.i(\flag7~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag7~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag7~output .bus_hold = "false";
defparam \oflag7~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N16
cycloneive_io_obuf \oflag8~output (
	.i(\flag8~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag8~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag8~output .bus_hold = "false";
defparam \oflag8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N2
cycloneive_io_obuf \oflag9~output (
	.i(\flag9~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag9~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag9~output .bus_hold = "false";
defparam \oflag9~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N2
cycloneive_io_obuf \oflag10~output (
	.i(\flag10~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag10~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag10~output .bus_hold = "false";
defparam \oflag10~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \oflag11~output (
	.i(\flag11~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag11~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag11~output .bus_hold = "false";
defparam \oflag11~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N16
cycloneive_io_obuf \oflag12~output (
	.i(\flag12~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag12~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag12~output .bus_hold = "false";
defparam \oflag12~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N2
cycloneive_io_obuf \oflag13~output (
	.i(\flag13~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag13~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag13~output .bus_hold = "false";
defparam \oflag13~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N23
cycloneive_io_obuf \oflag14~output (
	.i(\flag14~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag14~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag14~output .bus_hold = "false";
defparam \oflag14~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \oflag15~output (
	.i(\flag15~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag15~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag15~output .bus_hold = "false";
defparam \oflag15~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N9
cycloneive_io_obuf \oflag16~output (
	.i(\flag16~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oflag16~output_o ),
	.obar());
// synopsys translate_off
defparam \oflag16~output .bus_hold = "false";
defparam \oflag16~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \is_halt_now~output (
	.i(!\is_halt~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\is_halt_now~output_o ),
	.obar());
// synopsys translate_off
defparam \is_halt_now~output .bus_hold = "false";
defparam \is_halt_now~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneive_io_ibuf \idata1[0]~input (
	.i(idata1[0]),
	.ibar(gnd),
	.o(\idata1[0]~input_o ));
// synopsys translate_off
defparam \idata1[0]~input .bus_hold = "false";
defparam \idata1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \stall~input (
	.i(stall),
	.ibar(gnd),
	.o(\stall~input_o ));
// synopsys translate_off
defparam \stall~input .bus_hold = "false";
defparam \stall~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cycloneive_io_ibuf \flush~input (
	.i(flush),
	.ibar(gnd),
	.o(\flush~input_o ));
// synopsys translate_off
defparam \flush~input .bus_hold = "false";
defparam \flush~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneive_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \is_halt_commanded~input (
	.i(is_halt_commanded),
	.ibar(gnd),
	.o(\is_halt_commanded~input_o ));
// synopsys translate_off
defparam \is_halt_commanded~input .bus_hold = "false";
defparam \is_halt_commanded~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y43_N1
cycloneive_io_ibuf \exec~input (
	.i(exec),
	.ibar(gnd),
	.o(\exec~input_o ));
// synopsys translate_off
defparam \exec~input .bus_hold = "false";
defparam \exec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N29
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \is_halt~0 (
// Equation(s):
// \is_halt~0_combout  = (\reset~input_o  & (((\is_halt~q )))) # (!\reset~input_o  & ((\is_halt~q  & (!\is_halt_commanded~input_o  & !\exec~input_o )) # (!\is_halt~q  & ((\exec~input_o )))))

	.dataa(\reset~input_o ),
	.datab(\is_halt_commanded~input_o ),
	.datac(\is_halt~q ),
	.datad(\exec~input_o ),
	.cin(gnd),
	.combout(\is_halt~0_combout ),
	.cout());
// synopsys translate_off
defparam \is_halt~0 .lut_mask = 16'hA5B0;
defparam \is_halt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas is_halt(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\is_halt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\is_halt~q ),
	.prn(vcc));
// synopsys translate_off
defparam is_halt.is_wysiwyg = "true";
defparam is_halt.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \data1~0 (
// Equation(s):
// \data1~0_combout  = (\enable~input_o  & (!\is_halt_commanded~input_o  & (\exec~input_o  $ (\is_halt~q ))))

	.dataa(\enable~input_o ),
	.datab(\is_halt_commanded~input_o ),
	.datac(\exec~input_o ),
	.datad(\is_halt~q ),
	.cin(gnd),
	.combout(\data1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data1~0 .lut_mask = 16'h0220;
defparam \data1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N8
cycloneive_lcell_comb \data1~1 (
// Equation(s):
// \data1~1_combout  = (\idata1[0]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata1[0]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~1_combout ),
	.cout());
// synopsys translate_off
defparam \data1~1 .lut_mask = 16'h0200;
defparam \data1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \data1[0]~2 (
// Equation(s):
// \data1[0]~2_combout  = (!\is_halt_commanded~input_o  & (\enable~input_o  & !\stall~input_o ))

	.dataa(\is_halt_commanded~input_o ),
	.datab(gnd),
	.datac(\enable~input_o ),
	.datad(\stall~input_o ),
	.cin(gnd),
	.combout(\data1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data1[0]~2 .lut_mask = 16'h0050;
defparam \data1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \data1[0]~3 (
// Equation(s):
// \data1[0]~3_combout  = (\reset~input_o ) # ((\data1[0]~2_combout  & (\exec~input_o  $ (\is_halt~q ))))

	.dataa(\reset~input_o ),
	.datab(\data1[0]~2_combout ),
	.datac(\exec~input_o ),
	.datad(\is_halt~q ),
	.cin(gnd),
	.combout(\data1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data1[0]~3 .lut_mask = 16'hAEEA;
defparam \data1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N9
dffeas \data1[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[0] .is_wysiwyg = "true";
defparam \data1[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \idata1[1]~input (
	.i(idata1[1]),
	.ibar(gnd),
	.o(\idata1[1]~input_o ));
// synopsys translate_off
defparam \idata1[1]~input .bus_hold = "false";
defparam \idata1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \data1~4 (
// Equation(s):
// \data1~4_combout  = (\idata1[1]~input_o  & (!\flush~input_o  & (\data1~0_combout  & !\stall~input_o )))

	.dataa(\idata1[1]~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\stall~input_o ),
	.cin(gnd),
	.combout(\data1~4_combout ),
	.cout());
// synopsys translate_off
defparam \data1~4 .lut_mask = 16'h0020;
defparam \data1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N5
dffeas \data1[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[1] .is_wysiwyg = "true";
defparam \data1[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneive_io_ibuf \idata1[2]~input (
	.i(idata1[2]),
	.ibar(gnd),
	.o(\idata1[2]~input_o ));
// synopsys translate_off
defparam \idata1[2]~input .bus_hold = "false";
defparam \idata1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \data1~5 (
// Equation(s):
// \data1~5_combout  = (!\stall~input_o  & (\idata1[2]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata1[2]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~5_combout ),
	.cout());
// synopsys translate_off
defparam \data1~5 .lut_mask = 16'h0400;
defparam \data1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \data1[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[2] .is_wysiwyg = "true";
defparam \data1[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
cycloneive_io_ibuf \idata1[3]~input (
	.i(idata1[3]),
	.ibar(gnd),
	.o(\idata1[3]~input_o ));
// synopsys translate_off
defparam \idata1[3]~input .bus_hold = "false";
defparam \idata1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \data1~6 (
// Equation(s):
// \data1~6_combout  = (!\stall~input_o  & (\idata1[3]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata1[3]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~6_combout ),
	.cout());
// synopsys translate_off
defparam \data1~6 .lut_mask = 16'h0400;
defparam \data1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \data1[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[3] .is_wysiwyg = "true";
defparam \data1[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N22
cycloneive_io_ibuf \idata1[4]~input (
	.i(idata1[4]),
	.ibar(gnd),
	.o(\idata1[4]~input_o ));
// synopsys translate_off
defparam \idata1[4]~input .bus_hold = "false";
defparam \idata1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \data1~7 (
// Equation(s):
// \data1~7_combout  = (!\flush~input_o  & (\idata1[4]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata1[4]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~7_combout ),
	.cout());
// synopsys translate_off
defparam \data1~7 .lut_mask = 16'h0400;
defparam \data1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \data1[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[4] .is_wysiwyg = "true";
defparam \data1[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \idata1[5]~input (
	.i(idata1[5]),
	.ibar(gnd),
	.o(\idata1[5]~input_o ));
// synopsys translate_off
defparam \idata1[5]~input .bus_hold = "false";
defparam \idata1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \data1~8 (
// Equation(s):
// \data1~8_combout  = (!\flush~input_o  & (\idata1[5]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata1[5]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~8_combout ),
	.cout());
// synopsys translate_off
defparam \data1~8 .lut_mask = 16'h0400;
defparam \data1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \data1[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[5] .is_wysiwyg = "true";
defparam \data1[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
cycloneive_io_ibuf \idata1[6]~input (
	.i(idata1[6]),
	.ibar(gnd),
	.o(\idata1[6]~input_o ));
// synopsys translate_off
defparam \idata1[6]~input .bus_hold = "false";
defparam \idata1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \data1~9 (
// Equation(s):
// \data1~9_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata1[6]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata1[6]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~9_combout ),
	.cout());
// synopsys translate_off
defparam \data1~9 .lut_mask = 16'h1000;
defparam \data1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N11
dffeas \data1[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[6] .is_wysiwyg = "true";
defparam \data1[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \idata1[7]~input (
	.i(idata1[7]),
	.ibar(gnd),
	.o(\idata1[7]~input_o ));
// synopsys translate_off
defparam \idata1[7]~input .bus_hold = "false";
defparam \idata1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \data1~10 (
// Equation(s):
// \data1~10_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata1[7]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata1[7]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~10_combout ),
	.cout());
// synopsys translate_off
defparam \data1~10 .lut_mask = 16'h1000;
defparam \data1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \data1[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[7] .is_wysiwyg = "true";
defparam \data1[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneive_io_ibuf \idata1[8]~input (
	.i(idata1[8]),
	.ibar(gnd),
	.o(\idata1[8]~input_o ));
// synopsys translate_off
defparam \idata1[8]~input .bus_hold = "false";
defparam \idata1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N2
cycloneive_lcell_comb \data1~11 (
// Equation(s):
// \data1~11_combout  = (\idata1[8]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata1[8]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~11_combout ),
	.cout());
// synopsys translate_off
defparam \data1~11 .lut_mask = 16'h0200;
defparam \data1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N3
dffeas \data1[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[8] .is_wysiwyg = "true";
defparam \data1[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \idata1[9]~input (
	.i(idata1[9]),
	.ibar(gnd),
	.o(\idata1[9]~input_o ));
// synopsys translate_off
defparam \idata1[9]~input .bus_hold = "false";
defparam \idata1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \data1~12 (
// Equation(s):
// \data1~12_combout  = (!\flush~input_o  & (\idata1[9]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata1[9]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~12_combout ),
	.cout());
// synopsys translate_off
defparam \data1~12 .lut_mask = 16'h0400;
defparam \data1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \data1[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[9] .is_wysiwyg = "true";
defparam \data1[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \idata1[10]~input (
	.i(idata1[10]),
	.ibar(gnd),
	.o(\idata1[10]~input_o ));
// synopsys translate_off
defparam \idata1[10]~input .bus_hold = "false";
defparam \idata1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \data1~13 (
// Equation(s):
// \data1~13_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata1[10]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata1[10]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~13_combout ),
	.cout());
// synopsys translate_off
defparam \data1~13 .lut_mask = 16'h1000;
defparam \data1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \data1[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[10] .is_wysiwyg = "true";
defparam \data1[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N15
cycloneive_io_ibuf \idata1[11]~input (
	.i(idata1[11]),
	.ibar(gnd),
	.o(\idata1[11]~input_o ));
// synopsys translate_off
defparam \idata1[11]~input .bus_hold = "false";
defparam \idata1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
cycloneive_lcell_comb \data1~14 (
// Equation(s):
// \data1~14_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata1[11]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata1[11]~input_o ),
	.cin(gnd),
	.combout(\data1~14_combout ),
	.cout());
// synopsys translate_off
defparam \data1~14 .lut_mask = 16'h1000;
defparam \data1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \data1[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[11] .is_wysiwyg = "true";
defparam \data1[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \idata1[12]~input (
	.i(idata1[12]),
	.ibar(gnd),
	.o(\idata1[12]~input_o ));
// synopsys translate_off
defparam \idata1[12]~input .bus_hold = "false";
defparam \idata1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \data1~15 (
// Equation(s):
// \data1~15_combout  = (!\stall~input_o  & (\idata1[12]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata1[12]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~15_combout ),
	.cout());
// synopsys translate_off
defparam \data1~15 .lut_mask = 16'h0400;
defparam \data1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \data1[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[12] .is_wysiwyg = "true";
defparam \data1[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N22
cycloneive_io_ibuf \idata1[13]~input (
	.i(idata1[13]),
	.ibar(gnd),
	.o(\idata1[13]~input_o ));
// synopsys translate_off
defparam \idata1[13]~input .bus_hold = "false";
defparam \idata1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \data1~16 (
// Equation(s):
// \data1~16_combout  = (\idata1[13]~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\idata1[13]~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~16_combout ),
	.cout());
// synopsys translate_off
defparam \data1~16 .lut_mask = 16'h0200;
defparam \data1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N13
dffeas \data1[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[13] .is_wysiwyg = "true";
defparam \data1[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \idata1[14]~input (
	.i(idata1[14]),
	.ibar(gnd),
	.o(\idata1[14]~input_o ));
// synopsys translate_off
defparam \idata1[14]~input .bus_hold = "false";
defparam \idata1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \data1~17 (
// Equation(s):
// \data1~17_combout  = (!\stall~input_o  & (\idata1[14]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata1[14]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~17_combout ),
	.cout());
// synopsys translate_off
defparam \data1~17 .lut_mask = 16'h0400;
defparam \data1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N21
dffeas \data1[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[14] .is_wysiwyg = "true";
defparam \data1[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \idata1[15]~input (
	.i(idata1[15]),
	.ibar(gnd),
	.o(\idata1[15]~input_o ));
// synopsys translate_off
defparam \idata1[15]~input .bus_hold = "false";
defparam \idata1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cycloneive_lcell_comb \data1~18 (
// Equation(s):
// \data1~18_combout  = (\idata1[15]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata1[15]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data1~18_combout ),
	.cout());
// synopsys translate_off
defparam \data1~18 .lut_mask = 16'h0200;
defparam \data1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \data1[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data1[15] .is_wysiwyg = "true";
defparam \data1[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N8
cycloneive_io_ibuf \idata2[0]~input (
	.i(idata2[0]),
	.ibar(gnd),
	.o(\idata2[0]~input_o ));
// synopsys translate_off
defparam \idata2[0]~input .bus_hold = "false";
defparam \idata2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N0
cycloneive_lcell_comb \data2~0 (
// Equation(s):
// \data2~0_combout  = (\idata2[0]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata2[0]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data2~0 .lut_mask = 16'h0200;
defparam \data2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \data2[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[0] .is_wysiwyg = "true";
defparam \data2[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneive_io_ibuf \idata2[1]~input (
	.i(idata2[1]),
	.ibar(gnd),
	.o(\idata2[1]~input_o ));
// synopsys translate_off
defparam \idata2[1]~input .bus_hold = "false";
defparam \idata2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \data2~1 (
// Equation(s):
// \data2~1_combout  = (\idata2[1]~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\idata2[1]~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~1_combout ),
	.cout());
// synopsys translate_off
defparam \data2~1 .lut_mask = 16'h0200;
defparam \data2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \data2[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[1] .is_wysiwyg = "true";
defparam \data2[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N1
cycloneive_io_ibuf \idata2[2]~input (
	.i(idata2[2]),
	.ibar(gnd),
	.o(\idata2[2]~input_o ));
// synopsys translate_off
defparam \idata2[2]~input .bus_hold = "false";
defparam \idata2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N10
cycloneive_lcell_comb \data2~2 (
// Equation(s):
// \data2~2_combout  = (\idata2[2]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata2[2]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~2_combout ),
	.cout());
// synopsys translate_off
defparam \data2~2 .lut_mask = 16'h0200;
defparam \data2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N11
dffeas \data2[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[2] .is_wysiwyg = "true";
defparam \data2[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N15
cycloneive_io_ibuf \idata2[3]~input (
	.i(idata2[3]),
	.ibar(gnd),
	.o(\idata2[3]~input_o ));
// synopsys translate_off
defparam \idata2[3]~input .bus_hold = "false";
defparam \idata2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \data2~3 (
// Equation(s):
// \data2~3_combout  = (!\stall~input_o  & (\idata2[3]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata2[3]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~3_combout ),
	.cout());
// synopsys translate_off
defparam \data2~3 .lut_mask = 16'h0400;
defparam \data2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N15
dffeas \data2[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[3] .is_wysiwyg = "true";
defparam \data2[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N22
cycloneive_io_ibuf \idata2[4]~input (
	.i(idata2[4]),
	.ibar(gnd),
	.o(\idata2[4]~input_o ));
// synopsys translate_off
defparam \idata2[4]~input .bus_hold = "false";
defparam \idata2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \data2~4 (
// Equation(s):
// \data2~4_combout  = (!\flush~input_o  & (\idata2[4]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata2[4]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~4_combout ),
	.cout());
// synopsys translate_off
defparam \data2~4 .lut_mask = 16'h0400;
defparam \data2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \data2[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[4] .is_wysiwyg = "true";
defparam \data2[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N22
cycloneive_io_ibuf \idata2[5]~input (
	.i(idata2[5]),
	.ibar(gnd),
	.o(\idata2[5]~input_o ));
// synopsys translate_off
defparam \idata2[5]~input .bus_hold = "false";
defparam \idata2[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N12
cycloneive_lcell_comb \data2~5 (
// Equation(s):
// \data2~5_combout  = (\idata2[5]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata2[5]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~5_combout ),
	.cout());
// synopsys translate_off
defparam \data2~5 .lut_mask = 16'h0200;
defparam \data2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \data2[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[5] .is_wysiwyg = "true";
defparam \data2[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneive_io_ibuf \idata2[6]~input (
	.i(idata2[6]),
	.ibar(gnd),
	.o(\idata2[6]~input_o ));
// synopsys translate_off
defparam \idata2[6]~input .bus_hold = "false";
defparam \idata2[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N22
cycloneive_lcell_comb \data2~6 (
// Equation(s):
// \data2~6_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata2[6]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata2[6]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~6_combout ),
	.cout());
// synopsys translate_off
defparam \data2~6 .lut_mask = 16'h1000;
defparam \data2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \data2[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[6] .is_wysiwyg = "true";
defparam \data2[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y19_N8
cycloneive_io_ibuf \idata2[7]~input (
	.i(idata2[7]),
	.ibar(gnd),
	.o(\idata2[7]~input_o ));
// synopsys translate_off
defparam \idata2[7]~input .bus_hold = "false";
defparam \idata2[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N2
cycloneive_lcell_comb \data2~7 (
// Equation(s):
// \data2~7_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata2[7]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata2[7]~input_o ),
	.cin(gnd),
	.combout(\data2~7_combout ),
	.cout());
// synopsys translate_off
defparam \data2~7 .lut_mask = 16'h1000;
defparam \data2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N3
dffeas \data2[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[7] .is_wysiwyg = "true";
defparam \data2[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N22
cycloneive_io_ibuf \idata2[8]~input (
	.i(idata2[8]),
	.ibar(gnd),
	.o(\idata2[8]~input_o ));
// synopsys translate_off
defparam \idata2[8]~input .bus_hold = "false";
defparam \idata2[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \data2~8 (
// Equation(s):
// \data2~8_combout  = (!\flush~input_o  & (\idata2[8]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata2[8]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~8_combout ),
	.cout());
// synopsys translate_off
defparam \data2~8 .lut_mask = 16'h0400;
defparam \data2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \data2[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[8] .is_wysiwyg = "true";
defparam \data2[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N29
cycloneive_io_ibuf \idata2[9]~input (
	.i(idata2[9]),
	.ibar(gnd),
	.o(\idata2[9]~input_o ));
// synopsys translate_off
defparam \idata2[9]~input .bus_hold = "false";
defparam \idata2[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \data2~9 (
// Equation(s):
// \data2~9_combout  = (\idata2[9]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata2[9]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~9_combout ),
	.cout());
// synopsys translate_off
defparam \data2~9 .lut_mask = 16'h0200;
defparam \data2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N7
dffeas \data2[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[9] .is_wysiwyg = "true";
defparam \data2[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \idata2[10]~input (
	.i(idata2[10]),
	.ibar(gnd),
	.o(\idata2[10]~input_o ));
// synopsys translate_off
defparam \idata2[10]~input .bus_hold = "false";
defparam \idata2[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \data2~10 (
// Equation(s):
// \data2~10_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata2[10]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata2[10]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~10_combout ),
	.cout());
// synopsys translate_off
defparam \data2~10 .lut_mask = 16'h1000;
defparam \data2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N1
dffeas \data2[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[10] .is_wysiwyg = "true";
defparam \data2[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N1
cycloneive_io_ibuf \idata2[11]~input (
	.i(idata2[11]),
	.ibar(gnd),
	.o(\idata2[11]~input_o ));
// synopsys translate_off
defparam \idata2[11]~input .bus_hold = "false";
defparam \idata2[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \data2~11 (
// Equation(s):
// \data2~11_combout  = (!\flush~input_o  & (\idata2[11]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata2[11]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~11_combout ),
	.cout());
// synopsys translate_off
defparam \data2~11 .lut_mask = 16'h0400;
defparam \data2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N19
dffeas \data2[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[11] .is_wysiwyg = "true";
defparam \data2[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \idata2[12]~input (
	.i(idata2[12]),
	.ibar(gnd),
	.o(\idata2[12]~input_o ));
// synopsys translate_off
defparam \idata2[12]~input .bus_hold = "false";
defparam \idata2[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \data2~12 (
// Equation(s):
// \data2~12_combout  = (\idata2[12]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata2[12]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~12_combout ),
	.cout());
// synopsys translate_off
defparam \data2~12 .lut_mask = 16'h0200;
defparam \data2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N19
dffeas \data2[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[12] .is_wysiwyg = "true";
defparam \data2[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \idata2[13]~input (
	.i(idata2[13]),
	.ibar(gnd),
	.o(\idata2[13]~input_o ));
// synopsys translate_off
defparam \idata2[13]~input .bus_hold = "false";
defparam \idata2[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \data2~13 (
// Equation(s):
// \data2~13_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata2[13]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata2[13]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~13_combout ),
	.cout());
// synopsys translate_off
defparam \data2~13 .lut_mask = 16'h1000;
defparam \data2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \data2[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[13] .is_wysiwyg = "true";
defparam \data2[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N15
cycloneive_io_ibuf \idata2[14]~input (
	.i(idata2[14]),
	.ibar(gnd),
	.o(\idata2[14]~input_o ));
// synopsys translate_off
defparam \idata2[14]~input .bus_hold = "false";
defparam \idata2[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneive_lcell_comb \data2~14 (
// Equation(s):
// \data2~14_combout  = (\idata2[14]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata2[14]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~14_combout ),
	.cout());
// synopsys translate_off
defparam \data2~14 .lut_mask = 16'h0200;
defparam \data2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \data2[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[14] .is_wysiwyg = "true";
defparam \data2[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N29
cycloneive_io_ibuf \idata2[15]~input (
	.i(idata2[15]),
	.ibar(gnd),
	.o(\idata2[15]~input_o ));
// synopsys translate_off
defparam \idata2[15]~input .bus_hold = "false";
defparam \idata2[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \data2~15 (
// Equation(s):
// \data2~15_combout  = (!\stall~input_o  & (!\flush~input_o  & (\idata2[15]~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\idata2[15]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data2~15_combout ),
	.cout());
// synopsys translate_off
defparam \data2~15 .lut_mask = 16'h1000;
defparam \data2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \data2[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data2[15] .is_wysiwyg = "true";
defparam \data2[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N15
cycloneive_io_ibuf \idata3[0]~input (
	.i(idata3[0]),
	.ibar(gnd),
	.o(\idata3[0]~input_o ));
// synopsys translate_off
defparam \idata3[0]~input .bus_hold = "false";
defparam \idata3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \data3~0 (
// Equation(s):
// \data3~0_combout  = (\idata3[0]~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\idata3[0]~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data3~0 .lut_mask = 16'h0200;
defparam \data3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N3
dffeas \data3[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[0] .is_wysiwyg = "true";
defparam \data3[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \idata3[1]~input (
	.i(idata3[1]),
	.ibar(gnd),
	.o(\idata3[1]~input_o ));
// synopsys translate_off
defparam \idata3[1]~input .bus_hold = "false";
defparam \idata3[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
cycloneive_lcell_comb \data3~1 (
// Equation(s):
// \data3~1_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata3[1]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata3[1]~input_o ),
	.cin(gnd),
	.combout(\data3~1_combout ),
	.cout());
// synopsys translate_off
defparam \data3~1 .lut_mask = 16'h1000;
defparam \data3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N21
dffeas \data3[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[1] .is_wysiwyg = "true";
defparam \data3[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N8
cycloneive_io_ibuf \idata3[2]~input (
	.i(idata3[2]),
	.ibar(gnd),
	.o(\idata3[2]~input_o ));
// synopsys translate_off
defparam \idata3[2]~input .bus_hold = "false";
defparam \idata3[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \data3~2 (
// Equation(s):
// \data3~2_combout  = (!\flush~input_o  & (\idata3[2]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata3[2]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~2_combout ),
	.cout());
// synopsys translate_off
defparam \data3~2 .lut_mask = 16'h0400;
defparam \data3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \data3[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[2] .is_wysiwyg = "true";
defparam \data3[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y17_N15
cycloneive_io_ibuf \idata3[3]~input (
	.i(idata3[3]),
	.ibar(gnd),
	.o(\idata3[3]~input_o ));
// synopsys translate_off
defparam \idata3[3]~input .bus_hold = "false";
defparam \idata3[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneive_lcell_comb \data3~3 (
// Equation(s):
// \data3~3_combout  = (\idata3[3]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata3[3]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~3_combout ),
	.cout());
// synopsys translate_off
defparam \data3~3 .lut_mask = 16'h0200;
defparam \data3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N27
dffeas \data3[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[3] .is_wysiwyg = "true";
defparam \data3[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \idata3[4]~input (
	.i(idata3[4]),
	.ibar(gnd),
	.o(\idata3[4]~input_o ));
// synopsys translate_off
defparam \idata3[4]~input .bus_hold = "false";
defparam \idata3[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N14
cycloneive_lcell_comb \data3~4 (
// Equation(s):
// \data3~4_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata3[4]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata3[4]~input_o ),
	.cin(gnd),
	.combout(\data3~4_combout ),
	.cout());
// synopsys translate_off
defparam \data3~4 .lut_mask = 16'h1000;
defparam \data3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N15
dffeas \data3[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[4] .is_wysiwyg = "true";
defparam \data3[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneive_io_ibuf \idata3[5]~input (
	.i(idata3[5]),
	.ibar(gnd),
	.o(\idata3[5]~input_o ));
// synopsys translate_off
defparam \idata3[5]~input .bus_hold = "false";
defparam \idata3[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \data3~5 (
// Equation(s):
// \data3~5_combout  = (!\flush~input_o  & (\idata3[5]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata3[5]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~5_combout ),
	.cout());
// synopsys translate_off
defparam \data3~5 .lut_mask = 16'h0400;
defparam \data3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N27
dffeas \data3[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[5] .is_wysiwyg = "true";
defparam \data3[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \idata3[6]~input (
	.i(idata3[6]),
	.ibar(gnd),
	.o(\idata3[6]~input_o ));
// synopsys translate_off
defparam \idata3[6]~input .bus_hold = "false";
defparam \idata3[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \data3~6 (
// Equation(s):
// \data3~6_combout  = (!\stall~input_o  & (!\flush~input_o  & (\idata3[6]~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\idata3[6]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~6_combout ),
	.cout());
// synopsys translate_off
defparam \data3~6 .lut_mask = 16'h1000;
defparam \data3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \data3[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[6] .is_wysiwyg = "true";
defparam \data3[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N1
cycloneive_io_ibuf \idata3[7]~input (
	.i(idata3[7]),
	.ibar(gnd),
	.o(\idata3[7]~input_o ));
// synopsys translate_off
defparam \idata3[7]~input .bus_hold = "false";
defparam \idata3[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \data3~7 (
// Equation(s):
// \data3~7_combout  = (!\flush~input_o  & (\idata3[7]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata3[7]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~7_combout ),
	.cout());
// synopsys translate_off
defparam \data3~7 .lut_mask = 16'h0400;
defparam \data3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \data3[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[7] .is_wysiwyg = "true";
defparam \data3[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \idata3[8]~input (
	.i(idata3[8]),
	.ibar(gnd),
	.o(\idata3[8]~input_o ));
// synopsys translate_off
defparam \idata3[8]~input .bus_hold = "false";
defparam \idata3[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \data3~8 (
// Equation(s):
// \data3~8_combout  = (!\flush~input_o  & (\idata3[8]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata3[8]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~8_combout ),
	.cout());
// synopsys translate_off
defparam \data3~8 .lut_mask = 16'h0400;
defparam \data3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N9
dffeas \data3[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[8] .is_wysiwyg = "true";
defparam \data3[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N1
cycloneive_io_ibuf \idata3[9]~input (
	.i(idata3[9]),
	.ibar(gnd),
	.o(\idata3[9]~input_o ));
// synopsys translate_off
defparam \idata3[9]~input .bus_hold = "false";
defparam \idata3[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N28
cycloneive_lcell_comb \data3~9 (
// Equation(s):
// \data3~9_combout  = (\idata3[9]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata3[9]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~9_combout ),
	.cout());
// synopsys translate_off
defparam \data3~9 .lut_mask = 16'h0200;
defparam \data3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N29
dffeas \data3[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[9] .is_wysiwyg = "true";
defparam \data3[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
cycloneive_io_ibuf \idata3[10]~input (
	.i(idata3[10]),
	.ibar(gnd),
	.o(\idata3[10]~input_o ));
// synopsys translate_off
defparam \idata3[10]~input .bus_hold = "false";
defparam \idata3[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \data3~10 (
// Equation(s):
// \data3~10_combout  = (!\flush~input_o  & (\idata3[10]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata3[10]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~10_combout ),
	.cout());
// synopsys translate_off
defparam \data3~10 .lut_mask = 16'h0400;
defparam \data3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N31
dffeas \data3[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[10] .is_wysiwyg = "true";
defparam \data3[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \idata3[11]~input (
	.i(idata3[11]),
	.ibar(gnd),
	.o(\idata3[11]~input_o ));
// synopsys translate_off
defparam \idata3[11]~input .bus_hold = "false";
defparam \idata3[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \data3~11 (
// Equation(s):
// \data3~11_combout  = (\idata3[11]~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\idata3[11]~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~11_combout ),
	.cout());
// synopsys translate_off
defparam \data3~11 .lut_mask = 16'h0200;
defparam \data3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \data3[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[11] .is_wysiwyg = "true";
defparam \data3[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \idata3[12]~input (
	.i(idata3[12]),
	.ibar(gnd),
	.o(\idata3[12]~input_o ));
// synopsys translate_off
defparam \idata3[12]~input .bus_hold = "false";
defparam \idata3[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \data3~12 (
// Equation(s):
// \data3~12_combout  = (\idata3[12]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata3[12]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~12_combout ),
	.cout());
// synopsys translate_off
defparam \data3~12 .lut_mask = 16'h0200;
defparam \data3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N3
dffeas \data3[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[12] .is_wysiwyg = "true";
defparam \data3[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneive_io_ibuf \idata3[13]~input (
	.i(idata3[13]),
	.ibar(gnd),
	.o(\idata3[13]~input_o ));
// synopsys translate_off
defparam \idata3[13]~input .bus_hold = "false";
defparam \idata3[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \data3~13 (
// Equation(s):
// \data3~13_combout  = (\idata3[13]~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\idata3[13]~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data3~13_combout ),
	.cout());
// synopsys translate_off
defparam \data3~13 .lut_mask = 16'h0200;
defparam \data3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \data3[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[13] .is_wysiwyg = "true";
defparam \data3[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y0_N15
cycloneive_io_ibuf \idata3[14]~input (
	.i(idata3[14]),
	.ibar(gnd),
	.o(\idata3[14]~input_o ));
// synopsys translate_off
defparam \idata3[14]~input .bus_hold = "false";
defparam \idata3[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N16
cycloneive_lcell_comb \data3~14 (
// Equation(s):
// \data3~14_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata3[14]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata3[14]~input_o ),
	.cin(gnd),
	.combout(\data3~14_combout ),
	.cout());
// synopsys translate_off
defparam \data3~14 .lut_mask = 16'h1000;
defparam \data3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N17
dffeas \data3[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[14] .is_wysiwyg = "true";
defparam \data3[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cycloneive_io_ibuf \idata3[15]~input (
	.i(idata3[15]),
	.ibar(gnd),
	.o(\idata3[15]~input_o ));
// synopsys translate_off
defparam \idata3[15]~input .bus_hold = "false";
defparam \idata3[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
cycloneive_lcell_comb \data3~15 (
// Equation(s):
// \data3~15_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata3[15]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata3[15]~input_o ),
	.cin(gnd),
	.combout(\data3~15_combout ),
	.cout());
// synopsys translate_off
defparam \data3~15 .lut_mask = 16'h1000;
defparam \data3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N11
dffeas \data3[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data3[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data3[15] .is_wysiwyg = "true";
defparam \data3[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y43_N15
cycloneive_io_ibuf \idata4[0]~input (
	.i(idata4[0]),
	.ibar(gnd),
	.o(\idata4[0]~input_o ));
// synopsys translate_off
defparam \idata4[0]~input .bus_hold = "false";
defparam \idata4[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \data4~0 (
// Equation(s):
// \data4~0_combout  = (!\stall~input_o  & (\idata4[0]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata4[0]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data4~0 .lut_mask = 16'h0400;
defparam \data4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N29
dffeas \data4[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[0] .is_wysiwyg = "true";
defparam \data4[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \idata4[1]~input (
	.i(idata4[1]),
	.ibar(gnd),
	.o(\idata4[1]~input_o ));
// synopsys translate_off
defparam \idata4[1]~input .bus_hold = "false";
defparam \idata4[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \data4~1 (
// Equation(s):
// \data4~1_combout  = (!\stall~input_o  & (\idata4[1]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata4[1]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~1_combout ),
	.cout());
// synopsys translate_off
defparam \data4~1 .lut_mask = 16'h0400;
defparam \data4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \data4[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[1] .is_wysiwyg = "true";
defparam \data4[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \idata4[2]~input (
	.i(idata4[2]),
	.ibar(gnd),
	.o(\idata4[2]~input_o ));
// synopsys translate_off
defparam \idata4[2]~input .bus_hold = "false";
defparam \idata4[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \data4~2 (
// Equation(s):
// \data4~2_combout  = (\idata4[2]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata4[2]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~2_combout ),
	.cout());
// synopsys translate_off
defparam \data4~2 .lut_mask = 16'h0200;
defparam \data4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \data4[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[2] .is_wysiwyg = "true";
defparam \data4[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y14_N8
cycloneive_io_ibuf \idata4[3]~input (
	.i(idata4[3]),
	.ibar(gnd),
	.o(\idata4[3]~input_o ));
// synopsys translate_off
defparam \idata4[3]~input .bus_hold = "false";
defparam \idata4[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \data4~3 (
// Equation(s):
// \data4~3_combout  = (\idata4[3]~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\idata4[3]~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~3_combout ),
	.cout());
// synopsys translate_off
defparam \data4~3 .lut_mask = 16'h0200;
defparam \data4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \data4[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[3] .is_wysiwyg = "true";
defparam \data4[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N8
cycloneive_io_ibuf \idata4[4]~input (
	.i(idata4[4]),
	.ibar(gnd),
	.o(\idata4[4]~input_o ));
// synopsys translate_off
defparam \idata4[4]~input .bus_hold = "false";
defparam \idata4[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \data4~4 (
// Equation(s):
// \data4~4_combout  = (!\flush~input_o  & (\idata4[4]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata4[4]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~4_combout ),
	.cout());
// synopsys translate_off
defparam \data4~4 .lut_mask = 16'h0400;
defparam \data4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \data4[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[4] .is_wysiwyg = "true";
defparam \data4[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
cycloneive_io_ibuf \idata4[5]~input (
	.i(idata4[5]),
	.ibar(gnd),
	.o(\idata4[5]~input_o ));
// synopsys translate_off
defparam \idata4[5]~input .bus_hold = "false";
defparam \idata4[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \data4~5 (
// Equation(s):
// \data4~5_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata4[5]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata4[5]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~5_combout ),
	.cout());
// synopsys translate_off
defparam \data4~5 .lut_mask = 16'h1000;
defparam \data4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \data4[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[5] .is_wysiwyg = "true";
defparam \data4[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y11_N1
cycloneive_io_ibuf \idata4[6]~input (
	.i(idata4[6]),
	.ibar(gnd),
	.o(\idata4[6]~input_o ));
// synopsys translate_off
defparam \idata4[6]~input .bus_hold = "false";
defparam \idata4[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \data4~6 (
// Equation(s):
// \data4~6_combout  = (!\flush~input_o  & (\idata4[6]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata4[6]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~6_combout ),
	.cout());
// synopsys translate_off
defparam \data4~6 .lut_mask = 16'h0400;
defparam \data4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N3
dffeas \data4[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[6] .is_wysiwyg = "true";
defparam \data4[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneive_io_ibuf \idata4[7]~input (
	.i(idata4[7]),
	.ibar(gnd),
	.o(\idata4[7]~input_o ));
// synopsys translate_off
defparam \idata4[7]~input .bus_hold = "false";
defparam \idata4[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \data4~7 (
// Equation(s):
// \data4~7_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata4[7]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata4[7]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~7_combout ),
	.cout());
// synopsys translate_off
defparam \data4~7 .lut_mask = 16'h1000;
defparam \data4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N23
dffeas \data4[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[7] .is_wysiwyg = "true";
defparam \data4[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N1
cycloneive_io_ibuf \idata4[8]~input (
	.i(idata4[8]),
	.ibar(gnd),
	.o(\idata4[8]~input_o ));
// synopsys translate_off
defparam \idata4[8]~input .bus_hold = "false";
defparam \idata4[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \data4~8 (
// Equation(s):
// \data4~8_combout  = (!\stall~input_o  & (!\flush~input_o  & (\idata4[8]~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\idata4[8]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~8_combout ),
	.cout());
// synopsys translate_off
defparam \data4~8 .lut_mask = 16'h1000;
defparam \data4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N25
dffeas \data4[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[8] .is_wysiwyg = "true";
defparam \data4[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N1
cycloneive_io_ibuf \idata4[9]~input (
	.i(idata4[9]),
	.ibar(gnd),
	.o(\idata4[9]~input_o ));
// synopsys translate_off
defparam \idata4[9]~input .bus_hold = "false";
defparam \idata4[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \data4~9 (
// Equation(s):
// \data4~9_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata4[9]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata4[9]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~9_combout ),
	.cout());
// synopsys translate_off
defparam \data4~9 .lut_mask = 16'h1000;
defparam \data4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N21
dffeas \data4[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[9] .is_wysiwyg = "true";
defparam \data4[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
cycloneive_io_ibuf \idata4[10]~input (
	.i(idata4[10]),
	.ibar(gnd),
	.o(\idata4[10]~input_o ));
// synopsys translate_off
defparam \idata4[10]~input .bus_hold = "false";
defparam \idata4[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \data4~10 (
// Equation(s):
// \data4~10_combout  = (!\flush~input_o  & (\idata4[10]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata4[10]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~10_combout ),
	.cout());
// synopsys translate_off
defparam \data4~10 .lut_mask = 16'h0400;
defparam \data4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N5
dffeas \data4[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[10] .is_wysiwyg = "true";
defparam \data4[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N8
cycloneive_io_ibuf \idata4[11]~input (
	.i(idata4[11]),
	.ibar(gnd),
	.o(\idata4[11]~input_o ));
// synopsys translate_off
defparam \idata4[11]~input .bus_hold = "false";
defparam \idata4[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \data4~11 (
// Equation(s):
// \data4~11_combout  = (!\flush~input_o  & (\idata4[11]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata4[11]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~11_combout ),
	.cout());
// synopsys translate_off
defparam \data4~11 .lut_mask = 16'h0400;
defparam \data4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \data4[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[11] .is_wysiwyg = "true";
defparam \data4[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \idata4[12]~input (
	.i(idata4[12]),
	.ibar(gnd),
	.o(\idata4[12]~input_o ));
// synopsys translate_off
defparam \idata4[12]~input .bus_hold = "false";
defparam \idata4[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \data4~12 (
// Equation(s):
// \data4~12_combout  = (!\stall~input_o  & (!\flush~input_o  & (\idata4[12]~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\idata4[12]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~12_combout ),
	.cout());
// synopsys translate_off
defparam \data4~12 .lut_mask = 16'h1000;
defparam \data4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N19
dffeas \data4[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[12] .is_wysiwyg = "true";
defparam \data4[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \idata4[13]~input (
	.i(idata4[13]),
	.ibar(gnd),
	.o(\idata4[13]~input_o ));
// synopsys translate_off
defparam \idata4[13]~input .bus_hold = "false";
defparam \idata4[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \data4~13 (
// Equation(s):
// \data4~13_combout  = (!\stall~input_o  & (\idata4[13]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata4[13]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~13_combout ),
	.cout());
// synopsys translate_off
defparam \data4~13 .lut_mask = 16'h0400;
defparam \data4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \data4[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[13] .is_wysiwyg = "true";
defparam \data4[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \idata4[14]~input (
	.i(idata4[14]),
	.ibar(gnd),
	.o(\idata4[14]~input_o ));
// synopsys translate_off
defparam \idata4[14]~input .bus_hold = "false";
defparam \idata4[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \data4~14 (
// Equation(s):
// \data4~14_combout  = (!\stall~input_o  & (\idata4[14]~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\idata4[14]~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~14_combout ),
	.cout());
// synopsys translate_off
defparam \data4~14 .lut_mask = 16'h0400;
defparam \data4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N9
dffeas \data4[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[14] .is_wysiwyg = "true";
defparam \data4[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \idata4[15]~input (
	.i(idata4[15]),
	.ibar(gnd),
	.o(\idata4[15]~input_o ));
// synopsys translate_off
defparam \idata4[15]~input .bus_hold = "false";
defparam \idata4[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \data4~15 (
// Equation(s):
// \data4~15_combout  = (\idata4[15]~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\idata4[15]~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data4~15_combout ),
	.cout());
// synopsys translate_off
defparam \data4~15 .lut_mask = 16'h0200;
defparam \data4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \data4[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data4~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data4[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data4[15] .is_wysiwyg = "true";
defparam \data4[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \idata5[0]~input (
	.i(idata5[0]),
	.ibar(gnd),
	.o(\idata5[0]~input_o ));
// synopsys translate_off
defparam \idata5[0]~input .bus_hold = "false";
defparam \idata5[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \data5~0 (
// Equation(s):
// \data5~0_combout  = (!\flush~input_o  & (\idata5[0]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata5[0]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data5~0 .lut_mask = 16'h0400;
defparam \data5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \data5[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[0] .is_wysiwyg = "true";
defparam \data5[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N8
cycloneive_io_ibuf \idata5[1]~input (
	.i(idata5[1]),
	.ibar(gnd),
	.o(\idata5[1]~input_o ));
// synopsys translate_off
defparam \idata5[1]~input .bus_hold = "false";
defparam \idata5[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N18
cycloneive_lcell_comb \data5~1 (
// Equation(s):
// \data5~1_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata5[1]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata5[1]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~1_combout ),
	.cout());
// synopsys translate_off
defparam \data5~1 .lut_mask = 16'h1000;
defparam \data5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \data5[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[1] .is_wysiwyg = "true";
defparam \data5[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y43_N1
cycloneive_io_ibuf \idata5[2]~input (
	.i(idata5[2]),
	.ibar(gnd),
	.o(\idata5[2]~input_o ));
// synopsys translate_off
defparam \idata5[2]~input .bus_hold = "false";
defparam \idata5[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \data5~2 (
// Equation(s):
// \data5~2_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata5[2]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata5[2]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~2_combout ),
	.cout());
// synopsys translate_off
defparam \data5~2 .lut_mask = 16'h1000;
defparam \data5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \data5[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[2] .is_wysiwyg = "true";
defparam \data5[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N29
cycloneive_io_ibuf \idata5[3]~input (
	.i(idata5[3]),
	.ibar(gnd),
	.o(\idata5[3]~input_o ));
// synopsys translate_off
defparam \idata5[3]~input .bus_hold = "false";
defparam \idata5[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \data5~3 (
// Equation(s):
// \data5~3_combout  = (\idata5[3]~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\idata5[3]~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~3_combout ),
	.cout());
// synopsys translate_off
defparam \data5~3 .lut_mask = 16'h0200;
defparam \data5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N9
dffeas \data5[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[3] .is_wysiwyg = "true";
defparam \data5[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y43_N1
cycloneive_io_ibuf \idata5[4]~input (
	.i(idata5[4]),
	.ibar(gnd),
	.o(\idata5[4]~input_o ));
// synopsys translate_off
defparam \idata5[4]~input .bus_hold = "false";
defparam \idata5[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N28
cycloneive_lcell_comb \data5~4 (
// Equation(s):
// \data5~4_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata5[4]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata5[4]~input_o ),
	.cin(gnd),
	.combout(\data5~4_combout ),
	.cout());
// synopsys translate_off
defparam \data5~4 .lut_mask = 16'h1000;
defparam \data5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N29
dffeas \data5[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[4] .is_wysiwyg = "true";
defparam \data5[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \idata5[5]~input (
	.i(idata5[5]),
	.ibar(gnd),
	.o(\idata5[5]~input_o ));
// synopsys translate_off
defparam \idata5[5]~input .bus_hold = "false";
defparam \idata5[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \data5~5 (
// Equation(s):
// \data5~5_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata5[5]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata5[5]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~5_combout ),
	.cout());
// synopsys translate_off
defparam \data5~5 .lut_mask = 16'h1000;
defparam \data5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N9
dffeas \data5[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[5] .is_wysiwyg = "true";
defparam \data5[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N22
cycloneive_io_ibuf \idata5[6]~input (
	.i(idata5[6]),
	.ibar(gnd),
	.o(\idata5[6]~input_o ));
// synopsys translate_off
defparam \idata5[6]~input .bus_hold = "false";
defparam \idata5[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \data5~6 (
// Equation(s):
// \data5~6_combout  = (!\stall~input_o  & (!\flush~input_o  & (\idata5[6]~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\idata5[6]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~6_combout ),
	.cout());
// synopsys translate_off
defparam \data5~6 .lut_mask = 16'h1000;
defparam \data5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \data5[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[6] .is_wysiwyg = "true";
defparam \data5[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y12_N15
cycloneive_io_ibuf \idata5[7]~input (
	.i(idata5[7]),
	.ibar(gnd),
	.o(\idata5[7]~input_o ));
// synopsys translate_off
defparam \idata5[7]~input .bus_hold = "false";
defparam \idata5[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N6
cycloneive_lcell_comb \data5~7 (
// Equation(s):
// \data5~7_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata5[7]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata5[7]~input_o ),
	.cin(gnd),
	.combout(\data5~7_combout ),
	.cout());
// synopsys translate_off
defparam \data5~7 .lut_mask = 16'h1000;
defparam \data5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N7
dffeas \data5[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[7] .is_wysiwyg = "true";
defparam \data5[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N22
cycloneive_io_ibuf \idata5[8]~input (
	.i(idata5[8]),
	.ibar(gnd),
	.o(\idata5[8]~input_o ));
// synopsys translate_off
defparam \idata5[8]~input .bus_hold = "false";
defparam \idata5[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N20
cycloneive_lcell_comb \data5~8 (
// Equation(s):
// \data5~8_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata5[8]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata5[8]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~8_combout ),
	.cout());
// synopsys translate_off
defparam \data5~8 .lut_mask = 16'h1000;
defparam \data5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N21
dffeas \data5[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[8]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[8] .is_wysiwyg = "true";
defparam \data5[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N15
cycloneive_io_ibuf \idata5[9]~input (
	.i(idata5[9]),
	.ibar(gnd),
	.o(\idata5[9]~input_o ));
// synopsys translate_off
defparam \idata5[9]~input .bus_hold = "false";
defparam \idata5[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \data5~9 (
// Equation(s):
// \data5~9_combout  = (!\flush~input_o  & (\idata5[9]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata5[9]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~9_combout ),
	.cout());
// synopsys translate_off
defparam \data5~9 .lut_mask = 16'h0400;
defparam \data5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N23
dffeas \data5[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[9]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[9] .is_wysiwyg = "true";
defparam \data5[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \idata5[10]~input (
	.i(idata5[10]),
	.ibar(gnd),
	.o(\idata5[10]~input_o ));
// synopsys translate_off
defparam \idata5[10]~input .bus_hold = "false";
defparam \idata5[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \data5~10 (
// Equation(s):
// \data5~10_combout  = (\idata5[10]~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\idata5[10]~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~10_combout ),
	.cout());
// synopsys translate_off
defparam \data5~10 .lut_mask = 16'h0200;
defparam \data5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N17
dffeas \data5[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[10]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[10] .is_wysiwyg = "true";
defparam \data5[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y15_N8
cycloneive_io_ibuf \idata5[11]~input (
	.i(idata5[11]),
	.ibar(gnd),
	.o(\idata5[11]~input_o ));
// synopsys translate_off
defparam \idata5[11]~input .bus_hold = "false";
defparam \idata5[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N8
cycloneive_lcell_comb \data5~11 (
// Equation(s):
// \data5~11_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata5[11]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata5[11]~input_o ),
	.cin(gnd),
	.combout(\data5~11_combout ),
	.cout());
// synopsys translate_off
defparam \data5~11 .lut_mask = 16'h1000;
defparam \data5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N9
dffeas \data5[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[11] .is_wysiwyg = "true";
defparam \data5[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y6_N15
cycloneive_io_ibuf \idata5[12]~input (
	.i(idata5[12]),
	.ibar(gnd),
	.o(\idata5[12]~input_o ));
// synopsys translate_off
defparam \idata5[12]~input .bus_hold = "false";
defparam \idata5[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N14
cycloneive_lcell_comb \data5~12 (
// Equation(s):
// \data5~12_combout  = (!\flush~input_o  & (!\stall~input_o  & (\idata5[12]~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\idata5[12]~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~12_combout ),
	.cout());
// synopsys translate_off
defparam \data5~12 .lut_mask = 16'h1000;
defparam \data5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N15
dffeas \data5[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[12] .is_wysiwyg = "true";
defparam \data5[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneive_io_ibuf \idata5[13]~input (
	.i(idata5[13]),
	.ibar(gnd),
	.o(\idata5[13]~input_o ));
// synopsys translate_off
defparam \idata5[13]~input .bus_hold = "false";
defparam \idata5[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \data5~13 (
// Equation(s):
// \data5~13_combout  = (!\flush~input_o  & (\idata5[13]~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\idata5[13]~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\data5~13_combout ),
	.cout());
// synopsys translate_off
defparam \data5~13 .lut_mask = 16'h0400;
defparam \data5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \data5[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[13] .is_wysiwyg = "true";
defparam \data5[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N8
cycloneive_io_ibuf \idata5[14]~input (
	.i(idata5[14]),
	.ibar(gnd),
	.o(\idata5[14]~input_o ));
// synopsys translate_off
defparam \idata5[14]~input .bus_hold = "false";
defparam \idata5[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N22
cycloneive_lcell_comb \data5~14 (
// Equation(s):
// \data5~14_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata5[14]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata5[14]~input_o ),
	.cin(gnd),
	.combout(\data5~14_combout ),
	.cout());
// synopsys translate_off
defparam \data5~14 .lut_mask = 16'h1000;
defparam \data5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N23
dffeas \data5[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[14] .is_wysiwyg = "true";
defparam \data5[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y22_N1
cycloneive_io_ibuf \idata5[15]~input (
	.i(idata5[15]),
	.ibar(gnd),
	.o(\idata5[15]~input_o ));
// synopsys translate_off
defparam \idata5[15]~input .bus_hold = "false";
defparam \idata5[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N12
cycloneive_lcell_comb \data5~15 (
// Equation(s):
// \data5~15_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \idata5[15]~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\idata5[15]~input_o ),
	.cin(gnd),
	.combout(\data5~15_combout ),
	.cout());
// synopsys translate_off
defparam \data5~15 .lut_mask = 16'h1000;
defparam \data5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N13
dffeas \data5[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\data5~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data5[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data5[15] .is_wysiwyg = "true";
defparam \data5[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y43_N8
cycloneive_io_ibuf \iflag1~input (
	.i(iflag1),
	.ibar(gnd),
	.o(\iflag1~input_o ));
// synopsys translate_off
defparam \iflag1~input .bus_hold = "false";
defparam \iflag1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N26
cycloneive_lcell_comb \flag1~0 (
// Equation(s):
// \flag1~0_combout  = (\iflag1~input_o  & (!\flush~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\iflag1~input_o ),
	.datab(\flush~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag1~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag1~0 .lut_mask = 16'h0200;
defparam \flag1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N27
dffeas flag1(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag1~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag1.is_wysiwyg = "true";
defparam flag1.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y8_N22
cycloneive_io_ibuf \iflag2~input (
	.i(iflag2),
	.ibar(gnd),
	.o(\iflag2~input_o ));
// synopsys translate_off
defparam \iflag2~input .bus_hold = "false";
defparam \iflag2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
cycloneive_lcell_comb \flag2~0 (
// Equation(s):
// \flag2~0_combout  = (!\stall~input_o  & (!\flush~input_o  & (\data1~0_combout  & \iflag2~input_o )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\data1~0_combout ),
	.datad(\iflag2~input_o ),
	.cin(gnd),
	.combout(\flag2~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag2~0 .lut_mask = 16'h1000;
defparam \flag2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas flag2(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag2~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag2.is_wysiwyg = "true";
defparam flag2.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \iflag3~input (
	.i(iflag3),
	.ibar(gnd),
	.o(\iflag3~input_o ));
// synopsys translate_off
defparam \iflag3~input .bus_hold = "false";
defparam \iflag3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N18
cycloneive_lcell_comb \flag3~0 (
// Equation(s):
// \flag3~0_combout  = (!\stall~input_o  & (!\flush~input_o  & (\iflag3~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\iflag3~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag3~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag3~0 .lut_mask = 16'h1000;
defparam \flag3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas flag3(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag3~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag3.is_wysiwyg = "true";
defparam flag3.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y7_N1
cycloneive_io_ibuf \iflag4~input (
	.i(iflag4),
	.ibar(gnd),
	.o(\iflag4~input_o ));
// synopsys translate_off
defparam \iflag4~input .bus_hold = "false";
defparam \iflag4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \flag4~0 (
// Equation(s):
// \flag4~0_combout  = (!\flush~input_o  & (\iflag4~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\iflag4~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag4~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag4~0 .lut_mask = 16'h0400;
defparam \flag4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N25
dffeas flag4(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag4~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag4.is_wysiwyg = "true";
defparam flag4.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \iflag5~input (
	.i(iflag5),
	.ibar(gnd),
	.o(\iflag5~input_o ));
// synopsys translate_off
defparam \iflag5~input .bus_hold = "false";
defparam \iflag5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \flag5~0 (
// Equation(s):
// \flag5~0_combout  = (!\stall~input_o  & (\iflag5~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\iflag5~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag5~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag5~0 .lut_mask = 16'h0400;
defparam \flag5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas flag5(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag5~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag5.is_wysiwyg = "true";
defparam flag5.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneive_io_ibuf \iflag6~input (
	.i(iflag6),
	.ibar(gnd),
	.o(\iflag6~input_o ));
// synopsys translate_off
defparam \iflag6~input .bus_hold = "false";
defparam \iflag6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N24
cycloneive_lcell_comb \flag6~0 (
// Equation(s):
// \flag6~0_combout  = (!\stall~input_o  & (!\flush~input_o  & (\iflag6~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\iflag6~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag6~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag6~0 .lut_mask = 16'h1000;
defparam \flag6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas flag6(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag6~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag6.is_wysiwyg = "true";
defparam flag6.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y13_N1
cycloneive_io_ibuf \iflag7~input (
	.i(iflag7),
	.ibar(gnd),
	.o(\iflag7~input_o ));
// synopsys translate_off
defparam \iflag7~input .bus_hold = "false";
defparam \iflag7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N24
cycloneive_lcell_comb \flag7~0 (
// Equation(s):
// \flag7~0_combout  = (!\flush~input_o  & (!\stall~input_o  & (\iflag7~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\iflag7~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag7~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag7~0 .lut_mask = 16'h1000;
defparam \flag7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas flag7(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag7~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag7.is_wysiwyg = "true";
defparam flag7.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \iflag8~input (
	.i(iflag8),
	.ibar(gnd),
	.o(\iflag8~input_o ));
// synopsys translate_off
defparam \iflag8~input .bus_hold = "false";
defparam \iflag8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \flag8~0 (
// Equation(s):
// \flag8~0_combout  = (!\flush~input_o  & (!\stall~input_o  & (\iflag8~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\iflag8~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag8~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag8~0 .lut_mask = 16'h1000;
defparam \flag8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N7
dffeas flag8(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag8~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag8.is_wysiwyg = "true";
defparam flag8.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \iflag9~input (
	.i(iflag9),
	.ibar(gnd),
	.o(\iflag9~input_o ));
// synopsys translate_off
defparam \iflag9~input .bus_hold = "false";
defparam \iflag9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N30
cycloneive_lcell_comb \flag9~0 (
// Equation(s):
// \flag9~0_combout  = (!\stall~input_o  & (!\flush~input_o  & (\iflag9~input_o  & \data1~0_combout )))

	.dataa(\stall~input_o ),
	.datab(\flush~input_o ),
	.datac(\iflag9~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag9~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag9~0 .lut_mask = 16'h1000;
defparam \flag9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N31
dffeas flag9(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag9~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag9.is_wysiwyg = "true";
defparam flag9.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y9_N8
cycloneive_io_ibuf \iflag10~input (
	.i(iflag10),
	.ibar(gnd),
	.o(\iflag10~input_o ));
// synopsys translate_off
defparam \iflag10~input .bus_hold = "false";
defparam \iflag10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneive_lcell_comb \flag10~0 (
// Equation(s):
// \flag10~0_combout  = (\iflag10~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\iflag10~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag10~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag10~0 .lut_mask = 16'h0200;
defparam \flag10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas flag10(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag10~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag10.is_wysiwyg = "true";
defparam flag10.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N8
cycloneive_io_ibuf \iflag11~input (
	.i(iflag11),
	.ibar(gnd),
	.o(\iflag11~input_o ));
// synopsys translate_off
defparam \iflag11~input .bus_hold = "false";
defparam \iflag11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \flag11~0 (
// Equation(s):
// \flag11~0_combout  = (!\flush~input_o  & (!\stall~input_o  & (\iflag11~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\iflag11~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag11~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag11~0 .lut_mask = 16'h1000;
defparam \flag11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N29
dffeas flag11(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag11~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag11.is_wysiwyg = "true";
defparam flag11.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y43_N1
cycloneive_io_ibuf \iflag12~input (
	.i(iflag12),
	.ibar(gnd),
	.o(\iflag12~input_o ));
// synopsys translate_off
defparam \iflag12~input .bus_hold = "false";
defparam \iflag12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N16
cycloneive_lcell_comb \flag12~0 (
// Equation(s):
// \flag12~0_combout  = (\iflag12~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\iflag12~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag12~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag12~0 .lut_mask = 16'h0200;
defparam \flag12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas flag12(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag12~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag12.is_wysiwyg = "true";
defparam flag12.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y43_N1
cycloneive_io_ibuf \iflag13~input (
	.i(iflag13),
	.ibar(gnd),
	.o(\iflag13~input_o ));
// synopsys translate_off
defparam \iflag13~input .bus_hold = "false";
defparam \iflag13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \flag13~0 (
// Equation(s):
// \flag13~0_combout  = (!\flush~input_o  & (\iflag13~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\iflag13~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag13~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag13~0 .lut_mask = 16'h0400;
defparam \flag13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas flag13(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag13~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag13.is_wysiwyg = "true";
defparam flag13.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \iflag14~input (
	.i(iflag14),
	.ibar(gnd),
	.o(\iflag14~input_o ));
// synopsys translate_off
defparam \iflag14~input .bus_hold = "false";
defparam \iflag14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \flag14~0 (
// Equation(s):
// \flag14~0_combout  = (!\flush~input_o  & (\iflag14~input_o  & (!\stall~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\iflag14~input_o ),
	.datac(\stall~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag14~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag14~0 .lut_mask = 16'h0400;
defparam \flag14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas flag14(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag14~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag14.is_wysiwyg = "true";
defparam flag14.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \iflag15~input (
	.i(iflag15),
	.ibar(gnd),
	.o(\iflag15~input_o ));
// synopsys translate_off
defparam \iflag15~input .bus_hold = "false";
defparam \iflag15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \flag15~0 (
// Equation(s):
// \flag15~0_combout  = (!\flush~input_o  & (!\stall~input_o  & (\iflag15~input_o  & \data1~0_combout )))

	.dataa(\flush~input_o ),
	.datab(\stall~input_o ),
	.datac(\iflag15~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag15~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag15~0 .lut_mask = 16'h1000;
defparam \flag15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N27
dffeas flag15(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag15~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag15.is_wysiwyg = "true";
defparam flag15.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y43_N8
cycloneive_io_ibuf \iflag16~input (
	.i(iflag16),
	.ibar(gnd),
	.o(\iflag16~input_o ));
// synopsys translate_off
defparam \iflag16~input .bus_hold = "false";
defparam \iflag16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N6
cycloneive_lcell_comb \flag16~0 (
// Equation(s):
// \flag16~0_combout  = (\iflag16~input_o  & (!\stall~input_o  & (!\flush~input_o  & \data1~0_combout )))

	.dataa(\iflag16~input_o ),
	.datab(\stall~input_o ),
	.datac(\flush~input_o ),
	.datad(\data1~0_combout ),
	.cin(gnd),
	.combout(\flag16~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag16~0 .lut_mask = 16'h0200;
defparam \flag16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas flag16(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\flag16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data1[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag16~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag16.is_wysiwyg = "true";
defparam flag16.power_up = "low";
// synopsys translate_on

assign odata1[0] = \odata1[0]~output_o ;

assign odata1[1] = \odata1[1]~output_o ;

assign odata1[2] = \odata1[2]~output_o ;

assign odata1[3] = \odata1[3]~output_o ;

assign odata1[4] = \odata1[4]~output_o ;

assign odata1[5] = \odata1[5]~output_o ;

assign odata1[6] = \odata1[6]~output_o ;

assign odata1[7] = \odata1[7]~output_o ;

assign odata1[8] = \odata1[8]~output_o ;

assign odata1[9] = \odata1[9]~output_o ;

assign odata1[10] = \odata1[10]~output_o ;

assign odata1[11] = \odata1[11]~output_o ;

assign odata1[12] = \odata1[12]~output_o ;

assign odata1[13] = \odata1[13]~output_o ;

assign odata1[14] = \odata1[14]~output_o ;

assign odata1[15] = \odata1[15]~output_o ;

assign odata2[0] = \odata2[0]~output_o ;

assign odata2[1] = \odata2[1]~output_o ;

assign odata2[2] = \odata2[2]~output_o ;

assign odata2[3] = \odata2[3]~output_o ;

assign odata2[4] = \odata2[4]~output_o ;

assign odata2[5] = \odata2[5]~output_o ;

assign odata2[6] = \odata2[6]~output_o ;

assign odata2[7] = \odata2[7]~output_o ;

assign odata2[8] = \odata2[8]~output_o ;

assign odata2[9] = \odata2[9]~output_o ;

assign odata2[10] = \odata2[10]~output_o ;

assign odata2[11] = \odata2[11]~output_o ;

assign odata2[12] = \odata2[12]~output_o ;

assign odata2[13] = \odata2[13]~output_o ;

assign odata2[14] = \odata2[14]~output_o ;

assign odata2[15] = \odata2[15]~output_o ;

assign odata3[0] = \odata3[0]~output_o ;

assign odata3[1] = \odata3[1]~output_o ;

assign odata3[2] = \odata3[2]~output_o ;

assign odata3[3] = \odata3[3]~output_o ;

assign odata3[4] = \odata3[4]~output_o ;

assign odata3[5] = \odata3[5]~output_o ;

assign odata3[6] = \odata3[6]~output_o ;

assign odata3[7] = \odata3[7]~output_o ;

assign odata3[8] = \odata3[8]~output_o ;

assign odata3[9] = \odata3[9]~output_o ;

assign odata3[10] = \odata3[10]~output_o ;

assign odata3[11] = \odata3[11]~output_o ;

assign odata3[12] = \odata3[12]~output_o ;

assign odata3[13] = \odata3[13]~output_o ;

assign odata3[14] = \odata3[14]~output_o ;

assign odata3[15] = \odata3[15]~output_o ;

assign odata4[0] = \odata4[0]~output_o ;

assign odata4[1] = \odata4[1]~output_o ;

assign odata4[2] = \odata4[2]~output_o ;

assign odata4[3] = \odata4[3]~output_o ;

assign odata4[4] = \odata4[4]~output_o ;

assign odata4[5] = \odata4[5]~output_o ;

assign odata4[6] = \odata4[6]~output_o ;

assign odata4[7] = \odata4[7]~output_o ;

assign odata4[8] = \odata4[8]~output_o ;

assign odata4[9] = \odata4[9]~output_o ;

assign odata4[10] = \odata4[10]~output_o ;

assign odata4[11] = \odata4[11]~output_o ;

assign odata4[12] = \odata4[12]~output_o ;

assign odata4[13] = \odata4[13]~output_o ;

assign odata4[14] = \odata4[14]~output_o ;

assign odata4[15] = \odata4[15]~output_o ;

assign odata5[0] = \odata5[0]~output_o ;

assign odata5[1] = \odata5[1]~output_o ;

assign odata5[2] = \odata5[2]~output_o ;

assign odata5[3] = \odata5[3]~output_o ;

assign odata5[4] = \odata5[4]~output_o ;

assign odata5[5] = \odata5[5]~output_o ;

assign odata5[6] = \odata5[6]~output_o ;

assign odata5[7] = \odata5[7]~output_o ;

assign odata5[8] = \odata5[8]~output_o ;

assign odata5[9] = \odata5[9]~output_o ;

assign odata5[10] = \odata5[10]~output_o ;

assign odata5[11] = \odata5[11]~output_o ;

assign odata5[12] = \odata5[12]~output_o ;

assign odata5[13] = \odata5[13]~output_o ;

assign odata5[14] = \odata5[14]~output_o ;

assign odata5[15] = \odata5[15]~output_o ;

assign oflag1 = \oflag1~output_o ;

assign oflag2 = \oflag2~output_o ;

assign oflag3 = \oflag3~output_o ;

assign oflag4 = \oflag4~output_o ;

assign oflag5 = \oflag5~output_o ;

assign oflag6 = \oflag6~output_o ;

assign oflag7 = \oflag7~output_o ;

assign oflag8 = \oflag8~output_o ;

assign oflag9 = \oflag9~output_o ;

assign oflag10 = \oflag10~output_o ;

assign oflag11 = \oflag11~output_o ;

assign oflag12 = \oflag12~output_o ;

assign oflag13 = \oflag13~output_o ;

assign oflag14 = \oflag14~output_o ;

assign oflag15 = \oflag15~output_o ;

assign oflag16 = \oflag16~output_o ;

assign is_halt_now = \is_halt_now~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
