==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 41.6667ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SIM-1] CSim done with 0 errors.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 41.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Configurable_Convolution_Filter/configurable_convolution_filter.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from Configurable_Convolution_Filter/configurable_convolution_filter.cpp:1:
Configurable_Convolution_Filter/configurable_convolution_filter.cpp:78:40: error: excess elements in array initializer
   { -24, 71, -22, -12, -46, 128, -53, 109, -86, 78, 59, 44, 115, 124, 100, -57, -3},
                                       ^~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 41.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Configurable_Convolution_Filter/configurable_convolution_filter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 165.789 ; gain = 75.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 165.789 ; gain = 75.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pixel_weighted_average' into 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 165.789 ; gain = 75.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 165.789 ; gain = 75.980
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_col' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:118) in function 'convolution_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:140) in function 'convolution_filter' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:141) in function 'convolution_filter' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:147) in function 'convolution_filter' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Edge_i' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:18) in function 'convolution_filter' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Edge_j' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:19) in function 'convolution_filter' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 2 completely.
WARNING: [XFORM 203-124] Array  'in_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:42)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 165.789 ; gain = 75.980
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_row' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:117:3) in function 'convolution_filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 165.789 ; gain = 75.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution_filter' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:15->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) on 'alloca' operation ('temp.V', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:14->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_row_Loop_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.492 seconds; current allocated memory: 96.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 97.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/in_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/out_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution_filter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'window_V_6_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_0' to 'convolution_filtebkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_0_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_1' to 'convolution_filtecud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_1_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_2' to 'convolution_filtedEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_2_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_3' to 'convolution_filteeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_3_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_4' to 'convolution_filtefYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_4_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_5' to 'convolution_filteg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_am_addmul_10ns_10ns_13ns_24_1_1' to 'convolution_filtehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolution_filtehbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_filter'.
INFO: [HLS 200-111]  Elapsed time: 2.013 seconds; current allocated memory: 98.282 MB.
INFO: [RTMG 210-278] Implementing memory 'convolution_filtebkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 165.789 ; gain = 75.980
INFO: [VHDL 208-304] Generating VHDL RTL for convolution_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution_filter.
INFO: [HLS 200-112] Total elapsed time: 31.775 seconds; peak allocated memory: 98.282 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 41.667ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Configurable_Convolution_Filter/configurable_convolution_filter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 165.793 ; gain = 74.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 165.793 ; gain = 74.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pixel_weighted_average' into 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 165.793 ; gain = 74.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 165.793 ; gain = 74.391
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_col' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:118) in function 'convolution_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:140) in function 'convolution_filter' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:141) in function 'convolution_filter' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:147) in function 'convolution_filter' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Edge_i' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:18) in function 'convolution_filter' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Edge_j' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:19) in function 'convolution_filter' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 2 completely.
WARNING: [XFORM 203-124] Array  'in_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:42)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 165.793 ; gain = 74.391
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_row' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:117:3) in function 'convolution_filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 165.793 ; gain = 74.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution_filter' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:15->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) on 'alloca' operation ('temp.V', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:14->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_row_Loop_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.476 seconds; current allocated memory: 96.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 97.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/in_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/out_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution_filter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'window_V_6_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_0' to 'convolution_filtebkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_0_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_1' to 'convolution_filtecud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_1_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_2' to 'convolution_filtedEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_2_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_3' to 'convolution_filteeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_3_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_4' to 'convolution_filtefYi' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_4_6' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_5' to 'convolution_filteg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'window_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_am_addmul_10ns_10ns_13ns_24_1_1' to 'convolution_filtehbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolution_filtehbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_filter'.
INFO: [HLS 200-111]  Elapsed time: 1.455 seconds; current allocated memory: 98.400 MB.
INFO: [RTMG 210-278] Implementing memory 'convolution_filtebkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 165.793 ; gain = 74.391
INFO: [VHDL 208-304] Generating VHDL RTL for convolution_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution_filter.
INFO: [HLS 200-112] Total elapsed time: 33.736 seconds; peak allocated memory: 98.400 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Configurable_Convolution_Filter/configurable_convolution_filter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 165.828 ; gain = 75.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 165.828 ; gain = 75.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pixel_weighted_average' into 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 165.828 ; gain = 75.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 165.828 ; gain = 75.398
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_col' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:118) in function 'convolution_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:140) in function 'convolution_filter' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:141) in function 'convolution_filter' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:147) in function 'convolution_filter' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Edge_i' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:18) in function 'convolution_filter' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Edge_j' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:19) in function 'convolution_filter' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V'  in dimension 2 completely.
WARNING: [XFORM 203-124] Array  'in_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:30)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 165.828 ; gain = 75.398
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_row' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:117:3) in function 'convolution_filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 165.828 ; gain = 75.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution_filter' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:15->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) on 'alloca' operation ('temp.V', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:14->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_row_Loop_col'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (10.6824ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'convolution_filter' consists of the following:
	'mul' operation of DSP[767] ('temp.V', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:20->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) [522]  (3.36 ns)
	'add' operation of DSP[767] ('add_ln68_1', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:21->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) [767]  (3.02 ns)
	'add' operation ('add_ln68_4', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:21->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) [773]  (2.14 ns)
	'add' operation ('add_ln68_10', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:21->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) [785]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.105 seconds; current allocated memory: 103.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.208 seconds; current allocated memory: 105.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/kernel_config_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/in_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/out_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution_filter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'window_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_sum_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_off_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_0' to 'convolution_filtebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_1' to 'convolution_filtecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_2' to 'convolution_filtedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_3' to 'convolution_filteeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_4' to 'convolution_filtefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_5' to 'convolution_filteg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'kernel_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_6' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'kernel_config_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_sdiv_23s_8s_8_27_1' to 'convolution_filtehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_mac_muladd_8s_8ns_16s_17_1_1' to 'convolution_filteibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_mac_muladd_8s_8ns_17s_18_1_1' to 'convolution_filtejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolution_filtehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolution_filteibs': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolution_filtejbC': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_filter'.
INFO: [HLS 200-111]  Elapsed time: 7.444 seconds; current allocated memory: 108.910 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'convolution_filtehbi_div'
INFO: [RTMG 210-278] Implementing memory 'convolution_filtebkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:59 . Memory (MB): peak = 179.199 ; gain = 88.770
INFO: [VHDL 208-304] Generating VHDL RTL for convolution_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution_filter.
INFO: [HLS 200-112] Total elapsed time: 59.3 seconds; peak allocated memory: 108.910 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.563ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Configurable_Convolution_Filter/configurable_convolution_filter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 165.980 ; gain = 74.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 165.980 ; gain = 74.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pixel_weighted_average' into 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 165.980 ; gain = 74.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 165.980 ; gain = 74.539
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop_col' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:118) in function 'convolution_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:140) in function 'convolution_filter' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:141) in function 'convolution_filter' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:147) in function 'convolution_filter' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Edge_i' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:18) in function 'convolution_filter' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Edge_j' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:19) in function 'convolution_filter' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel.V'  in dimension 2 completely.
WARNING: [XFORM 203-124] Array  'in_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_img.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-11] Balancing expressions in function 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:30)...48 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 165.980 ; gain = 74.539
INFO: [XFORM 203-541] Flattening a loop nest 'Loop_row' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:117:3) in function 'convolution_filter'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 165.980 ; gain = 74.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convolution_filter' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:15->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) on 'alloca' operation ('temp.V', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:14->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:166) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_row_Loop_col'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 32.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.971 seconds; current allocated memory: 103.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 105.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/kernel_config_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/in_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'convolution_filter/out_img_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'convolution_filter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'window_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_sum_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_off_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'window_V_6_5' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_0' to 'convolution_filtebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_1' to 'convolution_filtecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_2' to 'convolution_filtedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_3' to 'convolution_filteeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_4' to 'convolution_filtefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_line_buffer_V_5' to 'convolution_filteg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'kernel_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_V_6_6' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'kernel_config_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'convolution_filter_sdiv_23s_8s_8_27_1' to 'convolution_filtehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_mac_muladd_8s_8ns_17s_18_1_1' to 'convolution_filteibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_filter_mac_muladd_8s_8ns_16s_17_1_1' to 'convolution_filtejbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'convolution_filtehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolution_filteibs': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'convolution_filtejbC': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_filter'.
INFO: [HLS 200-111]  Elapsed time: 3.871 seconds; current allocated memory: 108.886 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'convolution_filtehbi_div'
INFO: [RTMG 210-278] Implementing memory 'convolution_filtebkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 178.551 ; gain = 87.109
INFO: [VHDL 208-304] Generating VHDL RTL for convolution_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for convolution_filter.
INFO: [HLS 200-112] Total elapsed time: 38.719 seconds; peak allocated memory: 108.886 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.563ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.563ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
