`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is Counter_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module Counter_TopLevel (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input  Clock,
	input  Reset,
	output [31: 0] Counter
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  QuSoCModule_L98F13L119T14_QuSoCModule_L99F31T32_Expr = 1'b0;
wire  QuSoCModule_L62F31T33_Expr = 1'b0;
wire  RISCVModule_Types_L11F30T35_Expr = 1'b0;
wire  QuSoCModule_L70F33T43_Expr = 1'b0;
wire  [32:1] QuSoCModule_L77F33T43_Expr = 32'b10000000000000000000000000000000;
wire  [32:1] QuSoCModule_L83F33T43_Expr = 32'b10000000000100000000000000000000;
wire  [32:1] QuSoCModule_L90F33T43_Expr = 32'b10000000001000000000000000000000;
wire  QuSoCModule_L125F9L155T10_QuSoCModule_L132F13L154T14_QuSoCModule_L150F17L153T18_QuSoCModule_L152F42T46_Expr = 1'b1;
reg  NextState_MemReady = 1'b0;
wire  [32:1] ModuleCommon_Address;
wire  [32:1] ModuleCommon_WriteValue;
wire  ModuleCommon_WE;
wire  ModuleCommon_RE;
wire  [32:1] internalMemReadData;
wire  internalMemReady;
wire  [32:1] InstructionsRAM_Common_Address;
wire  [32:1] InstructionsRAM_Common_WriteValue;
wire  InstructionsRAM_Common_WE;
wire  InstructionsRAM_Common_RE;
wire  [32:1] InstructionsRAM_DeviceAddress;
wire  [2:1] InstructionsRAM_MemAccessMode;
wire  [32:1] InstructionsRAM_ReadValue;
wire  InstructionsRAM_IsReady;
wire  InstructionsRAM_IsActive;
wire  [32:1] CPU_BaseAddress;
wire  [32:1] CPU_MemReadData;
wire  CPU_MemReady;
wire  CPU_ExtIRQ;
wire  CPU_IsHalted;
wire  [32:1] CPU_MemWriteData;
wire  [3:1] CPU_MemAccessMode;
wire  CPU_MemRead;
wire  CPU_MemWrite;
wire  [32:1] CPU_MemAddress;
wire  [32:1] CounterRegister_Common_Address;
wire  [32:1] CounterRegister_Common_WriteValue;
wire  CounterRegister_Common_WE;
wire  CounterRegister_Common_RE;
wire  [32:1] CounterRegister_DeviceAddress;
wire  [32:1] CounterRegister_ReadValue;
wire  CounterRegister_IsReady;
wire  CounterRegister_IsActive;
wire  [32:1] BlockRAM_Common_Address;
wire  [32:1] BlockRAM_Common_WriteValue;
wire  BlockRAM_Common_WE;
wire  BlockRAM_Common_RE;
wire  [32:1] BlockRAM_DeviceAddress;
wire  [2:1] BlockRAM_MemAccessMode;
wire  [32:1] BlockRAM_ReadValue;
wire  BlockRAM_IsReady;
wire  BlockRAM_IsActive;
wire  [32:1] UARTSim_Common_Address;
wire  [32:1] UARTSim_Common_WriteValue;
wire  UARTSim_Common_WE;
wire  UARTSim_Common_RE;
wire  [32:1] UARTSim_DeviceAddress;
wire  UARTSim_IsActive;
wire  UARTSim_IsReady;
wire  [32:1] UARTSim_ReadValue;
reg  [32:1] QuSoCModule_L98F13L119T14_result = 32'b00000000000000000000000000000000;
wire  [2:1] QuSoCModule_L71F33T56_Index;
wire  [2:1] QuSoCModule_L84F33T55_Index;
wire  [32:1] InstructionsRAMCommon_AddressInstructionsRAM_Common_AddressHardLink;
wire  [32:1] InstructionsRAMCommon_WriteValueInstructionsRAM_Common_WriteValueHardLink;
wire  InstructionsRAMCommon_WEInstructionsRAM_Common_WEHardLink;
wire  InstructionsRAMCommon_REInstructionsRAM_Common_REHardLink;
wire  [32:1] InstructionsRAMDeviceAddressInstructionsRAM_DeviceAddressHardLink;
wire  [2:1] InstructionsRAMMemAccessModeInstructionsRAM_MemAccessModeHardLink;
wire  [32:1] InstructionsRAMReadValueInstructionsRAM_ReadValueHardLink;
wire  InstructionsRAMIsReadyInstructionsRAM_IsReadyHardLink;
wire  InstructionsRAMIsActiveInstructionsRAM_IsActiveHardLink;
wire  [32:1] CPUBaseAddressCPU_BaseAddressHardLink;
wire  [32:1] CPUMemReadDataCPU_MemReadDataHardLink;
wire  CPUMemReadyCPU_MemReadyHardLink;
wire  CPUExtIRQCPU_ExtIRQHardLink;
wire  CPUIsHaltedCPU_IsHaltedHardLink;
wire  [32:1] CPUMemWriteDataCPU_MemWriteDataHardLink;
wire  [3:1] CPUMemAccessModeCPU_MemAccessModeHardLink;
wire  CPUMemReadCPU_MemReadHardLink;
wire  CPUMemWriteCPU_MemWriteHardLink;
wire  [32:1] CPUMemAddressCPU_MemAddressHardLink;
wire  [32:1] CounterRegisterCommon_AddressCounterRegister_Common_AddressHardLink;
wire  [32:1] CounterRegisterCommon_WriteValueCounterRegister_Common_WriteValueHardLink;
wire  CounterRegisterCommon_WECounterRegister_Common_WEHardLink;
wire  CounterRegisterCommon_RECounterRegister_Common_REHardLink;
wire  [32:1] CounterRegisterDeviceAddressCounterRegister_DeviceAddressHardLink;
wire  [32:1] CounterRegisterReadValueCounterRegister_ReadValueHardLink;
wire  CounterRegisterIsReadyCounterRegister_IsReadyHardLink;
wire  CounterRegisterIsActiveCounterRegister_IsActiveHardLink;
wire  [32:1] BlockRAMCommon_AddressBlockRAM_Common_AddressHardLink;
wire  [32:1] BlockRAMCommon_WriteValueBlockRAM_Common_WriteValueHardLink;
wire  BlockRAMCommon_WEBlockRAM_Common_WEHardLink;
wire  BlockRAMCommon_REBlockRAM_Common_REHardLink;
wire  [32:1] BlockRAMDeviceAddressBlockRAM_DeviceAddressHardLink;
wire  [2:1] BlockRAMMemAccessModeBlockRAM_MemAccessModeHardLink;
wire  [32:1] BlockRAMReadValueBlockRAM_ReadValueHardLink;
wire  BlockRAMIsReadyBlockRAM_IsReadyHardLink;
wire  BlockRAMIsActiveBlockRAM_IsActiveHardLink;
wire  [32:1] UARTSimCommon_AddressUARTSim_Common_AddressHardLink;
wire  [32:1] UARTSimCommon_WriteValueUARTSim_Common_WriteValueHardLink;
wire  UARTSimCommon_WEUARTSim_Common_WEHardLink;
wire  UARTSimCommon_REUARTSim_Common_REHardLink;
wire  [32:1] UARTSimDeviceAddressUARTSim_DeviceAddressHardLink;
wire  UARTSimIsActiveUARTSim_IsActiveHardLink;
wire  UARTSimIsReadyUARTSim_IsReadyHardLink;
wire  [32:1] UARTSimReadValueUARTSim_ReadValueHardLink;
reg  State_MemReady = 1'b0;
wire  State_MemReadyDefault = 1'b0;
wire  BoardSignals_Clock;
wire  BoardSignals_Reset;
wire  BoardSignals_Running;
wire  BoardSignals_Starting;
wire  BoardSignals_Started;
reg  InternalReset = 1'b0;
work_Quokka_BoardSignalsProc BoardSignalsConnection(BoardSignals_Clock,BoardSignals_Reset,BoardSignals_Running,BoardSignals_Starting,BoardSignals_Started,Clock,Reset,InternalReset);
always @(posedge Clock)
begin
if ( Reset == 1 ) begin
State_MemReady <= State_MemReadyDefault;
end
else begin
State_MemReady <= NextState_MemReady;
end
end
Counter_TopLevel_QuSoCModule_InstructionsRAM Counter_TopLevel_QuSoCModule_InstructionsRAM
(
// [BEGIN USER MAP FOR InstructionsRAM]
// [END USER MAP FOR InstructionsRAM]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.Common_Address (InstructionsRAMCommon_AddressInstructionsRAM_Common_AddressHardLink),
	.Common_WriteValue (InstructionsRAMCommon_WriteValueInstructionsRAM_Common_WriteValueHardLink),
	.Common_WE (InstructionsRAMCommon_WEInstructionsRAM_Common_WEHardLink),
	.Common_RE (InstructionsRAMCommon_REInstructionsRAM_Common_REHardLink),
	.DeviceAddress (InstructionsRAMDeviceAddressInstructionsRAM_DeviceAddressHardLink),
	.MemAccessMode (InstructionsRAMMemAccessModeInstructionsRAM_MemAccessModeHardLink),
	.ReadValue (InstructionsRAMReadValueInstructionsRAM_ReadValueHardLink),
	.IsReady (InstructionsRAMIsReadyInstructionsRAM_IsReadyHardLink),
	.IsActive (InstructionsRAMIsActiveInstructionsRAM_IsActiveHardLink)

);
Counter_TopLevel_QuSoCModule_CPU Counter_TopLevel_QuSoCModule_CPU
(
// [BEGIN USER MAP FOR CPU]
// [END USER MAP FOR CPU]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.BaseAddress (CPUBaseAddressCPU_BaseAddressHardLink),
	.MemReadData (CPUMemReadDataCPU_MemReadDataHardLink),
	.MemReady (CPUMemReadyCPU_MemReadyHardLink),
	.ExtIRQ (CPUExtIRQCPU_ExtIRQHardLink),
	.IsHalted (CPUIsHaltedCPU_IsHaltedHardLink),
	.MemWriteData (CPUMemWriteDataCPU_MemWriteDataHardLink),
	.MemAccessMode (CPUMemAccessModeCPU_MemAccessModeHardLink),
	.MemRead (CPUMemReadCPU_MemReadHardLink),
	.MemWrite (CPUMemWriteCPU_MemWriteHardLink),
	.MemAddress (CPUMemAddressCPU_MemAddressHardLink)

);
Counter_TopLevel_QuSoCModule_CounterRegister Counter_TopLevel_QuSoCModule_CounterRegister
(
// [BEGIN USER MAP FOR CounterRegister]
// [END USER MAP FOR CounterRegister]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.Common_Address (CounterRegisterCommon_AddressCounterRegister_Common_AddressHardLink),
	.Common_WriteValue (CounterRegisterCommon_WriteValueCounterRegister_Common_WriteValueHardLink),
	.Common_WE (CounterRegisterCommon_WECounterRegister_Common_WEHardLink),
	.Common_RE (CounterRegisterCommon_RECounterRegister_Common_REHardLink),
	.DeviceAddress (CounterRegisterDeviceAddressCounterRegister_DeviceAddressHardLink),
	.ReadValue (CounterRegisterReadValueCounterRegister_ReadValueHardLink),
	.IsReady (CounterRegisterIsReadyCounterRegister_IsReadyHardLink),
	.IsActive (CounterRegisterIsActiveCounterRegister_IsActiveHardLink)

);
Counter_TopLevel_QuSoCModule_BlockRAM Counter_TopLevel_QuSoCModule_BlockRAM
(
// [BEGIN USER MAP FOR BlockRAM]
// [END USER MAP FOR BlockRAM]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.Common_Address (BlockRAMCommon_AddressBlockRAM_Common_AddressHardLink),
	.Common_WriteValue (BlockRAMCommon_WriteValueBlockRAM_Common_WriteValueHardLink),
	.Common_WE (BlockRAMCommon_WEBlockRAM_Common_WEHardLink),
	.Common_RE (BlockRAMCommon_REBlockRAM_Common_REHardLink),
	.DeviceAddress (BlockRAMDeviceAddressBlockRAM_DeviceAddressHardLink),
	.MemAccessMode (BlockRAMMemAccessModeBlockRAM_MemAccessModeHardLink),
	.ReadValue (BlockRAMReadValueBlockRAM_ReadValueHardLink),
	.IsReady (BlockRAMIsReadyBlockRAM_IsReadyHardLink),
	.IsActive (BlockRAMIsActiveBlockRAM_IsActiveHardLink)

);
Counter_TopLevel_QuSoCModule_UARTSim Counter_TopLevel_QuSoCModule_UARTSim
(
// [BEGIN USER MAP FOR UARTSim]
// [END USER MAP FOR UARTSim]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.Common_Address (UARTSimCommon_AddressUARTSim_Common_AddressHardLink),
	.Common_WriteValue (UARTSimCommon_WriteValueUARTSim_Common_WriteValueHardLink),
	.Common_WE (UARTSimCommon_WEUARTSim_Common_WEHardLink),
	.Common_RE (UARTSimCommon_REUARTSim_Common_REHardLink),
	.DeviceAddress (UARTSimDeviceAddressUARTSim_DeviceAddressHardLink),
	.IsActive (UARTSimIsActiveUARTSim_IsActiveHardLink),
	.IsReady (UARTSimIsReadyUARTSim_IsReadyHardLink),
	.ReadValue (UARTSimReadValueUARTSim_ReadValueHardLink)

);
always @*
begin
QuSoCModule_L98F13L119T14_result = { {31{1'b0}}, QuSoCModule_L98F13L119T14_QuSoCModule_L99F31T32_Expr }/*expand*/;
if ( CounterRegister_IsActive == 1 ) begin
QuSoCModule_L98F13L119T14_result = CounterRegister_ReadValue;
end
else if ( BlockRAM_IsActive == 1 ) begin
QuSoCModule_L98F13L119T14_result = BlockRAM_ReadValue;
end
else if ( InstructionsRAM_IsActive == 1 ) begin
QuSoCModule_L98F13L119T14_result = InstructionsRAM_ReadValue;
end
else if ( UARTSim_IsActive == 1 ) begin
QuSoCModule_L98F13L119T14_result = UARTSim_ReadValue;
end

end
always @*
begin
NextState_MemReady = State_MemReady;
NextState_MemReady = CPU_MemRead;
if ( CPU_MemWrite == 1 ) begin
if ( CounterRegister_IsActive == 1 ) begin
NextState_MemReady = CounterRegister_IsReady;
end
else if ( BlockRAM_IsActive == 1 ) begin
NextState_MemReady = BlockRAM_IsReady;
end
else if ( InstructionsRAM_IsActive == 1 ) begin
NextState_MemReady = InstructionsRAM_IsReady;
end
else if ( UARTSim_IsActive == 1 ) begin
NextState_MemReady = UARTSim_IsReady;
end
else begin
NextState_MemReady = QuSoCModule_L125F9L155T10_QuSoCModule_L132F13L154T14_QuSoCModule_L150F17L153T18_QuSoCModule_L152F42T46_Expr;
end
end

end
assign ModuleCommon_Address = CPU_MemAddress;
assign ModuleCommon_WriteValue = CPU_MemWriteData;
assign ModuleCommon_WE = CPU_MemWrite;
assign ModuleCommon_RE = CPU_MemRead;
assign internalMemReadData = QuSoCModule_L98F13L119T14_result;
assign internalMemReady = State_MemReady;
assign CPU_BaseAddress = { {31{1'b0}}, QuSoCModule_L62F31T33_Expr }/*expand*/;
assign CPU_MemReadData = internalMemReadData;
assign CPU_MemReady = internalMemReady;
assign CPU_ExtIRQ = RISCVModule_Types_L11F30T35_Expr;
assign QuSoCModule_L71F33T56_Index = CPU_MemAccessMode[2:1];
assign InstructionsRAM_MemAccessMode = QuSoCModule_L71F33T56_Index;
assign InstructionsRAM_Common_Address = ModuleCommon_Address;
assign InstructionsRAM_Common_WriteValue = ModuleCommon_WriteValue;
assign InstructionsRAM_Common_WE = ModuleCommon_WE;
assign InstructionsRAM_Common_RE = ModuleCommon_RE;
assign InstructionsRAM_DeviceAddress = { {31{1'b0}}, QuSoCModule_L70F33T43_Expr }/*expand*/;
assign CounterRegister_Common_Address = ModuleCommon_Address;
assign CounterRegister_Common_WriteValue = ModuleCommon_WriteValue;
assign CounterRegister_Common_WE = ModuleCommon_WE;
assign CounterRegister_Common_RE = ModuleCommon_RE;
assign CounterRegister_DeviceAddress = QuSoCModule_L77F33T43_Expr;
assign QuSoCModule_L84F33T55_Index = CPU_MemAccessMode[2:1];
assign BlockRAM_MemAccessMode = QuSoCModule_L84F33T55_Index;
assign BlockRAM_Common_Address = ModuleCommon_Address;
assign BlockRAM_Common_WriteValue = ModuleCommon_WriteValue;
assign BlockRAM_Common_WE = ModuleCommon_WE;
assign BlockRAM_Common_RE = ModuleCommon_RE;
assign BlockRAM_DeviceAddress = QuSoCModule_L83F33T43_Expr;
assign UARTSim_Common_Address = ModuleCommon_Address;
assign UARTSim_Common_WriteValue = ModuleCommon_WriteValue;
assign UARTSim_Common_WE = ModuleCommon_WE;
assign UARTSim_Common_RE = ModuleCommon_RE;
assign UARTSim_DeviceAddress = QuSoCModule_L90F33T43_Expr;
assign Counter = CounterRegister_ReadValue;
assign InstructionsRAMCommon_AddressInstructionsRAM_Common_AddressHardLink = InstructionsRAM_Common_Address;
assign InstructionsRAMCommon_WriteValueInstructionsRAM_Common_WriteValueHardLink = InstructionsRAM_Common_WriteValue;
assign InstructionsRAMCommon_WEInstructionsRAM_Common_WEHardLink = InstructionsRAM_Common_WE;
assign InstructionsRAMCommon_REInstructionsRAM_Common_REHardLink = InstructionsRAM_Common_RE;
assign InstructionsRAMDeviceAddressInstructionsRAM_DeviceAddressHardLink = InstructionsRAM_DeviceAddress;
assign InstructionsRAMMemAccessModeInstructionsRAM_MemAccessModeHardLink = InstructionsRAM_MemAccessMode;
assign InstructionsRAM_ReadValue = InstructionsRAMReadValueInstructionsRAM_ReadValueHardLink;
assign InstructionsRAM_IsReady = InstructionsRAMIsReadyInstructionsRAM_IsReadyHardLink;
assign InstructionsRAM_IsActive = InstructionsRAMIsActiveInstructionsRAM_IsActiveHardLink;
assign CPUBaseAddressCPU_BaseAddressHardLink = CPU_BaseAddress;
assign CPUMemReadDataCPU_MemReadDataHardLink = CPU_MemReadData;
assign CPUMemReadyCPU_MemReadyHardLink = CPU_MemReady;
assign CPUExtIRQCPU_ExtIRQHardLink = CPU_ExtIRQ;
assign CPU_IsHalted = CPUIsHaltedCPU_IsHaltedHardLink;
assign CPU_MemWriteData = CPUMemWriteDataCPU_MemWriteDataHardLink;
assign CPU_MemAccessMode = CPUMemAccessModeCPU_MemAccessModeHardLink;
assign CPU_MemRead = CPUMemReadCPU_MemReadHardLink;
assign CPU_MemWrite = CPUMemWriteCPU_MemWriteHardLink;
assign CPU_MemAddress = CPUMemAddressCPU_MemAddressHardLink;
assign CounterRegisterCommon_AddressCounterRegister_Common_AddressHardLink = CounterRegister_Common_Address;
assign CounterRegisterCommon_WriteValueCounterRegister_Common_WriteValueHardLink = CounterRegister_Common_WriteValue;
assign CounterRegisterCommon_WECounterRegister_Common_WEHardLink = CounterRegister_Common_WE;
assign CounterRegisterCommon_RECounterRegister_Common_REHardLink = CounterRegister_Common_RE;
assign CounterRegisterDeviceAddressCounterRegister_DeviceAddressHardLink = CounterRegister_DeviceAddress;
assign CounterRegister_ReadValue = CounterRegisterReadValueCounterRegister_ReadValueHardLink;
assign CounterRegister_IsReady = CounterRegisterIsReadyCounterRegister_IsReadyHardLink;
assign CounterRegister_IsActive = CounterRegisterIsActiveCounterRegister_IsActiveHardLink;
assign BlockRAMCommon_AddressBlockRAM_Common_AddressHardLink = BlockRAM_Common_Address;
assign BlockRAMCommon_WriteValueBlockRAM_Common_WriteValueHardLink = BlockRAM_Common_WriteValue;
assign BlockRAMCommon_WEBlockRAM_Common_WEHardLink = BlockRAM_Common_WE;
assign BlockRAMCommon_REBlockRAM_Common_REHardLink = BlockRAM_Common_RE;
assign BlockRAMDeviceAddressBlockRAM_DeviceAddressHardLink = BlockRAM_DeviceAddress;
assign BlockRAMMemAccessModeBlockRAM_MemAccessModeHardLink = BlockRAM_MemAccessMode;
assign BlockRAM_ReadValue = BlockRAMReadValueBlockRAM_ReadValueHardLink;
assign BlockRAM_IsReady = BlockRAMIsReadyBlockRAM_IsReadyHardLink;
assign BlockRAM_IsActive = BlockRAMIsActiveBlockRAM_IsActiveHardLink;
assign UARTSimCommon_AddressUARTSim_Common_AddressHardLink = UARTSim_Common_Address;
assign UARTSimCommon_WriteValueUARTSim_Common_WriteValueHardLink = UARTSim_Common_WriteValue;
assign UARTSimCommon_WEUARTSim_Common_WEHardLink = UARTSim_Common_WE;
assign UARTSimCommon_REUARTSim_Common_REHardLink = UARTSim_Common_RE;
assign UARTSimDeviceAddressUARTSim_DeviceAddressHardLink = UARTSim_DeviceAddress;
assign UARTSim_IsActive = UARTSimIsActiveUARTSim_IsActiveHardLink;
assign UARTSim_IsReady = UARTSimIsReadyUARTSim_IsReadyHardLink;
assign UARTSim_ReadValue = UARTSimReadValueUARTSim_ReadValueHardLink;
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
