

================================================================
== Vivado HLS Report for 'softmax'
================================================================
* Date:           Sat Nov 30 20:58:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.625 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     5666|    13922| 56.660 us | 0.139 ms |  5666|  13922|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- l_S_i_0_i7   |      224|      224|         14|          -|          -|    16|    no    |
        | + l_S_k_0_k4  |       12|       12|          2|          -|          -|     6|    no    |
        |- l_S_i_3_i8   |     5440|    13696| 340 ~ 856 |          -|          -|    16|    no    |
        | + l_S_k_3_k5  |       12|       12|          2|          -|          -|     6|    no    |
        | + l_S_k_4_k6  |       30|      546|   5 ~ 91  |          -|          -|     6|    no    |
        | + l_S_k_5_k7  |      294|      294|         49|          -|          -|     6|    no    |
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 5 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 61 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:375]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%i7_0 = phi i5 [ 0, %0 ], [ %i7, %l_S_j_0_j6_end ]"   --->   Operation 62 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.36ns)   --->   "%icmp_ln375 = icmp eq i5 %i7_0, -16" [kernel.cpp:375]   --->   Operation 63 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 64 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.78ns)   --->   "%i7 = add i5 %i7_0, 1" [kernel.cpp:375]   --->   Operation 65 'add' 'i7' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln375, label %.preheader309.preheader, label %l_S_j_0_j6_begin" [kernel.cpp:375]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str37) nounwind" [kernel.cpp:375]   --->   Operation 67 'specloopname' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i7_0, i3 0)" [kernel.cpp:378]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i7_0, i1 false)" [kernel.cpp:378]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i6 %tmp_1 to i8" [kernel.cpp:378]   --->   Operation 70 'zext' 'zext_ln378' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.91ns)   --->   "%sub_ln378 = sub i8 %tmp_s, %zext_ln378" [kernel.cpp:378]   --->   Operation 71 'sub' 'sub_ln378' <Predicate = (!icmp_ln375)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str38)" [kernel.cpp:376]   --->   Operation 72 'specregionbegin' 'tmp' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:377]   --->   Operation 73 'br' <Predicate = (!icmp_ln375)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader309" [kernel.cpp:383]   --->   Operation 74 'br' <Predicate = (icmp_ln375)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%k4_0_0 = phi i3 [ 0, %l_S_j_0_j6_begin ], [ %add_ln377, %3 ]" [kernel.cpp:377]   --->   Operation 75 'phi' 'k4_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.13ns)   --->   "%icmp_ln377 = icmp eq i3 %k4_0_0, -2" [kernel.cpp:377]   --->   Operation 76 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 77 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.65ns)   --->   "%add_ln377 = add i3 %k4_0_0, 1" [kernel.cpp:377]   --->   Operation 78 'add' 'add_ln377' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln377, label %l_S_j_0_j6_end, label %3" [kernel.cpp:377]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln378_1 = zext i3 %k4_0_0 to i8" [kernel.cpp:378]   --->   Operation 80 'zext' 'zext_ln378_1' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.91ns)   --->   "%add_ln378 = add i8 %sub_ln378, %zext_ln378_1" [kernel.cpp:378]   --->   Operation 81 'add' 'add_ln378' <Predicate = (!icmp_ln377)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln378 = sext i8 %add_ln378 to i64" [kernel.cpp:378]   --->   Operation 82 'sext' 'sext_ln378' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%v217_0_V_addr = getelementptr [96 x i32]* %v217_0_V, i64 0, i64 %sext_ln378" [kernel.cpp:378]   --->   Operation 83 'getelementptr' 'v217_0_V_addr' <Predicate = (!icmp_ln377)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%v217_0_V_load = load i32* %v217_0_V_addr, align 4" [kernel.cpp:378]   --->   Operation 84 'load' 'v217_0_V_load' <Predicate = (!icmp_ln377)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str38, i32 %tmp)" [kernel.cpp:381]   --->   Operation 85 'specregionend' 'empty_65' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:375]   --->   Operation 86 'br' <Predicate = (icmp_ln377)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str39) nounwind" [kernel.cpp:377]   --->   Operation 87 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%v218_0_V_addr = getelementptr [96 x i32]* %v218_0_V, i64 0, i64 %sext_ln378" [kernel.cpp:379]   --->   Operation 88 'getelementptr' 'v218_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%v217_0_V_load = load i32* %v217_0_V_addr, align 4" [kernel.cpp:378]   --->   Operation 89 'load' 'v217_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 90 [1/1] (3.25ns)   --->   "store i32 %v217_0_V_load, i32* %v218_0_V_addr, align 4" [kernel.cpp:379]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:377]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.91>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%i8_0 = phi i5 [ %i8, %l_S_j_3_j7_end ], [ 0, %.preheader309.preheader ]"   --->   Operation 92 'phi' 'i8_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.36ns)   --->   "%icmp_ln383 = icmp eq i5 %i8_0, -16" [kernel.cpp:383]   --->   Operation 93 'icmp' 'icmp_ln383' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 94 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.78ns)   --->   "%i8 = add i5 %i8_0, 1" [kernel.cpp:383]   --->   Operation 95 'add' 'i8' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln383, label %5, label %l_S_j_3_j7_begin" [kernel.cpp:383]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str40) nounwind" [kernel.cpp:383]   --->   Operation 97 'specloopname' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i8_0, i3 0)" [kernel.cpp:388]   --->   Operation 98 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i8_0, i1 false)" [kernel.cpp:388]   --->   Operation 99 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i6 %tmp_4 to i8" [kernel.cpp:388]   --->   Operation 100 'zext' 'zext_ln388' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.91ns)   --->   "%sub_ln388 = sub i8 %tmp_3, %zext_ln388" [kernel.cpp:388]   --->   Operation 101 'sub' 'sub_ln388' <Predicate = (!icmp_ln383)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41)" [kernel.cpp:384]   --->   Operation 102 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:387]   --->   Operation 103 'br' <Predicate = (!icmp_ln383)> <Delay = 1.76>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:417]   --->   Operation 104 'ret' <Predicate = (icmp_ln383)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.16>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%v228_V_0 = phi i32 [ 0, %l_S_j_3_j7_begin ], [ %select_ln391, %._crit_edge.0 ]" [kernel.cpp:391]   --->   Operation 105 'phi' 'v228_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%k5_0_0 = phi i3 [ 0, %l_S_j_3_j7_begin ], [ %add_ln387, %._crit_edge.0 ]" [kernel.cpp:387]   --->   Operation 106 'phi' 'k5_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.13ns)   --->   "%icmp_ln387 = icmp eq i3 %k5_0_0, -2" [kernel.cpp:387]   --->   Operation 107 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 108 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.65ns)   --->   "%add_ln387 = add i3 %k5_0_0, 1" [kernel.cpp:387]   --->   Operation 109 'add' 'add_ln387' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %.preheader.preheader, label %._crit_edge.0" [kernel.cpp:387]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln388_1 = zext i3 %k5_0_0 to i8" [kernel.cpp:388]   --->   Operation 111 'zext' 'zext_ln388_1' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.91ns)   --->   "%add_ln388 = add i8 %sub_ln388, %zext_ln388_1" [kernel.cpp:388]   --->   Operation 112 'add' 'add_ln388' <Predicate = (!icmp_ln387)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln388 = sext i8 %add_ln388 to i64" [kernel.cpp:388]   --->   Operation 113 'sext' 'sext_ln388' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%v218_0_V_addr_1 = getelementptr [96 x i32]* %v218_0_V, i64 0, i64 %sext_ln388" [kernel.cpp:388]   --->   Operation 114 'getelementptr' 'v218_0_V_addr_1' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_6 : Operation 115 [2/2] (3.25ns)   --->   "%v218_0_V_load = load i32* %v218_0_V_addr_1, align 4" [kernel.cpp:388]   --->   Operation 115 'load' 'v218_0_V_load' <Predicate = (!icmp_ln387)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 116 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:398]   --->   Operation 116 'br' <Predicate = (icmp_ln387)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 6.42>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str42) nounwind" [kernel.cpp:387]   --->   Operation 117 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/2] (3.25ns)   --->   "%v218_0_V_load = load i32* %v218_0_V_addr_1, align 4" [kernel.cpp:388]   --->   Operation 118 'load' 'v218_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 119 [1/1] (2.47ns)   --->   "%icmp_ln1494 = icmp sgt i32 %v218_0_V_load, %v228_V_0" [kernel.cpp:390]   --->   Operation 119 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.69ns)   --->   "%select_ln391 = select i1 %icmp_ln1494, i32 %v218_0_V_load, i32 %v228_V_0" [kernel.cpp:391]   --->   Operation 120 'select' 'select_ln391' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:387]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.16>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%v238_V_0 = phi i32 [ %add_ln703, %_ZN13ap_fixed_baseILi33ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i53.0 ], [ 0, %.preheader.preheader ]" [kernel.cpp:406]   --->   Operation 122 'phi' 'v238_V_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%k6_0_0 = phi i3 [ %add_ln398, %_ZN13ap_fixed_baseILi33ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i53.0 ], [ 0, %.preheader.preheader ]" [kernel.cpp:398]   --->   Operation 123 'phi' 'k6_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (1.13ns)   --->   "%icmp_ln398 = icmp eq i3 %k6_0_0, -2" [kernel.cpp:398]   --->   Operation 124 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 125 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.65ns)   --->   "%add_ln398 = add i3 %k6_0_0, 1" [kernel.cpp:398]   --->   Operation 126 'add' 'add_ln398' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln398, label %.preheader.preheader.0, label %_ZN13ap_fixed_baseILi33ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi20ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i53.0" [kernel.cpp:398]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i3 %k6_0_0 to i8" [kernel.cpp:399]   --->   Operation 128 'zext' 'zext_ln399' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.91ns)   --->   "%add_ln399 = add i8 %sub_ln388, %zext_ln399" [kernel.cpp:399]   --->   Operation 129 'add' 'add_ln399' <Predicate = (!icmp_ln398)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln399 = sext i8 %add_ln399 to i64" [kernel.cpp:399]   --->   Operation 130 'sext' 'sext_ln399' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%v218_0_V_addr_2 = getelementptr [96 x i32]* %v218_0_V, i64 0, i64 %sext_ln399" [kernel.cpp:399]   --->   Operation 131 'getelementptr' 'v218_0_V_addr_2' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_8 : Operation 132 [2/2] (3.25ns)   --->   "%v218_0_V_load_1 = load i32* %v218_0_V_addr_2, align 4" [kernel.cpp:399]   --->   Operation 132 'load' 'v218_0_V_load_1' <Predicate = (!icmp_ln398)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i32 %v238_V_0 to i44" [kernel.cpp:412]   --->   Operation 133 'sext' 'sext_ln1148' <Predicate = (icmp_ln398)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:409]   --->   Operation 134 'br' <Predicate = (icmp_ln398)> <Delay = 1.76>

State 9 <SV = 5> <Delay = 5.80>
ST_9 : Operation 135 [1/2] (3.25ns)   --->   "%v218_0_V_load_1 = load i32* %v218_0_V_addr_2, align 4" [kernel.cpp:399]   --->   Operation 135 'load' 'v218_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_9 : Operation 136 [1/1] (2.55ns)   --->   "%sub_ln703 = sub i32 %v218_0_V_load_1, %v228_V_0" [kernel.cpp:401]   --->   Operation 136 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 5.22>
ST_10 : Operation 137 [2/2] (5.22ns)   --->   "%agg_result_V_i = call fastcc i32 @"pow<32, 20>"(i32 11134, i32 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:402]   --->   Operation 137 'call' 'agg_result_V_i' <Predicate = true> <Delay = 5.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 7.78>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str43) nounwind" [kernel.cpp:398]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/2] (4.52ns)   --->   "%agg_result_V_i = call fastcc i32 @"pow<32, 20>"(i32 11134, i32 %sub_ln703)" [/opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:402]   --->   Operation 139 'call' 'agg_result_V_i' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 140 [1/1] (3.25ns)   --->   "store i32 %agg_result_V_i, i32* %v218_0_V_addr_2, align 4" [kernel.cpp:403]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_11 : Operation 141 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %v238_V_0, %agg_result_V_i" [kernel.cpp:406]   --->   Operation 141 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:398]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.16>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%k7_0_0 = phi i3 [ %add_ln409, %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ], [ 0, %.preheader.preheader.0 ]" [kernel.cpp:409]   --->   Operation 143 'phi' 'k7_0_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.13ns)   --->   "%icmp_ln409 = icmp eq i3 %k7_0_0, -2" [kernel.cpp:409]   --->   Operation 144 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 145 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (1.65ns)   --->   "%add_ln409 = add i3 %k7_0_0, 1" [kernel.cpp:409]   --->   Operation 146 'add' 'add_ln409' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln409, label %l_S_j_3_j7_end, label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi20ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0" [kernel.cpp:409]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i3 %k7_0_0 to i8" [kernel.cpp:410]   --->   Operation 148 'zext' 'zext_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (1.91ns)   --->   "%add_ln410 = add i8 %sub_ln388, %zext_ln410" [kernel.cpp:410]   --->   Operation 149 'add' 'add_ln410' <Predicate = (!icmp_ln409)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln410 = sext i8 %add_ln410 to i64" [kernel.cpp:410]   --->   Operation 150 'sext' 'sext_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%v218_0_V_addr_3 = getelementptr [96 x i32]* %v218_0_V, i64 0, i64 %sext_ln410" [kernel.cpp:410]   --->   Operation 151 'getelementptr' 'v218_0_V_addr_3' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (3.25ns)   --->   "%v218_0_V_load_2 = load i32* %v218_0_V_addr_3, align 4" [kernel.cpp:410]   --->   Operation 152 'load' 'v218_0_V_load_2' <Predicate = (!icmp_ln409)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41, i32 %tmp_2)" [kernel.cpp:415]   --->   Operation 153 'specregionend' 'empty_68' <Predicate = (icmp_ln409)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "br label %.preheader309" [kernel.cpp:383]   --->   Operation 154 'br' <Predicate = (icmp_ln409)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 7.71>
ST_13 : Operation 155 [1/2] (3.25ns)   --->   "%v218_0_V_load_2 = load i32* %v218_0_V_addr_3, align 4" [kernel.cpp:410]   --->   Operation 155 'load' 'v218_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %v218_0_V_load_2, i12 0)" [kernel.cpp:412]   --->   Operation 156 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [48/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 157 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 4.46>
ST_14 : Operation 158 [47/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 158 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 4.46>
ST_15 : Operation 159 [46/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 159 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 4.46>
ST_16 : Operation 160 [45/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 160 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 4.46>
ST_17 : Operation 161 [44/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 161 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 4.46>
ST_18 : Operation 162 [43/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 162 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 4.46>
ST_19 : Operation 163 [42/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 163 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 4.46>
ST_20 : Operation 164 [41/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 164 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 4.46>
ST_21 : Operation 165 [40/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 165 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 4.46>
ST_22 : Operation 166 [39/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 166 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 4.46>
ST_23 : Operation 167 [38/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 167 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 4.46>
ST_24 : Operation 168 [37/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 168 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 4.46>
ST_25 : Operation 169 [36/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 169 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 4.46>
ST_26 : Operation 170 [35/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 170 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 4.46>
ST_27 : Operation 171 [34/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 171 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 4.46>
ST_28 : Operation 172 [33/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 172 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.46>
ST_29 : Operation 173 [32/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 173 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 4.46>
ST_30 : Operation 174 [31/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 174 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 4.46>
ST_31 : Operation 175 [30/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 4.46>
ST_32 : Operation 176 [29/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 4.46>
ST_33 : Operation 177 [28/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 177 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 4.46>
ST_34 : Operation 178 [27/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 4.46>
ST_35 : Operation 179 [26/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 179 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 4.46>
ST_36 : Operation 180 [25/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 4.46>
ST_37 : Operation 181 [24/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 4.46>
ST_38 : Operation 182 [23/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 4.46>
ST_39 : Operation 183 [22/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 4.46>
ST_40 : Operation 184 [21/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 4.46>
ST_41 : Operation 185 [20/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 4.46>
ST_42 : Operation 186 [19/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 4.46>
ST_43 : Operation 187 [18/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 4.46>
ST_44 : Operation 188 [17/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 4.46>
ST_45 : Operation 189 [16/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 4.46>
ST_46 : Operation 190 [15/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 4.46>
ST_47 : Operation 191 [14/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 4.46>
ST_48 : Operation 192 [13/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 42> <Delay = 4.46>
ST_49 : Operation 193 [12/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 4.46>
ST_50 : Operation 194 [11/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 4.46>
ST_51 : Operation 195 [10/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 45> <Delay = 4.46>
ST_52 : Operation 196 [9/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 46> <Delay = 4.46>
ST_53 : Operation 197 [8/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 47> <Delay = 4.46>
ST_54 : Operation 198 [7/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 48> <Delay = 4.46>
ST_55 : Operation 199 [6/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 49> <Delay = 4.46>
ST_56 : Operation 200 [5/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 50> <Delay = 4.46>
ST_57 : Operation 201 [4/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 51> <Delay = 4.46>
ST_58 : Operation 202 [3/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 52> <Delay = 4.46>
ST_59 : Operation 203 [2/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 53> <Delay = 7.71>
ST_60 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str44) nounwind" [kernel.cpp:409]   --->   Operation 204 'specloopname' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 205 [1/48] (4.46ns)   --->   "%sdiv_ln1148 = sdiv i44 %shl_ln, %sext_ln1148" [kernel.cpp:412]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i44 %sdiv_ln1148 to i32" [kernel.cpp:412]   --->   Operation 206 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 207 [1/1] (3.25ns)   --->   "store i32 %trunc_ln703, i32* %v218_0_V_addr_3, align 4" [kernel.cpp:413]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_60 : Operation 208 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:409]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i7') with incoming values : ('i7', kernel.cpp:375) [25]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i7') with incoming values : ('i7', kernel.cpp:375) [25]  (0 ns)
	'sub' operation ('sub_ln378', kernel.cpp:378) [35]  (1.92 ns)

 <State 3>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k4_0_0', kernel.cpp:377) with incoming values : ('add_ln377', kernel.cpp:377) [39]  (0 ns)
	'add' operation ('add_ln378', kernel.cpp:378) [47]  (1.92 ns)
	'getelementptr' operation ('v217_0_V_addr', kernel.cpp:378) [49]  (0 ns)
	'load' operation ('v217_0_V_load', kernel.cpp:378) on array 'v217_0_V' [51]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('v217_0_V_load', kernel.cpp:378) on array 'v217_0_V' [51]  (3.25 ns)
	'store' operation ('store_ln379', kernel.cpp:379) of variable 'v217_0_V_load', kernel.cpp:378 on array 'v218_0_V' [52]  (3.25 ns)

 <State 5>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i8') with incoming values : ('i8', kernel.cpp:383) [60]  (0 ns)
	'sub' operation ('sub_ln388', kernel.cpp:388) [70]  (1.92 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k5_0_0', kernel.cpp:387) with incoming values : ('add_ln387', kernel.cpp:387) [75]  (0 ns)
	'add' operation ('add_ln388', kernel.cpp:388) [83]  (1.92 ns)
	'getelementptr' operation ('v218_0_V_addr_1', kernel.cpp:388) [85]  (0 ns)
	'load' operation ('v218_0_V_load', kernel.cpp:388) on array 'v218_0_V' [86]  (3.25 ns)

 <State 7>: 6.43ns
The critical path consists of the following:
	'load' operation ('v218_0_V_load', kernel.cpp:388) on array 'v218_0_V' [86]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', kernel.cpp:390) [87]  (2.47 ns)
	'select' operation ('select_ln391', kernel.cpp:391) [88]  (0.698 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k6_0_0', kernel.cpp:398) with incoming values : ('add_ln398', kernel.cpp:398) [94]  (0 ns)
	'add' operation ('add_ln399', kernel.cpp:399) [102]  (1.92 ns)
	'getelementptr' operation ('v218_0_V_addr_2', kernel.cpp:399) [104]  (0 ns)
	'load' operation ('v218_0_V_load_1', kernel.cpp:399) on array 'v218_0_V' [105]  (3.25 ns)

 <State 9>: 5.81ns
The critical path consists of the following:
	'load' operation ('v218_0_V_load_1', kernel.cpp:399) on array 'v218_0_V' [105]  (3.25 ns)
	'sub' operation ('sub_ln703', kernel.cpp:401) [106]  (2.55 ns)

 <State 10>: 5.22ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:402) to 'pow<32, 20>' [107]  (5.22 ns)

 <State 11>: 7.78ns
The critical path consists of the following:
	'call' operation ('agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:402) to 'pow<32, 20>' [107]  (4.53 ns)
	'store' operation ('store_ln403', kernel.cpp:403) of variable 'agg_result_V_i', /opt/xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2028->kernel.cpp:402 on array 'v218_0_V' [108]  (3.25 ns)

 <State 12>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k7_0_0', kernel.cpp:409) with incoming values : ('add_ln409', kernel.cpp:409) [115]  (0 ns)
	'add' operation ('add_ln410', kernel.cpp:410) [123]  (1.92 ns)
	'getelementptr' operation ('v218_0_V_addr_3', kernel.cpp:410) [125]  (0 ns)
	'load' operation ('v218_0_V_load_2', kernel.cpp:410) on array 'v218_0_V' [126]  (3.25 ns)

 <State 13>: 7.72ns
The critical path consists of the following:
	'load' operation ('v218_0_V_load_2', kernel.cpp:410) on array 'v218_0_V' [126]  (3.25 ns)
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 14>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 15>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 16>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 17>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 18>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 19>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 20>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 21>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 22>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 23>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 24>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 25>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 26>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 27>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 28>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 29>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 30>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 31>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 32>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 33>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 34>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 35>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 36>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 37>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 38>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 39>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 40>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 41>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 42>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 43>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 44>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 45>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 46>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 47>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 48>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 49>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 50>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 51>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 52>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 53>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 54>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 55>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 56>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 57>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 58>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 59>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)

 <State 60>: 7.72ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', kernel.cpp:412) [128]  (4.46 ns)
	'store' operation ('store_ln413', kernel.cpp:413) of variable 'trunc_ln703', kernel.cpp:412 on array 'v218_0_V' [130]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
