<<<<<<< HEAD
Fitter Status : Successful - Sun Jul 19 12:49:14 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : CU_mp_pipline
=======
Fitter Status : Successful - Fri Jul 17 23:11:12 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CPU
Top-level Entity Name : MEM_WB
>>>>>>> cea1f349326de6c5a53c28d3450add5a8831be17
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : < 1 %
<<<<<<< HEAD
    Combinational ALUTs : 12 / 12,480 ( < 1 % )
    Dedicated logic registers : 1 / 12,480 ( < 1 % )
Total registers : 1
Total pins : 23 / 343 ( 7 % )
=======
    Combinational ALUTs : 0 / 12,480 ( 0 % )
    Dedicated logic registers : 77 / 12,480 ( < 1 % )
Total registers : 77
Total pins : 155 / 343 ( 45 % )
>>>>>>> cea1f349326de6c5a53c28d3450add5a8831be17
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
