Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 26 22:57:16 2025
| Host         : Dhanush running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_rand_fifo_sort_timing_summary_routed.rpt -pb top_rand_fifo_sort_timing_summary_routed.pb -rpx top_rand_fifo_sort_timing_summary_routed.rpx -warn_on_violation
| Design       : top_rand_fifo_sort
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 490         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (490)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1341)
5. checking no_input_delay (2)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (490)
--------------------------
 There are 312 register/latch pins with no clock driven by root clock pin: rd_clk (HIGH)

 There are 178 register/latch pins with no clock driven by root clock pin: wr_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1341)
---------------------------------------------------
 There are 1341 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1406          inf        0.000                      0                 1406           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1406 Endpoints
Min Delay          1406 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            sort_out_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 1.176ns (10.998%)  route 9.518ns (89.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.411    10.694    u_insertion_sort_n_0
    SLICE_X110Y64        FDCE                                         f  sort_out_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            sort_out_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 1.176ns (10.998%)  route 9.518ns (89.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.411    10.694    u_insertion_sort_n_0
    SLICE_X110Y64        FDCE                                         f  sort_out_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            sort_out_reg[38]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 1.176ns (10.998%)  route 9.518ns (89.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.411    10.694    u_insertion_sort_n_0
    SLICE_X110Y64        FDCE                                         f  sort_out_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            sort_out_reg[58]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 1.176ns (10.998%)  route 9.518ns (89.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.411    10.694    u_insertion_sort_n_0
    SLICE_X110Y64        FDCE                                         f  sort_out_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            sort_out_reg[62]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 1.176ns (10.998%)  route 9.518ns (89.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.411    10.694    u_insertion_sort_n_0
    SLICE_X110Y64        FDCE                                         f  sort_out_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            sort_out_reg[63]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 1.176ns (10.998%)  route 9.518ns (89.002%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.411    10.694    u_insertion_sort_n_0
    SLICE_X110Y64        FDCE                                         f  sort_out_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            u_insertion_sort/sorted_reg[42]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.689ns  (logic 1.176ns (11.002%)  route 9.513ns (88.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.407    10.689    u_insertion_sort/rrst_n
    SLICE_X111Y64        FDCE                                         f  u_insertion_sort/sorted_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            u_insertion_sort/sorted_reg[54]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.689ns  (logic 1.176ns (11.002%)  route 9.513ns (88.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.407    10.689    u_insertion_sort/rrst_n
    SLICE_X111Y64        FDCE                                         f  u_insertion_sort/sorted_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            u_insertion_sort/sorted_reg[56]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 1.176ns (11.150%)  route 9.372ns (88.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.266    10.548    u_insertion_sort/rrst_n
    SLICE_X110Y63        FDCE                                         f  u_insertion_sort/sorted_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rrst_n
                            (input port)
  Destination:            u_insertion_sort/sorted_reg[60]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 1.176ns (11.150%)  route 9.372ns (88.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  rrst_n (IN)
                         net (fo=0)                   0.000     0.000    rrst_n
    V8                   IBUF (Prop_ibuf_I_O)         1.052     1.052 r  rrst_n_IBUF_inst/O
                         net (fo=12, routed)          5.106     6.158    u_insertion_sort/rrst_n_IBUF
    SLICE_X96Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.282 f  u_insertion_sort/FSM_sequential_state[2]_i_2/O
                         net (fo=247, routed)         4.266    10.548    u_insertion_sort/rrst_n
    SLICE_X110Y63        FDCE                                         f  u_insertion_sort/sorted_reg[60]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_random_fifo/u_random/internal_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_random_fifo/u_random/random_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y59        FDRE                         0.000     0.000 r  u_top_random_fifo/u_random/internal_array_reg[1][2]/C
    SLICE_X102Y59        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_top_random_fifo/u_random/internal_array_reg[1][2]/Q
                         net (fo=1, routed)           0.051     0.215    u_top_random_fifo/u_random/p_8_out[10]
    SLICE_X103Y59        FDCE                                         r  u_top_random_fifo/u_random/random_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sorter_data_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y62        FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X102Y62        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.056     0.220    sorter_data_valid
    SLICE_X102Y62        FDCE                                         r  sorter_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_random_fifo/u_random/lfsr_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_top_random_fifo/u_random/lfsr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.148ns (62.602%)  route 0.088ns (37.398%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDPE                         0.000     0.000 r  u_top_random_fifo/u_random/lfsr_reg[1]/C
    SLICE_X102Y61        FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  u_top_random_fifo/u_random/lfsr_reg[1]/Q
                         net (fo=9, routed)           0.088     0.236    u_top_random_fifo/u_random/lfsr[1]
    SLICE_X102Y61        FDPE                                         r  u_top_random_fifo/u_random/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_random_fifo/u_random/internal_array_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_random_fifo/u_random/random_out_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.058%)  route 0.109ns (45.942%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE                         0.000     0.000 r  u_top_random_fifo/u_random/internal_array_reg[4][4]/C
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_top_random_fifo/u_random/internal_array_reg[4][4]/Q
                         net (fo=1, routed)           0.109     0.237    u_top_random_fifo/u_random/p_8_out[36]
    SLICE_X103Y55        FDCE                                         r  u_top_random_fifo/u_random/random_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_random_fifo/u_random/random_out_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_random_fifo/asyncfifomod/fifomem/mem_reg/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.596%)  route 0.111ns (46.404%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDCE                         0.000     0.000 r  u_top_random_fifo/u_random/random_out_reg[6]/C
    SLICE_X105Y56        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_top_random_fifo/u_random/random_out_reg[6]/Q
                         net (fo=1, routed)           0.111     0.239    u_top_random_fifo/asyncfifomod/fifomem/Q[6]
    RAMB36_X5Y11         RAMB36E1                                     r  u_top_random_fifo/asyncfifomod/fifomem/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_random_fifo/u_random/random_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_random_fifo/asyncfifomod/fifomem/mem_reg/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.461%)  route 0.111ns (46.539%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDCE                         0.000     0.000 r  u_top_random_fifo/u_random/random_out_reg[2]/C
    SLICE_X105Y55        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_top_random_fifo/u_random/random_out_reg[2]/Q
                         net (fo=1, routed)           0.111     0.239    u_top_random_fifo/asyncfifomod/fifomem/Q[2]
    RAMB36_X5Y11         RAMB36E1                                     r  u_top_random_fifo/asyncfifomod/fifomem/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_insertion_sort/sorted_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sort_out_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDCE                         0.000     0.000 r  u_insertion_sort/sorted_reg[30]/C
    SLICE_X111Y63        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_insertion_sort/sorted_reg[30]/Q
                         net (fo=1, routed)           0.099     0.240    sorted[30]
    SLICE_X113Y64        FDCE                                         r  sort_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_random_fifo/u_random/random_out_reg[60]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_random_fifo/asyncfifomod/fifomem/mem_reg/DIBDI[28]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.239%)  route 0.112ns (46.761%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDCE                         0.000     0.000 r  u_top_random_fifo/u_random/random_out_reg[60]/C
    SLICE_X105Y56        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_top_random_fifo/u_random/random_out_reg[60]/Q
                         net (fo=1, routed)           0.112     0.240    u_top_random_fifo/asyncfifomod/fifomem/Q[60]
    RAMB36_X5Y11         RAMB36E1                                     r  u_top_random_fifo/asyncfifomod/fifomem/mem_reg/DIBDI[28]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_random_fifo/u_random/internal_array_reg[4][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_random_fifo/u_random/random_out_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.019%)  route 0.113ns (46.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDRE                         0.000     0.000 r  u_top_random_fifo/u_random/internal_array_reg[4][6]/C
    SLICE_X103Y56        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_top_random_fifo/u_random/internal_array_reg[4][6]/Q
                         net (fo=1, routed)           0.113     0.241    u_top_random_fifo/u_random/p_8_out[38]
    SLICE_X103Y55        FDCE                                         r  u_top_random_fifo/u_random/random_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_random_fifo/asyncfifomod/u_wptr_full/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_random_fifo/asyncfifomod/sync_w2r/q1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.112%)  route 0.118ns (47.888%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDCE                         0.000     0.000 r  u_top_random_fifo/asyncfifomod/u_wptr_full/wptr_reg[5]/C
    SLICE_X105Y52        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_top_random_fifo/asyncfifomod/u_wptr_full/wptr_reg[5]/Q
                         net (fo=1, routed)           0.118     0.246    u_top_random_fifo/asyncfifomod/sync_w2r/wptr[5]
    SLICE_X104Y52        FDCE                                         r  u_top_random_fifo/asyncfifomod/sync_w2r/q1_reg[5]/D
  -------------------------------------------------------------------    -------------------





