#! 
:ivl_version "13.0 (devel)" "(s20251012-33-ga7502173d-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\OSS-CA~1\lib\ivl\v2009.vpi";
S_00000173bb62d6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000173bb6a5c00 .scope module, "tb_pwb_multi_width" "tb_pwb_multi_width" 3 15;
 .timescale -9 -12;
L_00000173bb661490 .functor AND 1, L_00000173bb715b10, L_00000173bb714670, C4<1>, C4<1>;
L_00000173bb660380 .functor AND 1, L_00000173bb713e50, L_00000173bb714850, C4<1>, C4<1>;
L_00000173bb661110 .functor AND 1, L_00000173bb714d50, v00000173bb7077e0_0, C4<1>, C4<1>;
L_00000173bb660770 .functor AND 1, L_00000173bb661490, v00000173bb7047c0_0, C4<1>, C4<1>;
L_00000173bb660e00 .functor OR 1, L_00000173bb661110, L_00000173bb660770, C4<0>, C4<0>;
L_00000173bb661650 .functor AND 1, L_00000173bb660380, v00000173bb706b60_0, C4<1>, C4<1>;
L_00000173bb6608c0 .functor OR 1, L_00000173bb660e00, L_00000173bb661650, C4<0>, C4<0>;
L_00000173bb6610a0 .functor AND 1, L_00000173bb715890, v00000173bb7074c0_0, C4<1>, C4<1>;
L_00000173bb661180 .functor OR 1, L_00000173bb6608c0, L_00000173bb6610a0, C4<0>, C4<0>;
L_00000173bb775a60 .functor AND 1, v00000173bb705e40_0, L_00000173bb714d50, C4<1>, C4<1>;
L_00000173bb775d70 .functor AND 1, v00000173bb705940_0, L_00000173bb714d50, C4<1>, C4<1>;
L_00000173bb7746b0 .functor AND 1, v00000173bb705e40_0, L_00000173bb661490, C4<1>, C4<1>;
L_00000173bb775bb0 .functor AND 1, v00000173bb705940_0, L_00000173bb661490, C4<1>, C4<1>;
L_00000173bb775050 .functor AND 1, v00000173bb705e40_0, L_00000173bb660380, C4<1>, C4<1>;
L_00000173bb774b10 .functor AND 1, v00000173bb705940_0, L_00000173bb660380, C4<1>, C4<1>;
L_00000173bb775440 .functor AND 1, v00000173bb705e40_0, L_00000173bb715890, C4<1>, C4<1>;
L_00000173bb774db0 .functor AND 1, v00000173bb705940_0, L_00000173bb715890, C4<1>, C4<1>;
L_00000173bb7752f0 .functor AND 1, L_00000173bb777280, v00000173bb715610_0, C4<1>, C4<1>;
L_00000173bb775670 .functor OR 1, L_00000173bb661180, L_00000173bb7752f0, C4<0>, C4<0>;
v00000173bb70f440_0 .net *"_ivl_1", 7 0, L_00000173bb713c70;  1 drivers
v00000173bb70ed60_0 .net *"_ivl_10", 0 0, L_00000173bb715b10;  1 drivers
v00000173bb70e2c0_0 .net *"_ivl_101", 6 0, L_00000173bb777000;  1 drivers
L_00000173bb7187e8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v00000173bb70e9a0_0 .net/2u *"_ivl_102", 6 0, L_00000173bb7187e8;  1 drivers
v00000173bb70e360_0 .net *"_ivl_106", 0 0, L_00000173bb7752f0;  1 drivers
L_00000173bb718830 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173bb70ec20_0 .net/2u *"_ivl_110", 23 0, L_00000173bb718830;  1 drivers
v00000173bb70ecc0_0 .net *"_ivl_112", 31 0, L_00000173bb777dc0;  1 drivers
v00000173bb70f6c0_0 .net *"_ivl_13", 0 0, L_00000173bb715bb0;  1 drivers
v00000173bb70e400_0 .net *"_ivl_15", 0 0, L_00000173bb714670;  1 drivers
v00000173bb70f120_0 .net *"_ivl_19", 7 0, L_00000173bb714490;  1 drivers
L_00000173bb718248 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000173bb70f1c0_0 .net/2u *"_ivl_2", 7 0, L_00000173bb718248;  1 drivers
L_00000173bb7182d8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000173bb70e680_0 .net/2u *"_ivl_20", 7 0, L_00000173bb7182d8;  1 drivers
v00000173bb70f4e0_0 .net *"_ivl_22", 0 0, L_00000173bb713e50;  1 drivers
v00000173bb70f260_0 .net *"_ivl_25", 0 0, L_00000173bb714850;  1 drivers
v00000173bb70f300_0 .net *"_ivl_29", 7 0, L_00000173bb7156b0;  1 drivers
L_00000173bb718320 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v00000173bb70f3a0_0 .net/2u *"_ivl_30", 7 0, L_00000173bb718320;  1 drivers
v00000173bb70e860_0 .net *"_ivl_34", 0 0, L_00000173bb661110;  1 drivers
v00000173bb70e5e0_0 .net *"_ivl_36", 0 0, L_00000173bb660770;  1 drivers
v00000173bb70ea40_0 .net *"_ivl_38", 0 0, L_00000173bb660e00;  1 drivers
v00000173bb70f580_0 .net *"_ivl_40", 0 0, L_00000173bb661650;  1 drivers
v00000173bb70e4a0_0 .net *"_ivl_42", 0 0, L_00000173bb6608c0;  1 drivers
v00000173bb70e540_0 .net *"_ivl_44", 0 0, L_00000173bb6610a0;  1 drivers
L_00000173bb718368 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173bb70eb80_0 .net/2u *"_ivl_48", 23 0, L_00000173bb718368;  1 drivers
v00000173bb70e720_0 .net *"_ivl_50", 31 0, L_00000173bb715430;  1 drivers
L_00000173bb7183b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173bb70e7c0_0 .net/2u *"_ivl_52", 15 0, L_00000173bb7183b0;  1 drivers
v00000173bb70e900_0 .net *"_ivl_54", 31 0, L_00000173bb715750;  1 drivers
L_00000173bb7183f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000173bb70eae0_0 .net/2u *"_ivl_56", 7 0, L_00000173bb7183f8;  1 drivers
v00000173bb70e0e0_0 .net *"_ivl_58", 31 0, L_00000173bb7157f0;  1 drivers
L_00000173bb718440 .functor BUFT 1, C4<11011110101011011011111011101111>, C4<0>, C4<0>, C4<0>;
v00000173bb70eea0_0 .net/2u *"_ivl_60", 31 0, L_00000173bb718440;  1 drivers
v00000173bb70efe0_0 .net *"_ivl_62", 31 0, L_00000173bb715c50;  1 drivers
v00000173bb70f620_0 .net *"_ivl_64", 31 0, L_00000173bb715cf0;  1 drivers
v00000173bb70e040_0 .net *"_ivl_66", 31 0, L_00000173bb715d90;  1 drivers
v00000173bb7160b0_0 .net *"_ivl_7", 7 0, L_00000173bb713db0;  1 drivers
L_00000173bb718290 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000173bb714cb0_0 .net/2u *"_ivl_8", 7 0, L_00000173bb718290;  1 drivers
v00000173bb715ed0_0 .var "clk", 0 0;
v00000173bb714ad0_0 .var/i "fail_16", 31 0;
v00000173bb714530_0 .var/i "fail_24", 31 0;
v00000173bb713ef0_0 .var/i "fail_32", 31 0;
v00000173bb714030_0 .var/i "fail_8", 31 0;
v00000173bb7145d0_0 .var/i "fail_burst", 31 0;
v00000173bb715e30_0 .net "fifo_rx_almost_full", 0 0, L_00000173bb775e50;  1 drivers
v00000173bb715570_0 .net "fifo_tx_almost_empty", 0 0, L_00000173bb7748e0;  1 drivers
v00000173bb7151b0_0 .var/i "idx", 31 0;
v00000173bb714990_0 .var/i "pass_16", 31 0;
v00000173bb715f70_0 .var/i "pass_24", 31 0;
v00000173bb715930_0 .var/i "pass_32", 31 0;
v00000173bb714170_0 .var/i "pass_8", 31 0;
v00000173bb714fd0_0 .var/i "pass_burst", 31 0;
v00000173bb715610_0 .var "ram_ack", 0 0;
v00000173bb715110_0 .var "ram_dat_o", 7 0;
v00000173bb714f30 .array "ram_mem", 511 0, 7 0;
v00000173bb7147b0_0 .var "rst", 0 0;
v00000173bb7140d0_0 .net "sel_16", 0 0, L_00000173bb661490;  1 drivers
v00000173bb714a30_0 .net "sel_24", 0 0, L_00000173bb660380;  1 drivers
v00000173bb714e90_0 .net "sel_32", 0 0, L_00000173bb715890;  1 drivers
v00000173bb7148f0_0 .net "sel_8", 0 0, L_00000173bb714d50;  1 drivers
v00000173bb716330_0 .net "sel_ram", 0 0, L_00000173bb777280;  1 drivers
v00000173bb715390_0 .var "spi_cs_n", 0 0;
v00000173bb715a70_0 .net "spi_miso", 0 0, L_00000173bb776420;  1 drivers
v00000173bb7154d0_0 .var "spi_mosi", 0 0;
v00000173bb714b70_0 .var "spi_sclk", 0 0;
v00000173bb715070_0 .net "wb_ack", 0 0, L_00000173bb661180;  1 drivers
v00000173bb716150_0 .net "wb_ack_16", 0 0, v00000173bb7047c0_0;  1 drivers
v00000173bb714c10_0 .net "wb_ack_24", 0 0, v00000173bb706b60_0;  1 drivers
v00000173bb714210_0 .net "wb_ack_32", 0 0, v00000173bb7074c0_0;  1 drivers
v00000173bb7142b0_0 .net "wb_ack_8", 0 0, v00000173bb7077e0_0;  1 drivers
v00000173bb713d10_0 .net "wb_ack_with_ram", 0 0, L_00000173bb775670;  1 drivers
v00000173bb714df0_0 .net "wb_adr", 15 0, v00000173bb705da0_0;  1 drivers
v00000173bb716010_0 .net "wb_cyc", 0 0, v00000173bb705e40_0;  1 drivers
v00000173bb714710_0 .net "wb_dat_16", 15 0, v00000173bb7054e0_0;  1 drivers
v00000173bb7159d0_0 .net "wb_dat_24", 23 0, v00000173bb707880_0;  1 drivers
v00000173bb7161f0_0 .net "wb_dat_32", 31 0, v00000173bb706ca0_0;  1 drivers
v00000173bb716290_0 .net "wb_dat_8", 7 0, v00000173bb707380_0;  1 drivers
v00000173bb713f90_0 .net "wb_dat_m2s", 31 0, v00000173bb704a40_0;  1 drivers
v00000173bb7163d0_0 .net "wb_dat_s2m", 31 0, L_00000173bb716650;  1 drivers
v00000173bb714350_0 .net "wb_dat_s2m_with_ram", 31 0, L_00000173bb776c40;  1 drivers
v00000173bb715250_0 .net "wb_sel", 3 0, v00000173bb704400_0;  1 drivers
v00000173bb7152f0_0 .net "wb_stb", 0 0, v00000173bb705940_0;  1 drivers
v00000173bb7143f0_0 .net "wb_we", 0 0, v00000173bb705120_0;  1 drivers
L_00000173bb713c70 .part v00000173bb705da0_0, 8, 8;
L_00000173bb714d50 .cmp/eq 8, L_00000173bb713c70, L_00000173bb718248;
L_00000173bb713db0 .part v00000173bb705da0_0, 8, 8;
L_00000173bb715b10 .cmp/eq 8, L_00000173bb713db0, L_00000173bb718290;
L_00000173bb715bb0 .part v00000173bb705da0_0, 7, 1;
L_00000173bb714670 .reduce/nor L_00000173bb715bb0;
L_00000173bb714490 .part v00000173bb705da0_0, 8, 8;
L_00000173bb713e50 .cmp/eq 8, L_00000173bb714490, L_00000173bb7182d8;
L_00000173bb714850 .part v00000173bb705da0_0, 7, 1;
L_00000173bb7156b0 .part v00000173bb705da0_0, 8, 8;
L_00000173bb715890 .cmp/eq 8, L_00000173bb7156b0, L_00000173bb718320;
L_00000173bb715430 .concat [ 8 24 0 0], v00000173bb707380_0, L_00000173bb718368;
L_00000173bb715750 .concat [ 16 16 0 0], v00000173bb7054e0_0, L_00000173bb7183b0;
L_00000173bb7157f0 .concat [ 24 8 0 0], v00000173bb707880_0, L_00000173bb7183f8;
L_00000173bb715c50 .functor MUXZ 32, L_00000173bb718440, v00000173bb706ca0_0, L_00000173bb715890, C4<>;
L_00000173bb715cf0 .functor MUXZ 32, L_00000173bb715c50, L_00000173bb7157f0, L_00000173bb660380, C4<>;
L_00000173bb715d90 .functor MUXZ 32, L_00000173bb715cf0, L_00000173bb715750, L_00000173bb661490, C4<>;
L_00000173bb716650 .functor MUXZ 32, L_00000173bb715d90, L_00000173bb715430, L_00000173bb714d50, C4<>;
L_00000173bb7762e0 .part v00000173bb705da0_0, 0, 4;
L_00000173bb776ba0 .part v00000173bb704a40_0, 0, 8;
L_00000173bb777460 .part v00000173bb705da0_0, 0, 4;
L_00000173bb778540 .part v00000173bb704a40_0, 0, 16;
L_00000173bb776b00 .part v00000173bb705da0_0, 0, 4;
L_00000173bb776600 .part v00000173bb704a40_0, 0, 24;
L_00000173bb7766a0 .part v00000173bb705da0_0, 0, 4;
L_00000173bb777000 .part v00000173bb705da0_0, 9, 7;
L_00000173bb777280 .cmp/eq 7, L_00000173bb777000, L_00000173bb7187e8;
L_00000173bb777dc0 .concat [ 8 24 0 0], v00000173bb715110_0, L_00000173bb718830;
L_00000173bb776c40 .functor MUXZ 32, L_00000173bb716650, L_00000173bb777dc0, L_00000173bb777280, C4<>;
S_00000173bb6a5d90 .scope task, "check_burst_read32" "check_burst_read32" 3 610, 3 610 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb69aa20_0 .var/i "ok", 31 0;
v00000173bb69bf60_0 .var "rd0", 31 0;
v00000173bb69b560_0 .var "rd1", 31 0;
v00000173bb69b6a0_0 .var "rd2", 31 0;
v00000173bb69bce0_0 .var "rd3", 31 0;
v00000173bb69b100_0 .var "start_addr", 15 0;
v00000173bb69c000_0 .var "wr0", 31 0;
v00000173bb69b600_0 .var "wr1", 31 0;
v00000173bb69a3e0_0 .var "wr2", 31 0;
v00000173bb69a480_0 .var "wr3", 31 0;
TD_tb_pwb_multi_width.check_burst_read32 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000173bb69c000_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v00000173bb69b600_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000173bb69a3e0_0, 0, 32;
    %pushi/vec4 2596069104, 0, 32;
    %store/vec4 v00000173bb69a480_0, 0, 32;
    %load/vec4 v00000173bb69b100_0;
    %store/vec4 v00000173bb70c880_0, 0, 16;
    %load/vec4 v00000173bb69c000_0;
    %store/vec4 v00000173bb70b980_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_00000173bb7119f0;
    %join;
    %load/vec4 v00000173bb69b100_0;
    %addi 1, 0, 16;
    %store/vec4 v00000173bb70c880_0, 0, 16;
    %load/vec4 v00000173bb69b600_0;
    %store/vec4 v00000173bb70b980_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_00000173bb7119f0;
    %join;
    %load/vec4 v00000173bb69b100_0;
    %addi 2, 0, 16;
    %store/vec4 v00000173bb70c880_0, 0, 16;
    %load/vec4 v00000173bb69a3e0_0;
    %store/vec4 v00000173bb70b980_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_00000173bb7119f0;
    %join;
    %load/vec4 v00000173bb69b100_0;
    %addi 3, 0, 16;
    %store/vec4 v00000173bb70c880_0, 0, 16;
    %load/vec4 v00000173bb69a480_0;
    %store/vec4 v00000173bb70b980_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_00000173bb7119f0;
    %join;
    %load/vec4 v00000173bb69b100_0;
    %store/vec4 v00000173bb70df00_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000173bb707ba0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_burst_read32, S_00000173bb709440;
    %join;
    %load/vec4 v00000173bb707f60_0;
    %store/vec4 v00000173bb69bf60_0, 0, 32;
    %load/vec4 v00000173bb70c1a0_0;
    %store/vec4 v00000173bb69b560_0, 0, 32;
    %load/vec4 v00000173bb70ba20_0;
    %store/vec4 v00000173bb69b6a0_0, 0, 32;
    %load/vec4 v00000173bb70cba0_0;
    %store/vec4 v00000173bb69bce0_0, 0, 32;
    %load/vec4 v00000173bb69bf60_0;
    %load/vec4 v00000173bb69c000_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v00000173bb69b560_0;
    %load/vec4 v00000173bb69b600_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.1, 9;
    %load/vec4 v00000173bb69b6a0_0;
    %load/vec4 v00000173bb69a3e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v00000173bb69bce0_0;
    %load/vec4 v00000173bb69a480_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.0;
    %pad/u 32;
    %store/vec4 v00000173bb69aa20_0, 0, 32;
    %load/vec4 v00000173bb69aa20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.3, 4;
    %load/vec4 v00000173bb714fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb714fd0_0, 0, 32;
    %vpi_call/w 3 632 "$display", "[PASS] Burst32 Read Addr 0x%04h: 0x%08h 0x%08h 0x%08h 0x%08h", v00000173bb69b100_0, v00000173bb69bf60_0, v00000173bb69b560_0, v00000173bb69b6a0_0, v00000173bb69bce0_0 {0 0 0};
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v00000173bb7145d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb7145d0_0, 0, 32;
    %vpi_call/w 3 636 "$display", "[FAIL] Burst32 Read Addr 0x%04h", v00000173bb69b100_0 {0 0 0};
    %vpi_call/w 3 637 "$display", "       Expected: 0x%08h 0x%08h 0x%08h 0x%08h", v00000173bb69c000_0, v00000173bb69b600_0, v00000173bb69a3e0_0, v00000173bb69a480_0 {0 0 0};
    %vpi_call/w 3 638 "$display", "       Got:      0x%08h 0x%08h 0x%08h 0x%08h", v00000173bb69bf60_0, v00000173bb69b560_0, v00000173bb69b6a0_0, v00000173bb69bce0_0 {0 0 0};
T_0.4 ;
    %end;
S_00000173bb5924e0 .scope task, "check_burst_write_read32" "check_burst_write_read32" 3 582, 3 582 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb69bd80_0 .var/i "ok", 31 0;
v00000173bb69ad40_0 .var "rd0", 31 0;
v00000173bb69bec0_0 .var "rd1", 31 0;
v00000173bb69bba0_0 .var "rd2", 31 0;
v00000173bb69c0a0_0 .var "rd3", 31 0;
v00000173bb69a5c0_0 .var "start_addr", 15 0;
v00000173bb69aac0_0 .var "val0", 31 0;
v00000173bb69bb00_0 .var "val1", 31 0;
v00000173bb69b380_0 .var "val2", 31 0;
v00000173bb69a8e0_0 .var "val3", 31 0;
TD_tb_pwb_multi_width.check_burst_write_read32 ;
    %load/vec4 v00000173bb69a5c0_0;
    %store/vec4 v00000173bb70d140_0, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000173bb70d780_0, 0, 16;
    %load/vec4 v00000173bb69aac0_0;
    %store/vec4 v00000173bb70c920_0, 0, 32;
    %load/vec4 v00000173bb69bb00_0;
    %store/vec4 v00000173bb70c9c0_0, 0, 32;
    %load/vec4 v00000173bb69b380_0;
    %store/vec4 v00000173bb70bac0_0, 0, 32;
    %load/vec4 v00000173bb69a8e0_0;
    %store/vec4 v00000173bb70cce0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_burst_write32, S_00000173bb708f90;
    %join;
    %load/vec4 v00000173bb69a5c0_0;
    %store/vec4 v00000173bb70cd80_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_00000173bb7108c0;
    %join;
    %load/vec4 v00000173bb70c600_0;
    %store/vec4 v00000173bb69ad40_0, 0, 32;
    %load/vec4 v00000173bb69a5c0_0;
    %addi 1, 0, 16;
    %store/vec4 v00000173bb70cd80_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_00000173bb7108c0;
    %join;
    %load/vec4 v00000173bb70c600_0;
    %store/vec4 v00000173bb69bec0_0, 0, 32;
    %load/vec4 v00000173bb69a5c0_0;
    %addi 2, 0, 16;
    %store/vec4 v00000173bb70cd80_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_00000173bb7108c0;
    %join;
    %load/vec4 v00000173bb70c600_0;
    %store/vec4 v00000173bb69bba0_0, 0, 32;
    %load/vec4 v00000173bb69a5c0_0;
    %addi 3, 0, 16;
    %store/vec4 v00000173bb70cd80_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_00000173bb7108c0;
    %join;
    %load/vec4 v00000173bb70c600_0;
    %store/vec4 v00000173bb69c0a0_0, 0, 32;
    %load/vec4 v00000173bb69ad40_0;
    %load/vec4 v00000173bb69aac0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_1.7, 6;
    %load/vec4 v00000173bb69bec0_0;
    %load/vec4 v00000173bb69bb00_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v00000173bb69bba0_0;
    %load/vec4 v00000173bb69b380_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.5, 8;
    %load/vec4 v00000173bb69c0a0_0;
    %load/vec4 v00000173bb69a8e0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_1.5;
    %pad/u 32;
    %store/vec4 v00000173bb69bd80_0, 0, 32;
    %load/vec4 v00000173bb69bd80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v00000173bb714fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb714fd0_0, 0, 32;
    %vpi_call/w 3 599 "$display", "[PASS] Burst32 Write Addr 0x%04h: 0x%08h 0x%08h 0x%08h 0x%08h", v00000173bb69a5c0_0, v00000173bb69aac0_0, v00000173bb69bb00_0, v00000173bb69b380_0, v00000173bb69a8e0_0 {0 0 0};
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000173bb7145d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb7145d0_0, 0, 32;
    %vpi_call/w 3 603 "$display", "[FAIL] Burst32 Write Addr 0x%04h", v00000173bb69a5c0_0 {0 0 0};
    %vpi_call/w 3 604 "$display", "       Expected: 0x%08h 0x%08h 0x%08h 0x%08h", v00000173bb69aac0_0, v00000173bb69bb00_0, v00000173bb69b380_0, v00000173bb69a8e0_0 {0 0 0};
    %vpi_call/w 3 605 "$display", "       Got:      0x%08h 0x%08h 0x%08h 0x%08h", v00000173bb69ad40_0, v00000173bb69bec0_0, v00000173bb69bba0_0, v00000173bb69c0a0_0 {0 0 0};
T_1.9 ;
    %end;
S_00000173bb592670 .scope task, "check_large_burst8" "check_large_burst8" 3 703, 3 703 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb69b740_0 .var "count", 15 0;
v00000173bb69a700_0 .var/i "read_errors", 31 0;
TD_tb_pwb_multi_width.check_large_burst8 ;
    %vpi_call/w 3 707 "$display", "  Testing %0d-word burst (0x%04h words)...", v00000173bb69b740_0, v00000173bb69b740_0 {0 0 0};
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v00000173bb70da00_0, 0, 16;
    %load/vec4 v00000173bb69b740_0;
    %store/vec4 v00000173bb70c2e0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_burst_write8_large, S_00000173bb708e00;
    %join;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v00000173bb70db40_0, 0, 16;
    %load/vec4 v00000173bb69b740_0;
    %store/vec4 v00000173bb70bde0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_burst_read8_large, S_00000173bb708ae0;
    %join;
    %load/vec4 v00000173bb70d6e0_0;
    %store/vec4 v00000173bb69a700_0, 0, 32;
    %load/vec4 v00000173bb69a700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v00000173bb714fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb714fd0_0, 0, 32;
    %vpi_call/w 3 715 "$display", "[PASS] Large Burst8: %0d words written and verified correctly", v00000173bb69b740_0 {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v00000173bb7145d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb7145d0_0, 0, 32;
    %vpi_call/w 3 718 "$display", "[FAIL] Large Burst8: %0d words, %0d mismatches", v00000173bb69b740_0, v00000173bb69a700_0 {0 0 0};
T_2.11 ;
    %end;
S_00000173bb592800 .scope task, "check_write_read16" "check_write_read16" 3 445, 3 445 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb69a980_0 .var "addr", 15 0;
v00000173bb69be20_0 .var "rd", 15 0;
v00000173bb69a660_0 .var "value", 15 0;
TD_tb_pwb_multi_width.check_write_read16 ;
    %load/vec4 v00000173bb69a980_0;
    %store/vec4 v00000173bb70ddc0_0, 0, 16;
    %load/vec4 v00000173bb69a660_0;
    %store/vec4 v00000173bb70de60_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_write16, S_00000173bb711220;
    %join;
    %load/vec4 v00000173bb69a980_0;
    %store/vec4 v00000173bb70cc40_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read16, S_00000173bb7092b0;
    %join;
    %load/vec4 v00000173bb70ca60_0;
    %store/vec4 v00000173bb69be20_0, 0, 16;
    %load/vec4 v00000173bb69be20_0;
    %load/vec4 v00000173bb69a660_0;
    %cmp/e;
    %jmp/0xz  T_3.12, 6;
    %load/vec4 v00000173bb714990_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb714990_0, 0, 32;
    %vpi_call/w 3 454 "$display", "[PASS] 16-bit Addr 0x%04h wrote 0x%04h read 0x%04h", v00000173bb69a980_0, v00000173bb69a660_0, v00000173bb69be20_0 {0 0 0};
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v00000173bb714ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb714ad0_0, 0, 32;
    %vpi_call/w 3 457 "$display", "[FAIL] 16-bit Addr 0x%04h wrote 0x%04h read 0x%04h", v00000173bb69a980_0, v00000173bb69a660_0, v00000173bb69be20_0 {0 0 0};
T_3.13 ;
    %end;
S_00000173bb4e6730 .scope task, "check_write_read24" "check_write_read24" 3 462, 3 462 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb69ade0_0 .var "addr", 15 0;
v00000173bb69b1a0_0 .var "rd", 23 0;
v00000173bb69b060_0 .var "value", 23 0;
TD_tb_pwb_multi_width.check_write_read24 ;
    %load/vec4 v00000173bb69ade0_0;
    %store/vec4 v00000173bb70c4c0_0, 0, 16;
    %load/vec4 v00000173bb69b060_0;
    %store/vec4 v00000173bb70c060_0, 0, 24;
    %fork TD_tb_pwb_multi_width.spi_write24, S_00000173bb710410;
    %join;
    %load/vec4 v00000173bb69ade0_0;
    %store/vec4 v00000173bb70cb00_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read24, S_00000173bb710730;
    %join;
    %load/vec4 v00000173bb70b840_0;
    %store/vec4 v00000173bb69b1a0_0, 0, 24;
    %load/vec4 v00000173bb69b1a0_0;
    %load/vec4 v00000173bb69b060_0;
    %cmp/e;
    %jmp/0xz  T_4.14, 6;
    %load/vec4 v00000173bb715f70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb715f70_0, 0, 32;
    %vpi_call/w 3 471 "$display", "[PASS] 24-bit Addr 0x%04h wrote 0x%06h read 0x%06h", v00000173bb69ade0_0, v00000173bb69b060_0, v00000173bb69b1a0_0 {0 0 0};
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v00000173bb714530_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb714530_0, 0, 32;
    %vpi_call/w 3 474 "$display", "[FAIL] 24-bit Addr 0x%04h wrote 0x%06h read 0x%06h", v00000173bb69ade0_0, v00000173bb69b060_0, v00000173bb69b1a0_0 {0 0 0};
T_4.15 ;
    %end;
S_00000173bb4e68c0 .scope task, "check_write_read32" "check_write_read32" 3 479, 3 479 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb69aca0_0 .var "addr", 15 0;
v00000173bb69a7a0_0 .var "rd", 31 0;
v00000173bb69ae80_0 .var "value", 31 0;
TD_tb_pwb_multi_width.check_write_read32 ;
    %load/vec4 v00000173bb69aca0_0;
    %store/vec4 v00000173bb70c880_0, 0, 16;
    %load/vec4 v00000173bb69ae80_0;
    %store/vec4 v00000173bb70b980_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_write32, S_00000173bb7119f0;
    %join;
    %load/vec4 v00000173bb69aca0_0;
    %store/vec4 v00000173bb70cd80_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read32, S_00000173bb7108c0;
    %join;
    %load/vec4 v00000173bb70c600_0;
    %store/vec4 v00000173bb69a7a0_0, 0, 32;
    %load/vec4 v00000173bb69a7a0_0;
    %load/vec4 v00000173bb69ae80_0;
    %cmp/e;
    %jmp/0xz  T_5.16, 6;
    %load/vec4 v00000173bb715930_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb715930_0, 0, 32;
    %vpi_call/w 3 488 "$display", "[PASS] 32-bit Addr 0x%04h wrote 0x%08h read 0x%08h", v00000173bb69aca0_0, v00000173bb69ae80_0, v00000173bb69a7a0_0 {0 0 0};
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v00000173bb713ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb713ef0_0, 0, 32;
    %vpi_call/w 3 491 "$display", "[FAIL] 32-bit Addr 0x%04h wrote 0x%08h read 0x%08h", v00000173bb69aca0_0, v00000173bb69ae80_0, v00000173bb69a7a0_0 {0 0 0};
T_5.17 ;
    %end;
S_00000173bb4e6a50 .scope task, "check_write_read8" "check_write_read8" 3 428, 3 428 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb69ab60_0 .var "addr", 15 0;
v00000173bb69ac00_0 .var "rd", 7 0;
v00000173bb69af20_0 .var "value", 7 0;
TD_tb_pwb_multi_width.check_write_read8 ;
    %load/vec4 v00000173bb69ab60_0;
    %store/vec4 v00000173bb70ef40_0, 0, 16;
    %load/vec4 v00000173bb69af20_0;
    %store/vec4 v00000173bb70e220_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_write8, S_00000173bb70fc40;
    %join;
    %load/vec4 v00000173bb69ab60_0;
    %store/vec4 v00000173bb70c6a0_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_read8, S_00000173bb710a50;
    %join;
    %load/vec4 v00000173bb70bfc0_0;
    %store/vec4 v00000173bb69ac00_0, 0, 8;
    %load/vec4 v00000173bb69ac00_0;
    %load/vec4 v00000173bb69af20_0;
    %cmp/e;
    %jmp/0xz  T_6.18, 6;
    %load/vec4 v00000173bb714170_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb714170_0, 0, 32;
    %vpi_call/w 3 437 "$display", "[PASS] 8-bit  Addr 0x%04h wrote 0x%02h read 0x%02h", v00000173bb69ab60_0, v00000173bb69af20_0, v00000173bb69ac00_0 {0 0 0};
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v00000173bb714030_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb714030_0, 0, 32;
    %vpi_call/w 3 440 "$display", "[FAIL] 8-bit  Addr 0x%04h wrote 0x%02h read 0x%02h", v00000173bb69ab60_0, v00000173bb69af20_0, v00000173bb69ac00_0 {0 0 0};
T_6.19 ;
    %end;
S_00000173bb5ce0a0 .scope module, "dut_bridge" "pwb_spi_wb_bridge" 3 74, 4 34 0, S_00000173bb6a5c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "spi_sclk";
    .port_info 3 /INPUT 1 "spi_mosi";
    .port_info 4 /OUTPUT 1 "spi_miso";
    .port_info 5 /INPUT 1 "spi_cs_n";
    .port_info 6 /OUTPUT 16 "wb_adr_o";
    .port_info 7 /OUTPUT 32 "wb_dat_o";
    .port_info 8 /INPUT 32 "wb_dat_i";
    .port_info 9 /OUTPUT 4 "wb_sel_o";
    .port_info 10 /OUTPUT 1 "wb_we_o";
    .port_info 11 /OUTPUT 1 "wb_cyc_o";
    .port_info 12 /OUTPUT 1 "wb_stb_o";
    .port_info 13 /INPUT 1 "wb_ack_i";
    .port_info 14 /OUTPUT 1 "fifo_rx_almost_full";
    .port_info 15 /OUTPUT 1 "fifo_tx_almost_empty";
P_00000173bb5ce230 .param/l "ALMOST_EMPTY_THRESHOLD" 0 4 37, +C4<00000000000000000000000000000100>;
P_00000173bb5ce268 .param/l "ALMOST_FULL_THRESHOLD" 0 4 36, +C4<00000000000000000000000000000100>;
P_00000173bb5ce2a0 .param/l "CMD_BURST_BIT" 1 4 69, +C4<00000000000000000000000000000011>;
P_00000173bb5ce2d8 .param/l "CMD_RW_BIT" 1 4 66, +C4<00000000000000000000000000000000>;
P_00000173bb5ce310 .param/l "CMD_WIDTH_LSB" 1 4 67, +C4<00000000000000000000000000000001>;
P_00000173bb5ce348 .param/l "CMD_WIDTH_MSB" 1 4 68, +C4<00000000000000000000000000000010>;
P_00000173bb5ce380 .param/l "FIFO_ADDR_WIDTH" 1 4 131, +C4<00000000000000000000000000000110>;
P_00000173bb5ce3b8 .param/l "FIFO_DEPTH" 0 4 35, +C4<00000000000000000000000001000000>;
P_00000173bb5ce3f0 .param/l "RX_DRAIN_DONE" 1 4 211, C4<11>;
P_00000173bb5ce428 .param/l "RX_DRAIN_IDLE" 1 4 208, C4<00>;
P_00000173bb5ce460 .param/l "RX_DRAIN_WB_START" 1 4 209, C4<01>;
P_00000173bb5ce498 .param/l "RX_DRAIN_WB_WAIT" 1 4 210, C4<10>;
P_00000173bb5ce4d0 .param/l "TX_PREFETCH_IDLE" 1 4 220, C4<00>;
P_00000173bb5ce508 .param/l "TX_PREFETCH_PUSH" 1 4 223, C4<11>;
P_00000173bb5ce540 .param/l "TX_PREFETCH_WB_START" 1 4 221, C4<01>;
P_00000173bb5ce578 .param/l "TX_PREFETCH_WB_WAIT" 1 4 222, C4<10>;
P_00000173bb5ce5b0 .param/l "WB_BURST_READ_PREFETCH" 1 4 506, C4<011>;
P_00000173bb5ce5e8 .param/l "WB_BURST_WRITE_DRAIN" 1 4 507, C4<100>;
P_00000173bb5ce620 .param/l "WB_DONE" 1 4 505, C4<010>;
P_00000173bb5ce658 .param/l "WB_IDLE" 1 4 503, C4<000>;
P_00000173bb5ce690 .param/l "WB_WAIT_ACK" 1 4 504, C4<001>;
P_00000173bb5ce6c8 .param/l "WIDTH_16" 1 4 72, C4<01>;
P_00000173bb5ce700 .param/l "WIDTH_24" 1 4 73, C4<10>;
P_00000173bb5ce738 .param/l "WIDTH_32" 1 4 74, C4<11>;
P_00000173bb5ce770 .param/l "WIDTH_8" 1 4 71, C4<00>;
L_00000173bb661730 .functor AND 1, v00000173bb706200_0, L_00000173bb716b50, C4<1>, C4<1>;
L_00000173bb6611f0 .functor AND 1, L_00000173bb7177d0, v00000173bb706520_0, C4<1>, C4<1>;
L_00000173bb661260 .functor NOT 1, v00000173bb7147b0_0, C4<0>, C4<0>, C4<0>;
L_00000173bb775e50 .functor BUFZ 1, L_00000173bb717050, C4<0>, C4<0>, C4<0>;
L_00000173bb7748e0 .functor BUFZ 1, L_00000173bb716970, C4<0>, C4<0>, C4<0>;
L_00000173bb775280 .functor AND 1, v00000173bb703350_0, v00000173bb7038f0_0, C4<1>, C4<1>;
L_00000173bb774e20 .functor AND 1, v00000173bb703350_0, v00000173bb7038f0_0, C4<1>, C4<1>;
v00000173bb702d10_0 .net *"_ivl_17", 0 0, L_00000173bb778a40;  1 drivers
o00000173bb6a8d48 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v00000173bb703e90_0 name=_ivl_18
v00000173bb702db0_0 .net *"_ivl_23", 0 0, L_00000173bb775280;  1 drivers
v00000173bb702a90_0 .net *"_ivl_27", 0 0, L_00000173bb774e20;  1 drivers
v00000173bb702f90_0 .net *"_ivl_3", 0 0, L_00000173bb716b50;  1 drivers
v00000173bb7030d0_0 .net *"_ivl_7", 0 0, L_00000173bb7177d0;  1 drivers
v00000173bb702810_0 .var "addr", 15 0;
v00000173bb702450_0 .var "addr_high", 7 0;
v00000173bb702e50_0 .var "addr_low", 7 0;
v00000173bb703a30_0 .var "bit_count", 5 0;
v00000173bb7024f0_0 .var "burst_count", 15 0;
v00000173bb703c10_0 .var "burst_word_done", 0 0;
v00000173bb703b70_0 .var "byte_count", 2 0;
v00000173bb703cb0_0 .var "byte_shift", 7 0;
v00000173bb702270_0 .net "clk", 0 0, v00000173bb715ed0_0;  1 drivers
v00000173bb703170_0 .var "cmd", 7 0;
v00000173bb702590_0 .var "count_byte_num", 0 0;
v00000173bb7028b0_0 .var "count_high", 7 0;
v00000173bb703210_0 .var "data_in", 31 0;
v00000173bb702630_0 .var "data_shift", 31 0;
v00000173bb703d50_0 .var "data_width", 1 0;
v00000173bb702bd0_0 .net "fifo_rst_n", 0 0, L_00000173bb661260;  1 drivers
v00000173bb702b30_0 .net "fifo_rx_almost_full", 0 0, L_00000173bb775e50;  alias, 1 drivers
v00000173bb702c70_0 .net "fifo_tx_almost_empty", 0 0, L_00000173bb7748e0;  alias, 1 drivers
v00000173bb701ff0_0 .var "first_bit_sent", 0 0;
v00000173bb7032b0_0 .var "in_count_phase", 0 0;
v00000173bb702090_0 .var "in_data_phase", 0 0;
v00000173bb703350_0 .var "is_burst", 0 0;
v00000173bb7038f0_0 .var "is_read", 0 0;
v00000173bb7033f0_0 .var "read_data", 31 0;
v00000173bb7037b0_0 .var "read_data_valid", 0 0;
v00000173bb703490_0 .net "rst", 0 0, v00000173bb7147b0_0;  1 drivers
v00000173bb703530_0 .var "rx_drain_active", 0 0;
v00000173bb702130_0 .var "rx_drain_addr", 15 0;
v00000173bb7026d0_0 .var "rx_drain_count", 15 0;
v00000173bb7035d0_0 .var "rx_drain_state", 1 0;
v00000173bb7021d0_0 .var "rx_drain_width", 1 0;
v00000173bb703670_0 .net "rx_fifo_almost_empty", 0 0, L_00000173bb7175f0;  1 drivers
v00000173bb703710_0 .net "rx_fifo_almost_full", 0 0, L_00000173bb717050;  1 drivers
v00000173bb702310_0 .net "rx_fifo_empty", 0 0, L_00000173bb717190;  1 drivers
v00000173bb702770_0 .net "rx_fifo_full", 0 0, L_00000173bb661960;  1 drivers
v00000173bb703990_0 .net "rx_fifo_rd_data", 31 0, L_00000173bb661f10;  1 drivers
v00000173bb702950_0 .var "rx_fifo_rd_ready", 0 0;
v00000173bb7065c0_0 .net "rx_fifo_rd_valid", 0 0, v00000173bb6f9160_0;  1 drivers
v00000173bb705580_0 .var "rx_fifo_wr_data", 31 0;
v00000173bb7058a0_0 .net "rx_fifo_wr_ready", 0 0, L_00000173bb716f10;  1 drivers
v00000173bb705620_0 .var "rx_fifo_wr_valid", 0 0;
v00000173bb7068e0_0 .net "spi_cs_active", 0 0, L_00000173bb716e70;  1 drivers
v00000173bb7051c0_0 .net "spi_cs_n", 0 0, v00000173bb715390_0;  1 drivers
v00000173bb706700_0 .var "spi_cs_n_d1", 0 0;
v00000173bb705f80_0 .var "spi_cs_n_d2", 0 0;
v00000173bb706840_0 .var "spi_cs_n_d3", 0 0;
v00000173bb705260_0 .net "spi_miso", 0 0, L_00000173bb776420;  alias, 1 drivers
v00000173bb704d60_0 .net "spi_mosi", 0 0, v00000173bb7154d0_0;  1 drivers
v00000173bb704900_0 .var "spi_mosi_d1", 0 0;
v00000173bb705760_0 .var "spi_mosi_d2", 0 0;
v00000173bb706160_0 .net "spi_sclk", 0 0, v00000173bb714b70_0;  1 drivers
v00000173bb706020_0 .var "spi_sclk_d1", 0 0;
v00000173bb706200_0 .var "spi_sclk_d2", 0 0;
v00000173bb706520_0 .var "spi_sclk_d3", 0 0;
v00000173bb705080_0 .net "spi_sclk_negedge", 0 0, L_00000173bb6611f0;  1 drivers
v00000173bb706980_0 .net "spi_sclk_posedge", 0 0, L_00000173bb661730;  1 drivers
v00000173bb704c20_0 .var "start_read", 0 0;
v00000173bb706660_0 .var "transaction_complete", 0 0;
v00000173bb705b20_0 .var "tx_active", 0 0;
v00000173bb705ee0_0 .var "tx_bit_count", 5 0;
v00000173bb704680_0 .net "tx_data_available", 0 0, L_00000173bb777d20;  1 drivers
v00000173bb7044a0_0 .var "tx_data_loaded", 0 0;
v00000173bb7059e0_0 .net "tx_data_source", 31 0, L_00000173bb776560;  1 drivers
v00000173bb7056c0_0 .net "tx_fifo_almost_empty", 0 0, L_00000173bb716970;  1 drivers
v00000173bb704220_0 .net "tx_fifo_almost_full", 0 0, L_00000173bb716ab0;  1 drivers
v00000173bb7042c0_0 .net "tx_fifo_empty", 0 0, L_00000173bb716fb0;  1 drivers
v00000173bb704ae0_0 .net "tx_fifo_full", 0 0, L_00000173bb661ff0;  1 drivers
v00000173bb705bc0_0 .net "tx_fifo_rd_data", 31 0, v00000173bb6f8bc0_0;  1 drivers
v00000173bb704360_0 .var "tx_fifo_rd_ready", 0 0;
v00000173bb705c60_0 .net "tx_fifo_rd_valid", 0 0, v00000173bb6f8ee0_0;  1 drivers
v00000173bb704e00_0 .var "tx_fifo_wr_data", 31 0;
v00000173bb705d00_0 .net "tx_fifo_wr_ready", 0 0, L_00000173bb717230;  1 drivers
v00000173bb704b80_0 .var "tx_fifo_wr_valid", 0 0;
v00000173bb7062a0_0 .var "tx_prefetch_active", 0 0;
v00000173bb7060c0_0 .var "tx_prefetch_addr", 15 0;
v00000173bb704f40_0 .var "tx_prefetch_count", 15 0;
v00000173bb706340_0 .var "tx_prefetch_done", 0 0;
v00000173bb705800_0 .var "tx_prefetch_state", 1 0;
v00000173bb704540_0 .var "tx_prefetch_width", 1 0;
v00000173bb704860_0 .var "tx_shift", 31 0;
v00000173bb704cc0_0 .var "tx_word_done", 0 0;
v00000173bb7063e0_0 .net "wb_ack_i", 0 0, L_00000173bb775670;  alias, 1 drivers
v00000173bb705da0_0 .var "wb_adr_o", 15 0;
v00000173bb705e40_0 .var "wb_cyc_o", 0 0;
v00000173bb704ea0_0 .net "wb_dat_i", 31 0, L_00000173bb776c40;  alias, 1 drivers
v00000173bb704a40_0 .var "wb_dat_o", 31 0;
v00000173bb705a80_0 .var "wb_done_pulse", 0 0;
v00000173bb704400_0 .var "wb_sel_o", 3 0;
v00000173bb705300_0 .var "wb_state", 2 0;
v00000173bb705940_0 .var "wb_stb_o", 0 0;
v00000173bb705120_0 .var "wb_we_o", 0 0;
v00000173bb706480_0 .var "word_counter", 15 0;
E_00000173bb67f740 .event posedge, v00000173bb703490_0, v00000173bb66f9b0_0;
L_00000173bb716e70 .reduce/nor v00000173bb705f80_0;
L_00000173bb716b50 .reduce/nor v00000173bb706520_0;
L_00000173bb7177d0 .reduce/nor v00000173bb706200_0;
L_00000173bb778a40 .part v00000173bb704860_0, 31, 1;
L_00000173bb776420 .functor MUXZ 1, o00000173bb6a8d48, L_00000173bb778a40, L_00000173bb716e70, C4<>;
L_00000173bb776560 .functor MUXZ 32, v00000173bb7033f0_0, v00000173bb6f8bc0_0, L_00000173bb775280, C4<>;
L_00000173bb777d20 .functor MUXZ 1, v00000173bb7037b0_0, v00000173bb6f8ee0_0, L_00000173bb774e20, C4<>;
S_00000173bb6f72e0 .scope function.vec4.s4, "get_byte_sel" "get_byte_sel" 4 514, 4 514 0, S_00000173bb5ce0a0;
 .timescale -9 -12;
; Variable get_byte_sel is vec4 return value of scope S_00000173bb6f72e0
v00000173bb69b240_0 .var "width", 1 0;
TD_tb_pwb_multi_width.dut_bridge.get_byte_sel ;
    %load/vec4 v00000173bb69b240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.20 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.21 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.22 ;
    %pushi/vec4 7, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.23 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to get_byte_sel (store_vec4_to_lval)
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
    %end;
S_00000173bb6f7470 .scope function.vec4.s6, "get_data_bits" "get_data_bits" 4 258, 4 258 0, S_00000173bb5ce0a0;
 .timescale -9 -12;
; Variable get_data_bits is vec4 return value of scope S_00000173bb6f7470
v00000173bb69b420_0 .var "width", 1 0;
TD_tb_pwb_multi_width.dut_bridge.get_data_bits ;
    %load/vec4 v00000173bb69b420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %pushi/vec4 8, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.26 ;
    %pushi/vec4 8, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.27 ;
    %pushi/vec4 16, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.28 ;
    %pushi/vec4 24, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.29 ;
    %pushi/vec4 32, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to get_data_bits (store_vec4_to_lval)
    %jmp T_8.31;
T_8.31 ;
    %pop/vec4 1;
    %end;
S_00000173bb6f7600 .scope module, "rx_fifo" "fifo_sync" 4 162, 5 26 0, S_00000173bb5ce0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "wr_data";
    .port_info 3 /INPUT 1 "wr_valid";
    .port_info 4 /OUTPUT 1 "wr_ready";
    .port_info 5 /OUTPUT 32 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /INPUT 1 "rd_ready";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "almost_full";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 7 "count";
P_00000173bb6f7790 .param/l "ADDR_WIDTH" 0 5 31, +C4<00000000000000000000000000000110>;
P_00000173bb6f77c8 .param/l "ALMOST_EMPTY_THRESHOLD" 0 5 30, +C4<00000000000000000000000000000100>;
P_00000173bb6f7800 .param/l "ALMOST_FULL_THRESHOLD" 0 5 29, +C4<00000000000000000000000000000100>;
P_00000173bb6f7838 .param/l "DATA_WIDTH" 0 5 27, +C4<00000000000000000000000000100000>;
P_00000173bb6f7870 .param/l "DEPTH" 0 5 28, +C4<00000000000000000000000001000000>;
L_00000173bb661810 .functor XOR 1, L_00000173bb7179b0, L_00000173bb7165b0, C4<0>, C4<0>;
L_00000173bb661960 .functor AND 1, L_00000173bb716470, L_00000173bb661810, C4<1>, C4<1>;
L_00000173bb661a40 .functor BUFZ 7, L_00000173bb717870, C4<0000000>, C4<0000000>, C4<0000000>;
L_00000173bb662060 .functor AND 1, v00000173bb705620_0, L_00000173bb716f10, C4<1>, C4<1>;
L_00000173bb661f10 .functor BUFZ 32, v00000173bb6f8620_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173bb661e30 .functor AND 1, v00000173bb702950_0, v00000173bb6f9160_0, C4<1>, C4<1>;
L_00000173bb661f80 .functor OR 1, L_00000173bb717410, L_00000173bb661e30, C4<0>, C4<0>;
L_00000173bb661d50 .functor AND 1, L_00000173bb716510, L_00000173bb661f80, C4<1>, C4<1>;
L_00000173bb718488 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000173bb69b920_0 .net/2u *"_ivl_0", 6 0, L_00000173bb718488;  1 drivers
v00000173bb69b4c0_0 .net *"_ivl_13", 5 0, L_00000173bb717550;  1 drivers
v00000173bb69b7e0_0 .net *"_ivl_15", 5 0, L_00000173bb716bf0;  1 drivers
v00000173bb69b880_0 .net *"_ivl_16", 0 0, L_00000173bb716470;  1 drivers
v00000173bb670270_0 .net *"_ivl_19", 0 0, L_00000173bb7179b0;  1 drivers
v00000173bb6704f0_0 .net *"_ivl_21", 0 0, L_00000173bb7165b0;  1 drivers
v00000173bb670770_0 .net *"_ivl_22", 0 0, L_00000173bb661810;  1 drivers
v00000173bb66f230_0 .net *"_ivl_26", 31 0, L_00000173bb717370;  1 drivers
L_00000173bb718518 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173bb670bd0_0 .net *"_ivl_29", 24 0, L_00000173bb718518;  1 drivers
L_00000173bb718560 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000173bb66f2d0_0 .net/2u *"_ivl_30", 31 0, L_00000173bb718560;  1 drivers
v00000173bb66fc30_0 .net *"_ivl_34", 31 0, L_00000173bb716830;  1 drivers
L_00000173bb7185a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173bb66feb0_0 .net *"_ivl_37", 24 0, L_00000173bb7185a8;  1 drivers
L_00000173bb7185f0 .functor BUFT 1, C4<00000000000000000000000000111100>, C4<0>, C4<0>, C4<0>;
v00000173bb6708b0_0 .net/2u *"_ivl_38", 31 0, L_00000173bb7185f0;  1 drivers
L_00000173bb7184d0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000173bb670a90_0 .net/2u *"_ivl_4", 6 0, L_00000173bb7184d0;  1 drivers
v00000173bb66f5f0_0 .net *"_ivl_55", 0 0, L_00000173bb716510;  1 drivers
v00000173bb6709f0_0 .net *"_ivl_57", 0 0, L_00000173bb717410;  1 drivers
v00000173bb670c70_0 .net *"_ivl_59", 0 0, L_00000173bb661f80;  1 drivers
v00000173bb66f730_0 .net "almost_empty", 0 0, L_00000173bb7175f0;  alias, 1 drivers
v00000173bb66f7d0_0 .net "almost_full", 0 0, L_00000173bb717050;  alias, 1 drivers
v00000173bb66f9b0_0 .net "clk", 0 0, v00000173bb715ed0_0;  alias, 1 drivers
v00000173bb670e50_0 .net "count", 6 0, L_00000173bb661a40;  1 drivers
v00000173bb66fe10_0 .net "empty", 0 0, L_00000173bb717190;  alias, 1 drivers
v00000173bb6531a0_0 .net "fifo_count", 6 0, L_00000173bb717870;  1 drivers
v00000173bb653880_0 .net "full", 0 0, L_00000173bb661960;  alias, 1 drivers
v00000173bb653d80 .array "memory", 63 0, 31 0;
v00000173bb6f7d60_0 .net "rd_data", 31 0, L_00000173bb661f10;  alias, 1 drivers
v00000173bb6f8620_0 .var "rd_data_reg", 31 0;
v00000173bb6f8300_0 .net "rd_enable", 0 0, L_00000173bb661e30;  1 drivers
v00000173bb6f8260_0 .net "rd_fetch", 0 0, L_00000173bb661d50;  1 drivers
v00000173bb6f7e00_0 .var "rd_ptr", 6 0;
v00000173bb6f9520_0 .net "rd_ptr_next", 6 0, L_00000173bb7172d0;  1 drivers
v00000173bb6f95c0_0 .net "rd_ready", 0 0, v00000173bb702950_0;  1 drivers
v00000173bb6f9340_0 .net "rd_valid", 0 0, v00000173bb6f9160_0;  alias, 1 drivers
v00000173bb6f9160_0 .var "rd_valid_reg", 0 0;
v00000173bb6f7fe0_0 .net "rst_n", 0 0, L_00000173bb661260;  alias, 1 drivers
v00000173bb6f93e0_0 .net "wr_data", 31 0, v00000173bb705580_0;  1 drivers
v00000173bb6f7ea0_0 .net "wr_enable", 0 0, L_00000173bb662060;  1 drivers
v00000173bb6f81c0_0 .var "wr_ptr", 6 0;
v00000173bb6f86c0_0 .net "wr_ptr_next", 6 0, L_00000173bb7174b0;  1 drivers
v00000173bb6f9660_0 .net "wr_ready", 0 0, L_00000173bb716f10;  alias, 1 drivers
v00000173bb6f7f40_0 .net "wr_valid", 0 0, v00000173bb705620_0;  1 drivers
E_00000173bb67fa40/0 .event negedge, v00000173bb6f7fe0_0;
E_00000173bb67fa40/1 .event posedge, v00000173bb66f9b0_0;
E_00000173bb67fa40 .event/or E_00000173bb67fa40/0, E_00000173bb67fa40/1;
E_00000173bb67f540 .event posedge, v00000173bb66f9b0_0;
L_00000173bb7174b0 .arith/sum 7, v00000173bb6f81c0_0, L_00000173bb718488;
L_00000173bb7172d0 .arith/sum 7, v00000173bb6f7e00_0, L_00000173bb7184d0;
L_00000173bb717870 .arith/sub 7, v00000173bb6f81c0_0, v00000173bb6f7e00_0;
L_00000173bb717190 .cmp/eq 7, v00000173bb6f81c0_0, v00000173bb6f7e00_0;
L_00000173bb717550 .part v00000173bb6f81c0_0, 0, 6;
L_00000173bb716bf0 .part v00000173bb6f7e00_0, 0, 6;
L_00000173bb716470 .cmp/eq 6, L_00000173bb717550, L_00000173bb716bf0;
L_00000173bb7179b0 .part v00000173bb6f81c0_0, 6, 1;
L_00000173bb7165b0 .part v00000173bb6f7e00_0, 6, 1;
L_00000173bb717370 .concat [ 7 25 0 0], L_00000173bb717870, L_00000173bb718518;
L_00000173bb7175f0 .cmp/ge 32, L_00000173bb718560, L_00000173bb717370;
L_00000173bb716830 .concat [ 7 25 0 0], L_00000173bb717870, L_00000173bb7185a8;
L_00000173bb717050 .cmp/ge 32, L_00000173bb716830, L_00000173bb7185f0;
L_00000173bb716f10 .reduce/nor L_00000173bb661960;
L_00000173bb716510 .reduce/nor L_00000173bb717190;
L_00000173bb717410 .reduce/nor v00000173bb6f9160_0;
S_00000173bb701ae0 .scope module, "tx_fifo" "fifo_sync" 4 184, 5 26 0, S_00000173bb5ce0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "wr_data";
    .port_info 3 /INPUT 1 "wr_valid";
    .port_info 4 /OUTPUT 1 "wr_ready";
    .port_info 5 /OUTPUT 32 "rd_data";
    .port_info 6 /OUTPUT 1 "rd_valid";
    .port_info 7 /INPUT 1 "rd_ready";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "empty";
    .port_info 10 /OUTPUT 1 "almost_full";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 7 "count";
P_00000173bb701c70 .param/l "ADDR_WIDTH" 0 5 31, +C4<00000000000000000000000000000110>;
P_00000173bb701ca8 .param/l "ALMOST_EMPTY_THRESHOLD" 0 5 30, +C4<00000000000000000000000000000100>;
P_00000173bb701ce0 .param/l "ALMOST_FULL_THRESHOLD" 0 5 29, +C4<00000000000000000000000000000100>;
P_00000173bb701d18 .param/l "DATA_WIDTH" 0 5 27, +C4<00000000000000000000000000100000>;
P_00000173bb701d50 .param/l "DEPTH" 0 5 28, +C4<00000000000000000000000001000000>;
L_00000173bb661dc0 .functor XOR 1, L_00000173bb717730, L_00000173bb717af0, C4<0>, C4<0>;
L_00000173bb661ff0 .functor AND 1, L_00000173bb717690, L_00000173bb661dc0, C4<1>, C4<1>;
L_00000173bb5e5e00 .functor BUFZ 7, L_00000173bb716dd0, C4<0000000>, C4<0000000>, C4<0000000>;
L_00000173bb5e6030 .functor AND 1, v00000173bb704b80_0, L_00000173bb717230, C4<1>, C4<1>;
L_00000173bb5e51c0 .functor AND 1, v00000173bb704360_0, v00000173bb6f8ee0_0, C4<1>, C4<1>;
L_00000173bb774fe0 .functor OR 1, L_00000173bb716a10, L_00000173bb5e51c0, C4<0>, C4<0>;
L_00000173bb7759f0 .functor AND 1, L_00000173bb7168d0, L_00000173bb774fe0, C4<1>, C4<1>;
L_00000173bb718638 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000173bb6f84e0_0 .net/2u *"_ivl_0", 6 0, L_00000173bb718638;  1 drivers
v00000173bb6f8da0_0 .net *"_ivl_13", 5 0, L_00000173bb717a50;  1 drivers
v00000173bb6f8d00_0 .net *"_ivl_15", 5 0, L_00000173bb7170f0;  1 drivers
v00000173bb6f9700_0 .net *"_ivl_16", 0 0, L_00000173bb717690;  1 drivers
v00000173bb6f8760_0 .net *"_ivl_19", 0 0, L_00000173bb717730;  1 drivers
v00000173bb6f8f80_0 .net *"_ivl_21", 0 0, L_00000173bb717af0;  1 drivers
v00000173bb6f9480_0 .net *"_ivl_22", 0 0, L_00000173bb661dc0;  1 drivers
v00000173bb6f97a0_0 .net *"_ivl_26", 31 0, L_00000173bb7166f0;  1 drivers
L_00000173bb7186c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173bb6f8a80_0 .net *"_ivl_29", 24 0, L_00000173bb7186c8;  1 drivers
L_00000173bb718710 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000173bb6f88a0_0 .net/2u *"_ivl_30", 31 0, L_00000173bb718710;  1 drivers
v00000173bb6f7900_0 .net *"_ivl_34", 31 0, L_00000173bb716790;  1 drivers
L_00000173bb718758 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173bb6f7b80_0 .net *"_ivl_37", 24 0, L_00000173bb718758;  1 drivers
L_00000173bb7187a0 .functor BUFT 1, C4<00000000000000000000000000111100>, C4<0>, C4<0>, C4<0>;
v00000173bb6f8580_0 .net/2u *"_ivl_38", 31 0, L_00000173bb7187a0;  1 drivers
L_00000173bb718680 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v00000173bb6f8120_0 .net/2u *"_ivl_4", 6 0, L_00000173bb718680;  1 drivers
v00000173bb6f89e0_0 .net *"_ivl_55", 0 0, L_00000173bb7168d0;  1 drivers
v00000173bb6f9200_0 .net *"_ivl_57", 0 0, L_00000173bb716a10;  1 drivers
v00000173bb6f90c0_0 .net *"_ivl_59", 0 0, L_00000173bb774fe0;  1 drivers
v00000173bb6f92a0_0 .net "almost_empty", 0 0, L_00000173bb716970;  alias, 1 drivers
v00000173bb6f79a0_0 .net "almost_full", 0 0, L_00000173bb716ab0;  alias, 1 drivers
v00000173bb6f83a0_0 .net "clk", 0 0, v00000173bb715ed0_0;  alias, 1 drivers
v00000173bb6f7a40_0 .net "count", 6 0, L_00000173bb5e5e00;  1 drivers
v00000173bb6f7ae0_0 .net "empty", 0 0, L_00000173bb716fb0;  alias, 1 drivers
v00000173bb6f9020_0 .net "fifo_count", 6 0, L_00000173bb716dd0;  1 drivers
v00000173bb6f8940_0 .net "full", 0 0, L_00000173bb661ff0;  alias, 1 drivers
v00000173bb6f8080 .array "memory", 63 0, 31 0;
v00000173bb6f8440_0 .net "rd_data", 31 0, v00000173bb6f8bc0_0;  alias, 1 drivers
v00000173bb6f8bc0_0 .var "rd_data_reg", 31 0;
v00000173bb6f8800_0 .net "rd_enable", 0 0, L_00000173bb5e51c0;  1 drivers
v00000173bb6f8b20_0 .net "rd_fetch", 0 0, L_00000173bb7759f0;  1 drivers
v00000173bb6f7c20_0 .var "rd_ptr", 6 0;
v00000173bb6f7cc0_0 .net "rd_ptr_next", 6 0, L_00000173bb716d30;  1 drivers
v00000173bb6f8c60_0 .net "rd_ready", 0 0, v00000173bb704360_0;  1 drivers
v00000173bb6f8e40_0 .net "rd_valid", 0 0, v00000173bb6f8ee0_0;  alias, 1 drivers
v00000173bb6f8ee0_0 .var "rd_valid_reg", 0 0;
v00000173bb703030_0 .net "rst_n", 0 0, L_00000173bb661260;  alias, 1 drivers
v00000173bb703df0_0 .net "wr_data", 31 0, v00000173bb704e00_0;  1 drivers
v00000173bb7029f0_0 .net "wr_enable", 0 0, L_00000173bb5e6030;  1 drivers
v00000173bb703850_0 .var "wr_ptr", 6 0;
v00000173bb703ad0_0 .net "wr_ptr_next", 6 0, L_00000173bb716c90;  1 drivers
v00000173bb7023b0_0 .net "wr_ready", 0 0, L_00000173bb717230;  alias, 1 drivers
v00000173bb702ef0_0 .net "wr_valid", 0 0, v00000173bb704b80_0;  1 drivers
L_00000173bb716c90 .arith/sum 7, v00000173bb703850_0, L_00000173bb718638;
L_00000173bb716d30 .arith/sum 7, v00000173bb6f7c20_0, L_00000173bb718680;
L_00000173bb716dd0 .arith/sub 7, v00000173bb703850_0, v00000173bb6f7c20_0;
L_00000173bb716fb0 .cmp/eq 7, v00000173bb703850_0, v00000173bb6f7c20_0;
L_00000173bb717a50 .part v00000173bb703850_0, 0, 6;
L_00000173bb7170f0 .part v00000173bb6f7c20_0, 0, 6;
L_00000173bb717690 .cmp/eq 6, L_00000173bb717a50, L_00000173bb7170f0;
L_00000173bb717730 .part v00000173bb703850_0, 6, 1;
L_00000173bb717af0 .part v00000173bb6f7c20_0, 6, 1;
L_00000173bb7166f0 .concat [ 7 25 0 0], L_00000173bb716dd0, L_00000173bb7186c8;
L_00000173bb716970 .cmp/ge 32, L_00000173bb718710, L_00000173bb7166f0;
L_00000173bb716790 .concat [ 7 25 0 0], L_00000173bb716dd0, L_00000173bb718758;
L_00000173bb716ab0 .cmp/ge 32, L_00000173bb716790, L_00000173bb7187a0;
L_00000173bb717230 .reduce/nor L_00000173bb661ff0;
L_00000173bb7168d0 .reduce/nor L_00000173bb716fb0;
L_00000173bb716a10 .reduce/nor v00000173bb6f8ee0_0;
S_00000173bb703fb0 .scope module, "regs_16" "wb_register_block" 3 115, 6 5 0, S_00000173bb6a5c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "wb_adr_i";
    .port_info 3 /INPUT 16 "wb_dat_i";
    .port_info 4 /OUTPUT 16 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_00000173bb5ceee0 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_00000173bb5cef18 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000010000>;
P_00000173bb5cef50 .param/l "DEPTH" 1 6 23, +C4<000000000000000000000000000000010000>;
P_00000173bb5cef88 .param/l "RESET_VALUE" 0 6 8, C4<0000000000000000>;
v00000173bb7067a0_0 .net "clk", 0 0, v00000173bb715ed0_0;  alias, 1 drivers
v00000173bb7045e0_0 .var/i "i", 31 0;
v00000173bb7053a0 .array "regs", 15 0, 15 0;
v00000173bb704720_0 .net "rst", 0 0, v00000173bb7147b0_0;  alias, 1 drivers
v00000173bb7047c0_0 .var "wb_ack_o", 0 0;
v00000173bb7049a0_0 .net "wb_adr_i", 3 0, L_00000173bb777460;  1 drivers
v00000173bb705440_0 .net "wb_cyc_i", 0 0, L_00000173bb7746b0;  1 drivers
v00000173bb704fe0_0 .net "wb_dat_i", 15 0, L_00000173bb778540;  1 drivers
v00000173bb7054e0_0 .var "wb_dat_o", 15 0;
v00000173bb707560_0 .net "wb_stb_i", 0 0, L_00000173bb775bb0;  1 drivers
v00000173bb7080a0_0 .net "wb_we_i", 0 0, v00000173bb705120_0;  alias, 1 drivers
S_00000173bb708630 .scope module, "regs_24" "wb_register_block" 3 132, 6 5 0, S_00000173bb6a5c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "wb_adr_i";
    .port_info 3 /INPUT 24 "wb_dat_i";
    .port_info 4 /OUTPUT 24 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_00000173bb5ce940 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_00000173bb5ce978 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000011000>;
P_00000173bb5ce9b0 .param/l "DEPTH" 1 6 23, +C4<000000000000000000000000000000010000>;
P_00000173bb5ce9e8 .param/l "RESET_VALUE" 0 6 8, C4<000000000000000000000000>;
v00000173bb707920_0 .net "clk", 0 0, v00000173bb715ed0_0;  alias, 1 drivers
v00000173bb706f20_0 .var/i "i", 31 0;
v00000173bb707ec0 .array "regs", 15 0, 23 0;
v00000173bb706fc0_0 .net "rst", 0 0, v00000173bb7147b0_0;  alias, 1 drivers
v00000173bb706b60_0 .var "wb_ack_o", 0 0;
v00000173bb706c00_0 .net "wb_adr_i", 3 0, L_00000173bb776b00;  1 drivers
v00000173bb707060_0 .net "wb_cyc_i", 0 0, L_00000173bb775050;  1 drivers
v00000173bb707600_0 .net "wb_dat_i", 23 0, L_00000173bb776600;  1 drivers
v00000173bb707880_0 .var "wb_dat_o", 23 0;
v00000173bb708000_0 .net "wb_stb_i", 0 0, L_00000173bb774b10;  1 drivers
v00000173bb706ac0_0 .net "wb_we_i", 0 0, v00000173bb705120_0;  alias, 1 drivers
S_00000173bb7087c0 .scope module, "regs_32" "wb_register_block" 3 149, 6 5 0, S_00000173bb6a5c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_00000173bb70b600 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_00000173bb70b638 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000100000>;
P_00000173bb70b670 .param/l "DEPTH" 1 6 23, +C4<000000000000000000000000000000010000>;
P_00000173bb70b6a8 .param/l "RESET_VALUE" 0 6 8, C4<00000000000000000000000000000000>;
v00000173bb707100_0 .net "clk", 0 0, v00000173bb715ed0_0;  alias, 1 drivers
v00000173bb706a20_0 .var/i "i", 31 0;
v00000173bb707d80 .array "regs", 15 0, 31 0;
v00000173bb707e20_0 .net "rst", 0 0, v00000173bb7147b0_0;  alias, 1 drivers
v00000173bb7074c0_0 .var "wb_ack_o", 0 0;
v00000173bb7076a0_0 .net "wb_adr_i", 3 0, L_00000173bb7766a0;  1 drivers
v00000173bb707420_0 .net "wb_cyc_i", 0 0, L_00000173bb775440;  1 drivers
v00000173bb706e80_0 .net "wb_dat_i", 31 0, v00000173bb704a40_0;  alias, 1 drivers
v00000173bb706ca0_0 .var "wb_dat_o", 31 0;
v00000173bb707a60_0 .net "wb_stb_i", 0 0, L_00000173bb774db0;  1 drivers
v00000173bb706d40_0 .net "wb_we_i", 0 0, v00000173bb705120_0;  alias, 1 drivers
S_00000173bb708950 .scope module, "regs_8" "wb_register_block" 3 98, 6 5 0, S_00000173bb6a5c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "wb_adr_i";
    .port_info 3 /INPUT 8 "wb_dat_i";
    .port_info 4 /OUTPUT 8 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_cyc_i";
    .port_info 7 /INPUT 1 "wb_stb_i";
    .port_info 8 /OUTPUT 1 "wb_ack_o";
P_00000173bb70b6f0 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000000100>;
P_00000173bb70b728 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000001000>;
P_00000173bb70b760 .param/l "DEPTH" 1 6 23, +C4<000000000000000000000000000000010000>;
P_00000173bb70b798 .param/l "RESET_VALUE" 0 6 8, C4<00000000>;
v00000173bb7071a0_0 .net "clk", 0 0, v00000173bb715ed0_0;  alias, 1 drivers
v00000173bb707c40_0 .var/i "i", 31 0;
v00000173bb707ce0 .array "regs", 15 0, 7 0;
v00000173bb707740_0 .net "rst", 0 0, v00000173bb7147b0_0;  alias, 1 drivers
v00000173bb7077e0_0 .var "wb_ack_o", 0 0;
v00000173bb7079c0_0 .net "wb_adr_i", 3 0, L_00000173bb7762e0;  1 drivers
v00000173bb706de0_0 .net "wb_cyc_i", 0 0, L_00000173bb775a60;  1 drivers
v00000173bb707b00_0 .net "wb_dat_i", 7 0, L_00000173bb776ba0;  1 drivers
v00000173bb707380_0 .var "wb_dat_o", 7 0;
v00000173bb707240_0 .net "wb_stb_i", 0 0, L_00000173bb775d70;  1 drivers
v00000173bb7072e0_0 .net "wb_we_i", 0 0, v00000173bb705120_0;  alias, 1 drivers
S_00000173bb709440 .scope task, "spi_burst_read32" "spi_burst_read32" 3 554, 3 554 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb707ba0_0 .var "count", 15 0;
v00000173bb707f60_0 .var "data0", 31 0;
v00000173bb70c1a0_0 .var "data1", 31 0;
v00000173bb70ba20_0 .var "data2", 31 0;
v00000173bb70cba0_0 .var "data3", 31 0;
v00000173bb70cec0_0 .var "rx8", 7 0;
v00000173bb70df00_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_read32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70cec0_0, 0, 8;
    %load/vec4 v00000173bb70df00_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70cec0_0, 0, 8;
    %load/vec4 v00000173bb70df00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70cec0_0, 0, 8;
    %load/vec4 v00000173bb707ba0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70cec0_0, 0, 8;
    %load/vec4 v00000173bb707ba0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70cec0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb707f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb70c1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb70ba20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb70cba0_0, 0, 32;
    %load/vec4 v00000173bb707ba0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.32, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb707f60_0, 0, 32;
T_9.32 ;
    %load/vec4 v00000173bb707ba0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.34, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70c1a0_0, 0, 32;
T_9.34 ;
    %load/vec4 v00000173bb707ba0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.36, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70ba20_0, 0, 32;
T_9.36 ;
    %load/vec4 v00000173bb707ba0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.38, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70cba0_0, 0, 32;
T_9.38 ;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb708ae0 .scope task, "spi_burst_read8_large" "spi_burst_read8_large" 3 670, 3 670 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70bde0_0 .var "count", 15 0;
v00000173bb70d6e0_0 .var/i "errors", 31 0;
v00000173bb70c240_0 .var "expected", 7 0;
v00000173bb70d820_0 .var/i "i", 31 0;
v00000173bb70d5a0_0 .var "rx8", 7 0;
v00000173bb70db40_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_read8_large ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb70d6e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d5a0_0, 0, 8;
    %load/vec4 v00000173bb70db40_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d5a0_0, 0, 8;
    %load/vec4 v00000173bb70db40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d5a0_0, 0, 8;
    %load/vec4 v00000173bb70bde0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d5a0_0, 0, 8;
    %load/vec4 v00000173bb70bde0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d5a0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb70d820_0, 0, 32;
T_10.40 ; Top of for-loop
    %load/vec4 v00000173bb70d820_0;
    %load/vec4 v00000173bb70bde0_0;
    %pad/u 32;
    %cmp/u;
	  %jmp/0xz T_10.41, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d5a0_0, 0, 8;
    %load/vec4 v00000173bb70d820_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70c240_0, 0, 8;
    %load/vec4 v00000173bb70d5a0_0;
    %load/vec4 v00000173bb70c240_0;
    %cmp/ne;
    %jmp/0xz  T_10.43, 6;
    %load/vec4 v00000173bb70d6e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb70d6e0_0, 0, 32;
    %load/vec4 v00000173bb70d6e0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_10.45, 5;
    %vpi_call/w 3 693 "$display", "       Mismatch at offset %0d: expected 0x%02h, got 0x%02h", v00000173bb70d820_0, v00000173bb70c240_0, v00000173bb70d5a0_0 {0 0 0};
T_10.45 ;
T_10.43 ;
T_10.42 ; for-loop step statement
    %load/vec4 v00000173bb70d820_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb70d820_0, 0, 32;
    %jmp T_10.40;
T_10.41 ; for-loop exit label
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb708f90 .scope task, "spi_burst_write32" "spi_burst_write32" 3 529, 3 529 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70d780_0 .var "count", 15 0;
v00000173bb70c920_0 .var "data0", 31 0;
v00000173bb70c9c0_0 .var "data1", 31 0;
v00000173bb70bac0_0 .var "data2", 31 0;
v00000173bb70cce0_0 .var "data3", 31 0;
v00000173bb70dfa0_0 .var "dummy32", 31 0;
v00000173bb70dbe0_0 .var "dummy8", 7 0;
v00000173bb70d140_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_write32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70dbe0_0, 0, 8;
    %load/vec4 v00000173bb70d140_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70dbe0_0, 0, 8;
    %load/vec4 v00000173bb70d140_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70dbe0_0, 0, 8;
    %load/vec4 v00000173bb70d780_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70dbe0_0, 0, 8;
    %load/vec4 v00000173bb70d780_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70dbe0_0, 0, 8;
    %load/vec4 v00000173bb70d780_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.47, 5;
    %load/vec4 v00000173bb70c920_0;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70dfa0_0, 0, 32;
T_11.47 ;
    %load/vec4 v00000173bb70d780_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.49, 5;
    %load/vec4 v00000173bb70c9c0_0;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70dfa0_0, 0, 32;
T_11.49 ;
    %load/vec4 v00000173bb70d780_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.51, 5;
    %load/vec4 v00000173bb70bac0_0;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70dfa0_0, 0, 32;
T_11.51 ;
    %load/vec4 v00000173bb70d780_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.53, 5;
    %load/vec4 v00000173bb70cce0_0;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70dfa0_0, 0, 32;
T_11.53 ;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb708c70 .scope task, "spi_burst_write8" "spi_burst_write8" 3 500, 3 500 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70d1e0_0 .var "count", 15 0;
v00000173bb70d460_0 .var "data0", 7 0;
v00000173bb70cf60_0 .var "data1", 7 0;
v00000173bb70daa0_0 .var "data2", 7 0;
v00000173bb70bb60_0 .var "data3", 7 0;
v00000173bb70d280_0 .var "dummy", 7 0;
v00000173bb70c100_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_write8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
    %load/vec4 v00000173bb70c100_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
    %load/vec4 v00000173bb70c100_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
    %load/vec4 v00000173bb70d1e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
    %load/vec4 v00000173bb70d1e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
    %load/vec4 v00000173bb70d1e0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.55, 5;
    %load/vec4 v00000173bb70d460_0;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
T_12.55 ;
    %load/vec4 v00000173bb70d1e0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.57, 5;
    %load/vec4 v00000173bb70cf60_0;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
T_12.57 ;
    %load/vec4 v00000173bb70d1e0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.59, 5;
    %load/vec4 v00000173bb70daa0_0;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
T_12.59 ;
    %load/vec4 v00000173bb70d1e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.61, 5;
    %load/vec4 v00000173bb70bb60_0;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d280_0, 0, 8;
T_12.61 ;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb708e00 .scope task, "spi_burst_write8_large" "spi_burst_write8_large" 3 647, 3 647 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70c2e0_0 .var "count", 15 0;
v00000173bb70d320_0 .var "dummy", 7 0;
v00000173bb70d500_0 .var/i "i", 31 0;
v00000173bb70da00_0 .var "start_addr", 15 0;
TD_tb_pwb_multi_width.spi_burst_write8_large ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d320_0, 0, 8;
    %load/vec4 v00000173bb70da00_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d320_0, 0, 8;
    %load/vec4 v00000173bb70da00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d320_0, 0, 8;
    %load/vec4 v00000173bb70c2e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d320_0, 0, 8;
    %load/vec4 v00000173bb70c2e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d320_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb70d500_0, 0, 32;
T_13.63 ; Top of for-loop
    %load/vec4 v00000173bb70d500_0;
    %load/vec4 v00000173bb70c2e0_0;
    %pad/u 32;
    %cmp/u;
	  %jmp/0xz T_13.64, 5;
    %load/vec4 v00000173bb70d500_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d320_0, 0, 8;
T_13.65 ; for-loop step statement
    %load/vec4 v00000173bb70d500_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb70d500_0, 0, 32;
    %jmp T_13.63;
T_13.64 ; for-loop exit label
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb709120 .scope task, "spi_byte" "spi_byte" 3 199, 3 199 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70bf20_0 .var/i "i", 31 0;
v00000173bb70c560_0 .var "rx", 7 0;
v00000173bb70d640_0 .var "tx", 7 0;
TD_tb_pwb_multi_width.spi_byte ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000173bb70c560_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v00000173bb70bf20_0, 0, 32;
T_14.66 ; Top of for-loop
    %load/vec4 v00000173bb70bf20_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_14.67, 5;
    %load/vec4 v00000173bb70d640_0;
    %load/vec4 v00000173bb70bf20_0;
    %part/s 1;
    %store/vec4 v00000173bb7154d0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %load/vec4 v00000173bb715a70_0;
    %ix/getv/s 4, v00000173bb70bf20_0;
    %store/vec4 v00000173bb70c560_0, 4, 1;
    %delay 100000, 0;
T_14.68 ; for-loop step statement
    %load/vec4 v00000173bb70bf20_0;
    %subi 1, 0, 32;
    %store/vec4 v00000173bb70bf20_0, 0, 32;
    %jmp T_14.66;
T_14.67 ; for-loop exit label
    %end;
S_00000173bb7092b0 .scope task, "spi_read16" "spi_read16" 3 325, 3 325 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70cc40_0 .var "addr", 15 0;
v00000173bb70ca60_0 .var "data", 15 0;
v00000173bb70d3c0_0 .var "rx8", 7 0;
TD_tb_pwb_multi_width.spi_read16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d3c0_0, 0, 8;
    %load/vec4 v00000173bb70cc40_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d3c0_0, 0, 8;
    %load/vec4 v00000173bb70cc40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d3c0_0, 0, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000173bb70d000_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_word16, S_00000173bb7116d0;
    %join;
    %load/vec4 v00000173bb70dc80_0;
    %store/vec4 v00000173bb70ca60_0, 0, 16;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb710730 .scope task, "spi_read24" "spi_read24" 3 364, 3 364 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70cb00_0 .var "addr", 15 0;
v00000173bb70b840_0 .var "data", 23 0;
v00000173bb70d8c0_0 .var "rx8", 7 0;
TD_tb_pwb_multi_width.spi_read24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d8c0_0, 0, 8;
    %load/vec4 v00000173bb70cb00_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d8c0_0, 0, 8;
    %load/vec4 v00000173bb70cb00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70d8c0_0, 0, 8;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v00000173bb70ce20_0, 0, 24;
    %fork TD_tb_pwb_multi_width.spi_word24, S_00000173bb710be0;
    %join;
    %load/vec4 v00000173bb70dd20_0;
    %store/vec4 v00000173bb70b840_0, 0, 24;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb7108c0 .scope task, "spi_read32" "spi_read32" 3 403, 3 403 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70cd80_0 .var "addr", 15 0;
v00000173bb70c600_0 .var "data", 31 0;
v00000173bb70be80_0 .var "rx8", 7 0;
TD_tb_pwb_multi_width.spi_read32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70be80_0, 0, 8;
    %load/vec4 v00000173bb70cd80_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70be80_0, 0, 8;
    %load/vec4 v00000173bb70cd80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70be80_0, 0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70c600_0, 0, 32;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb710a50 .scope task, "spi_read8" "spi_read8" 3 286, 3 286 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70c6a0_0 .var "addr", 15 0;
v00000173bb70bfc0_0 .var "data", 7 0;
v00000173bb70c380_0 .var "rx", 7 0;
TD_tb_pwb_multi_width.spi_read8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70c380_0, 0, 8;
    %load/vec4 v00000173bb70c6a0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70c380_0, 0, 8;
    %load/vec4 v00000173bb70c6a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70c380_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70bfc0_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb7116d0 .scope task, "spi_word16" "spi_word16" 3 216, 3 216 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70d960_0 .var/i "i", 31 0;
v00000173bb70dc80_0 .var "rx", 15 0;
v00000173bb70d000_0 .var "tx", 15 0;
TD_tb_pwb_multi_width.spi_word16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000173bb70dc80_0, 0, 16;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v00000173bb70d960_0, 0, 32;
T_19.69 ; Top of for-loop
    %load/vec4 v00000173bb70d960_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_19.70, 5;
    %load/vec4 v00000173bb70d000_0;
    %load/vec4 v00000173bb70d960_0;
    %part/s 1;
    %store/vec4 v00000173bb7154d0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %load/vec4 v00000173bb715a70_0;
    %ix/getv/s 4, v00000173bb70d960_0;
    %store/vec4 v00000173bb70dc80_0, 4, 1;
    %delay 100000, 0;
T_19.71 ; for-loop step statement
    %load/vec4 v00000173bb70d960_0;
    %subi 1, 0, 32;
    %store/vec4 v00000173bb70d960_0, 0, 32;
    %jmp T_19.69;
T_19.70 ; for-loop exit label
    %end;
S_00000173bb710be0 .scope task, "spi_word24" "spi_word24" 3 233, 3 233 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70bc00_0 .var/i "i", 31 0;
v00000173bb70dd20_0 .var "rx", 23 0;
v00000173bb70ce20_0 .var "tx", 23 0;
TD_tb_pwb_multi_width.spi_word24 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000173bb70dd20_0, 0, 24;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v00000173bb70bc00_0, 0, 32;
T_20.72 ; Top of for-loop
    %load/vec4 v00000173bb70bc00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_20.73, 5;
    %load/vec4 v00000173bb70ce20_0;
    %load/vec4 v00000173bb70bc00_0;
    %part/s 1;
    %store/vec4 v00000173bb7154d0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %load/vec4 v00000173bb715a70_0;
    %ix/getv/s 4, v00000173bb70bc00_0;
    %store/vec4 v00000173bb70dd20_0, 4, 1;
    %delay 100000, 0;
T_20.74 ; for-loop step statement
    %load/vec4 v00000173bb70bc00_0;
    %subi 1, 0, 32;
    %store/vec4 v00000173bb70bc00_0, 0, 32;
    %jmp T_20.72;
T_20.73 ; for-loop exit label
    %end;
S_00000173bb711860 .scope task, "spi_word32" "spi_word32" 3 250, 3 250 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70c7e0_0 .var/i "i", 31 0;
v00000173bb70d0a0_0 .var "rx", 31 0;
v00000173bb70bca0_0 .var "tx", 31 0;
TD_tb_pwb_multi_width.spi_word32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb70d0a0_0, 0, 32;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000173bb70c7e0_0, 0, 32;
T_21.75 ; Top of for-loop
    %load/vec4 v00000173bb70c7e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
	  %jmp/0xz T_21.76, 5;
    %load/vec4 v00000173bb70bca0_0;
    %load/vec4 v00000173bb70c7e0_0;
    %part/s 1;
    %store/vec4 v00000173bb7154d0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %load/vec4 v00000173bb715a70_0;
    %ix/getv/s 4, v00000173bb70c7e0_0;
    %store/vec4 v00000173bb70d0a0_0, 4, 1;
    %delay 100000, 0;
T_21.77 ; for-loop step statement
    %load/vec4 v00000173bb70c7e0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000173bb70c7e0_0, 0, 32;
    %jmp T_21.75;
T_21.76 ; for-loop exit label
    %end;
S_00000173bb711220 .scope task, "spi_write16" "spi_write16" 3 307, 3 307 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70ddc0_0 .var "addr", 15 0;
v00000173bb70de60_0 .var "data", 15 0;
v00000173bb70c420_0 .var "dummy16", 15 0;
v00000173bb70bd40_0 .var "dummy8", 7 0;
TD_tb_pwb_multi_width.spi_write16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70bd40_0, 0, 8;
    %load/vec4 v00000173bb70ddc0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70bd40_0, 0, 8;
    %load/vec4 v00000173bb70ddc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70bd40_0, 0, 8;
    %load/vec4 v00000173bb70de60_0;
    %store/vec4 v00000173bb70d000_0, 0, 16;
    %fork TD_tb_pwb_multi_width.spi_word16, S_00000173bb7116d0;
    %join;
    %load/vec4 v00000173bb70dc80_0;
    %store/vec4 v00000173bb70c420_0, 0, 16;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb710410 .scope task, "spi_write24" "spi_write24" 3 346, 3 346 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70c4c0_0 .var "addr", 15 0;
v00000173bb70c060_0 .var "data", 23 0;
v00000173bb70b8e0_0 .var "dummy24", 23 0;
v00000173bb70c740_0 .var "dummy8", 7 0;
TD_tb_pwb_multi_width.spi_write24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70c740_0, 0, 8;
    %load/vec4 v00000173bb70c4c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70c740_0, 0, 8;
    %load/vec4 v00000173bb70c4c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70c740_0, 0, 8;
    %load/vec4 v00000173bb70c060_0;
    %store/vec4 v00000173bb70ce20_0, 0, 24;
    %fork TD_tb_pwb_multi_width.spi_word24, S_00000173bb710be0;
    %join;
    %load/vec4 v00000173bb70dd20_0;
    %store/vec4 v00000173bb70b8e0_0, 0, 24;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb7119f0 .scope task, "spi_write32" "spi_write32" 3 385, 3 385 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70c880_0 .var "addr", 15 0;
v00000173bb70b980_0 .var "data", 31 0;
v00000173bb70e180_0 .var "dummy32", 31 0;
v00000173bb70f080_0 .var "dummy8", 7 0;
TD_tb_pwb_multi_width.spi_write32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70f080_0, 0, 8;
    %load/vec4 v00000173bb70c880_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70f080_0, 0, 8;
    %load/vec4 v00000173bb70c880_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70f080_0, 0, 8;
    %load/vec4 v00000173bb70b980_0;
    %store/vec4 v00000173bb70bca0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.spi_word32, S_00000173bb711860;
    %join;
    %load/vec4 v00000173bb70d0a0_0;
    %store/vec4 v00000173bb70e180_0, 0, 32;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
S_00000173bb70fc40 .scope task, "spi_write8" "spi_write8" 3 269, 3 269 0, S_00000173bb6a5c00;
 .timescale -9 -12;
v00000173bb70ef40_0 .var "addr", 15 0;
v00000173bb70e220_0 .var "data", 7 0;
v00000173bb70ee00_0 .var "dummy", 7 0;
TD_tb_pwb_multi_width.spi_write8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70ee00_0, 0, 8;
    %load/vec4 v00000173bb70ef40_0;
    %parti/s 8, 8, 5;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70ee00_0, 0, 8;
    %load/vec4 v00000173bb70ef40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70ee00_0, 0, 8;
    %load/vec4 v00000173bb70e220_0;
    %store/vec4 v00000173bb70d640_0, 0, 8;
    %fork TD_tb_pwb_multi_width.spi_byte, S_00000173bb709120;
    %join;
    %load/vec4 v00000173bb70c560_0;
    %store/vec4 v00000173bb70ee00_0, 0, 8;
    %delay 2000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %delay 1000000, 0;
    %end;
    .scope S_00000173bb6f7600;
T_26 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb6f7ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v00000173bb6f93e0_0;
    %load/vec4 v00000173bb6f81c0_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb653d80, 0, 4;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000173bb6f7600;
T_27 ;
    %wait E_00000173bb67fa40;
    %load/vec4 v00000173bb6f7fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000173bb6f81c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000173bb6f7ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v00000173bb6f86c0_0;
    %assign/vec4 v00000173bb6f81c0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000173bb6f7600;
T_28 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb6f8260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v00000173bb6f7e00_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000173bb653d80, 4;
    %assign/vec4 v00000173bb6f8620_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000173bb6f7600;
T_29 ;
    %wait E_00000173bb67fa40;
    %load/vec4 v00000173bb6f7fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000173bb6f7e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb6f9160_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000173bb6f8300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb6f9160_0, 0;
T_29.2 ;
    %load/vec4 v00000173bb6f8260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb6f9160_0, 0;
    %load/vec4 v00000173bb6f9520_0;
    %assign/vec4 v00000173bb6f7e00_0, 0;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000173bb701ae0;
T_30 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb7029f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v00000173bb703df0_0;
    %load/vec4 v00000173bb703850_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb6f8080, 0, 4;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000173bb701ae0;
T_31 ;
    %wait E_00000173bb67fa40;
    %load/vec4 v00000173bb703030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000173bb703850_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000173bb7029f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v00000173bb703ad0_0;
    %assign/vec4 v00000173bb703850_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000173bb701ae0;
T_32 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb6f8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v00000173bb6f7c20_0;
    %parti/s 6, 0, 2;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000173bb6f8080, 4;
    %assign/vec4 v00000173bb6f8bc0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000173bb701ae0;
T_33 ;
    %wait E_00000173bb67fa40;
    %load/vec4 v00000173bb703030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000173bb6f7c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb6f8ee0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000173bb6f8800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb6f8ee0_0, 0;
T_33.2 ;
    %load/vec4 v00000173bb6f8b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb6f8ee0_0, 0;
    %load/vec4 v00000173bb6f7cc0_0;
    %assign/vec4 v00000173bb6f7c20_0, 0;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_00000173bb5ce0a0;
T_34 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb7051c0_0;
    %assign/vec4 v00000173bb706700_0, 0;
    %load/vec4 v00000173bb706700_0;
    %assign/vec4 v00000173bb705f80_0, 0;
    %load/vec4 v00000173bb705f80_0;
    %assign/vec4 v00000173bb706840_0, 0;
    %load/vec4 v00000173bb706160_0;
    %assign/vec4 v00000173bb706020_0, 0;
    %load/vec4 v00000173bb706020_0;
    %assign/vec4 v00000173bb706200_0, 0;
    %load/vec4 v00000173bb706200_0;
    %assign/vec4 v00000173bb706520_0, 0;
    %load/vec4 v00000173bb704d60_0;
    %assign/vec4 v00000173bb704900_0, 0;
    %load/vec4 v00000173bb704900_0;
    %assign/vec4 v00000173bb705760_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_00000173bb5ce0a0;
T_35 ;
    %wait E_00000173bb67f740;
    %load/vec4 v00000173bb703490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173bb703cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb702630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000173bb703b70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173bb703170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173bb702450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173bb702e50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb702810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb703210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb706660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7038f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb703d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb704c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb702090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb703350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb7024f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb706480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7032b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb702590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173bb7028b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb703c10_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb706660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb704c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb703c10_0, 0;
    %load/vec4 v00000173bb705a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.4, 9;
    %load/vec4 v00000173bb703350_0;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v00000173bb702810_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173bb702810_0, 0;
    %load/vec4 v00000173bb706480_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173bb706480_0, 0;
T_35.2 ;
    %load/vec4 v00000173bb7068e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000173bb703b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7038f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb703d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb702090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb702630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb703350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb7024f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb706480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7032b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb702590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173bb7028b0_0, 0;
    %jmp T_35.6;
T_35.5 ;
    %load/vec4 v00000173bb705080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %load/vec4 v00000173bb702090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.11, 9;
    %load/vec4 v00000173bb7032b0_0;
    %nor/r;
    %and;
T_35.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb703cb0_0, 0;
    %load/vec4 v00000173bb703a30_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %load/vec4 v00000173bb703a30_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_35.12, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %load/vec4 v00000173bb703b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %jmp T_35.17;
T_35.14 ;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb703170_0, 0;
    %load/vec4 v00000173bb705760_0;
    %inv;
    %assign/vec4 v00000173bb7038f0_0, 0;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v00000173bb703d50_0, 0;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000173bb703350_0, 0;
    %jmp T_35.17;
T_35.15 ;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb702450_0, 0;
    %jmp T_35.17;
T_35.16 ;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb702e50_0, 0;
    %load/vec4 v00000173bb702450_0;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb702810_0, 0;
    %load/vec4 v00000173bb703350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb7032b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %jmp T_35.19;
T_35.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb702090_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb706480_0, 0;
    %load/vec4 v00000173bb7038f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb704c20_0, 0;
T_35.20 ;
T_35.19 ;
    %jmp T_35.17;
T_35.17 ;
    %pop/vec4 1;
    %load/vec4 v00000173bb703b70_0;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_35.22, 5;
    %load/vec4 v00000173bb703b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000173bb703b70_0, 0;
T_35.22 ;
T_35.12 ;
    %jmp T_35.10;
T_35.9 ;
    %load/vec4 v00000173bb7032b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.24, 8;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb703cb0_0, 0;
    %load/vec4 v00000173bb703a30_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %load/vec4 v00000173bb703a30_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_35.26, 4;
    %load/vec4 v00000173bb702590_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.28, 4;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb7028b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb702590_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %jmp T_35.29;
T_35.28 ;
    %load/vec4 v00000173bb7028b0_0;
    %load/vec4 v00000173bb703cb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb7024f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7032b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb702090_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb706480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb702590_0, 0;
    %load/vec4 v00000173bb7038f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb704c20_0, 0;
T_35.30 ;
T_35.29 ;
T_35.26 ;
    %jmp T_35.25;
T_35.24 ;
    %load/vec4 v00000173bb702630_0;
    %parti/s 31, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb702630_0, 0;
    %load/vec4 v00000173bb703a30_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
    %load/vec4 v00000173bb703a30_0;
    %pad/u 32;
    %load/vec4 v00000173bb703d50_0;
    %store/vec4 v00000173bb69b420_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_data_bits, S_00000173bb6f7470;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_35.32, 4;
    %load/vec4 v00000173bb703d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000173bb702630_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb703210_0, 0;
    %jmp T_35.39;
T_35.34 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000173bb702630_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb703210_0, 0;
    %jmp T_35.39;
T_35.35 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000173bb702630_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb703210_0, 0;
    %jmp T_35.39;
T_35.36 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000173bb702630_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb703210_0, 0;
    %jmp T_35.39;
T_35.37 ;
    %load/vec4 v00000173bb702630_0;
    %parti/s 31, 0, 2;
    %load/vec4 v00000173bb705760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000173bb703210_0, 0;
    %jmp T_35.39;
T_35.39 ;
    %pop/vec4 1;
    %load/vec4 v00000173bb7038f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.42, 9;
    %load/vec4 v00000173bb703350_0;
    %nor/r;
    %and;
T_35.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb706660_0, 0;
T_35.40 ;
    %load/vec4 v00000173bb703350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.43, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb703c10_0, 0;
T_35.43 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb703a30_0, 0;
T_35.32 ;
T_35.25 ;
T_35.10 ;
T_35.7 ;
T_35.6 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_00000173bb5ce0a0;
T_36 ;
    %wait E_00000173bb67f740;
    %load/vec4 v00000173bb703490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb704860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705b20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb705ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7044a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb701ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb704cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb704360_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb704cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb704360_0, 0;
    %load/vec4 v00000173bb7068e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb704860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705b20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb705ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7044a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb701ff0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v00000173bb704680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.6, 9;
    %load/vec4 v00000173bb7044a0_0;
    %nor/r;
    %and;
T_36.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v00000173bb703d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.10, 6;
    %load/vec4 v00000173bb7059e0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 16777215, 0, 24;
    %assign/vec4 v00000173bb704860_0, 0;
    %jmp T_36.12;
T_36.7 ;
    %load/vec4 v00000173bb7059e0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 16777215, 0, 24;
    %assign/vec4 v00000173bb704860_0, 0;
    %jmp T_36.12;
T_36.8 ;
    %load/vec4 v00000173bb7059e0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 65535, 0, 16;
    %assign/vec4 v00000173bb704860_0, 0;
    %jmp T_36.12;
T_36.9 ;
    %load/vec4 v00000173bb7059e0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 255, 0, 8;
    %assign/vec4 v00000173bb704860_0, 0;
    %jmp T_36.12;
T_36.10 ;
    %load/vec4 v00000173bb7059e0_0;
    %assign/vec4 v00000173bb704860_0, 0;
    %jmp T_36.12;
T_36.12 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705b20_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000173bb705ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb7044a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb701ff0_0, 0;
    %load/vec4 v00000173bb703350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.15, 9;
    %load/vec4 v00000173bb7038f0_0;
    %and;
T_36.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb704360_0, 0;
T_36.13 ;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v00000173bb705080_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.19, 10;
    %load/vec4 v00000173bb705b20_0;
    %and;
T_36.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.18, 9;
    %load/vec4 v00000173bb701ff0_0;
    %nor/r;
    %and;
T_36.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb701ff0_0, 0;
    %jmp T_36.17;
T_36.16 ;
    %load/vec4 v00000173bb706980_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_36.23, 10;
    %load/vec4 v00000173bb705b20_0;
    %and;
T_36.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_36.22, 9;
    %load/vec4 v00000173bb701ff0_0;
    %and;
T_36.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.20, 8;
    %load/vec4 v00000173bb705ee0_0;
    %pad/u 32;
    %load/vec4 v00000173bb703d50_0;
    %store/vec4 v00000173bb69b420_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_data_bits, S_00000173bb6f7470;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_36.24, 5;
    %load/vec4 v00000173bb704860_0;
    %parti/s 31, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v00000173bb704860_0, 0;
    %load/vec4 v00000173bb705ee0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000173bb705ee0_0, 0;
    %jmp T_36.25;
T_36.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb704cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7044a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb701ff0_0, 0;
T_36.25 ;
T_36.20 ;
T_36.17 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000173bb5ce0a0;
T_37 ;
    %wait E_00000173bb67f740;
    %load/vec4 v00000173bb703490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb705580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705620_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705620_0, 0;
    %load/vec4 v00000173bb703c10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_37.6, 11;
    %load/vec4 v00000173bb703350_0;
    %and;
T_37.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_37.5, 10;
    %load/vec4 v00000173bb7038f0_0;
    %nor/r;
    %and;
T_37.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_37.4, 9;
    %load/vec4 v00000173bb7058a0_0;
    %and;
T_37.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v00000173bb703210_0;
    %assign/vec4 v00000173bb705580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705620_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000173bb5ce0a0;
T_38 ;
    %wait E_00000173bb67f740;
    %load/vec4 v00000173bb703490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb705da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb704a40_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000173bb704400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000173bb7033f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7037b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb7035d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb7026d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb702130_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb7021d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb703530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb702950_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb705800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb704f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb7060c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb704540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7062a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb706340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb704e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb704b80_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb702950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb704b80_0, 0;
    %load/vec4 v00000173bb7068e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7037b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb7035d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb703530_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb705800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7062a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb706340_0, 0;
T_38.2 ;
    %load/vec4 v00000173bb705300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
    %jmp T_38.10;
T_38.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %load/vec4 v00000173bb7068e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7037b0_0, 0;
    %jmp T_38.12;
T_38.11 ;
    %load/vec4 v00000173bb7037b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.16, 10;
    %load/vec4 v00000173bb7044a0_0;
    %and;
T_38.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.15, 9;
    %load/vec4 v00000173bb703350_0;
    %nor/r;
    %and;
T_38.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7037b0_0, 0;
T_38.13 ;
T_38.12 ;
    %load/vec4 v00000173bb704c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.19, 9;
    %load/vec4 v00000173bb703350_0;
    %nor/r;
    %and;
T_38.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.17, 8;
    %load/vec4 v00000173bb702810_0;
    %assign/vec4 v00000173bb705da0_0, 0;
    %load/vec4 v00000173bb703d50_0;
    %store/vec4 v00000173bb69b240_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_byte_sel, S_00000173bb6f72e0;
    %assign/vec4 v00000173bb704400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7037b0_0, 0;
    %jmp T_38.18;
T_38.17 ;
    %load/vec4 v00000173bb704c20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.23, 10;
    %load/vec4 v00000173bb703350_0;
    %and;
T_38.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.22, 9;
    %load/vec4 v00000173bb7062a0_0;
    %nor/r;
    %and;
T_38.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.20, 8;
    %load/vec4 v00000173bb702810_0;
    %assign/vec4 v00000173bb7060c0_0, 0;
    %load/vec4 v00000173bb7024f0_0;
    %assign/vec4 v00000173bb704f40_0, 0;
    %load/vec4 v00000173bb703d50_0;
    %assign/vec4 v00000173bb704540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb7062a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb706340_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
    %jmp T_38.21;
T_38.20 ;
    %load/vec4 v00000173bb706660_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.27, 10;
    %load/vec4 v00000173bb703170_0;
    %parti/s 1, 0, 2;
    %and;
T_38.27;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.26, 9;
    %load/vec4 v00000173bb703350_0;
    %nor/r;
    %and;
T_38.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.24, 8;
    %load/vec4 v00000173bb702810_0;
    %assign/vec4 v00000173bb705da0_0, 0;
    %load/vec4 v00000173bb703210_0;
    %assign/vec4 v00000173bb704a40_0, 0;
    %load/vec4 v00000173bb703d50_0;
    %store/vec4 v00000173bb69b240_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_byte_sel, S_00000173bb6f72e0;
    %assign/vec4 v00000173bb704400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
    %jmp T_38.25;
T_38.24 ;
    %load/vec4 v00000173bb703350_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_38.32, 11;
    %load/vec4 v00000173bb7038f0_0;
    %nor/r;
    %and;
T_38.32;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_38.31, 10;
    %load/vec4 v00000173bb7065c0_0;
    %and;
T_38.31;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.30, 9;
    %load/vec4 v00000173bb703530_0;
    %nor/r;
    %and;
T_38.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.28, 8;
    %load/vec4 v00000173bb702810_0;
    %assign/vec4 v00000173bb702130_0, 0;
    %load/vec4 v00000173bb7024f0_0;
    %assign/vec4 v00000173bb7026d0_0, 0;
    %load/vec4 v00000173bb703d50_0;
    %assign/vec4 v00000173bb7021d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb703530_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
    %jmp T_38.29;
T_38.28 ;
    %load/vec4 v00000173bb703530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.35, 9;
    %load/vec4 v00000173bb7065c0_0;
    %and;
T_38.35;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.33, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
T_38.33 ;
T_38.29 ;
T_38.25 ;
T_38.21 ;
T_38.18 ;
    %jmp T_38.10;
T_38.5 ;
    %load/vec4 v00000173bb7063e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.36, 8;
    %load/vec4 v00000173bb705120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.38, 8;
    %load/vec4 v00000173bb704ea0_0;
    %assign/vec4 v00000173bb7033f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb7037b0_0, 0;
T_38.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
T_38.36 ;
    %jmp T_38.10;
T_38.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705a80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
    %jmp T_38.10;
T_38.7 ;
    %load/vec4 v00000173bb705800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.42, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb705800_0, 0;
    %jmp T_38.44;
T_38.40 ;
    %load/vec4 v00000173bb704f40_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_38.47, 5;
    %load/vec4 v00000173bb705d00_0;
    %and;
T_38.47;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.45, 8;
    %load/vec4 v00000173bb7060c0_0;
    %assign/vec4 v00000173bb705da0_0, 0;
    %load/vec4 v00000173bb704540_0;
    %store/vec4 v00000173bb69b240_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_byte_sel, S_00000173bb6f72e0;
    %assign/vec4 v00000173bb704400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000173bb705800_0, 0;
    %jmp T_38.46;
T_38.45 ;
    %load/vec4 v00000173bb704f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.48, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb706340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7062a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
T_38.48 ;
T_38.46 ;
    %jmp T_38.44;
T_38.41 ;
    %load/vec4 v00000173bb7063e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.50, 8;
    %load/vec4 v00000173bb704ea0_0;
    %assign/vec4 v00000173bb704e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb704b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000173bb705800_0, 0;
T_38.50 ;
    %jmp T_38.44;
T_38.42 ;
    %load/vec4 v00000173bb7060c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173bb7060c0_0, 0;
    %load/vec4 v00000173bb704f40_0;
    %subi 1, 0, 16;
    %assign/vec4 v00000173bb704f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb705800_0, 0;
    %jmp T_38.44;
T_38.44 ;
    %pop/vec4 1;
    %jmp T_38.10;
T_38.8 ;
    %load/vec4 v00000173bb7035d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.52, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.54, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb7035d0_0, 0;
    %jmp T_38.56;
T_38.52 ;
    %load/vec4 v00000173bb7065c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.59, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000173bb7026d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_38.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.57, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb702950_0, 0;
    %load/vec4 v00000173bb702130_0;
    %assign/vec4 v00000173bb705da0_0, 0;
    %load/vec4 v00000173bb703990_0;
    %assign/vec4 v00000173bb704a40_0, 0;
    %load/vec4 v00000173bb7021d0_0;
    %store/vec4 v00000173bb69b240_0, 0, 2;
    %callf/vec4 TD_tb_pwb_multi_width.dut_bridge.get_byte_sel, S_00000173bb6f72e0;
    %assign/vec4 v00000173bb704400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000173bb7035d0_0, 0;
    %jmp T_38.58;
T_38.57 ;
    %load/vec4 v00000173bb7026d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.60, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb703530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
    %jmp T_38.61;
T_38.60 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000173bb705300_0, 0;
T_38.61 ;
T_38.58 ;
    %jmp T_38.56;
T_38.53 ;
    %load/vec4 v00000173bb7063e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.62, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb705940_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000173bb7035d0_0, 0;
T_38.62 ;
    %jmp T_38.56;
T_38.54 ;
    %load/vec4 v00000173bb702130_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000173bb702130_0, 0;
    %load/vec4 v00000173bb7026d0_0;
    %subi 1, 0, 16;
    %assign/vec4 v00000173bb7026d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000173bb7035d0_0, 0;
    %jmp T_38.56;
T_38.56 ;
    %pop/vec4 1;
    %jmp T_38.10;
T_38.10 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_00000173bb708950;
T_39 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb707740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7077e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173bb707380_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb707c40_0, 0, 32;
T_39.2 ; Top of for-loop
    %load/vec4 v00000173bb707c40_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_39.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000173bb707c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb707ce0, 0, 4;
T_39.4 ; for-loop step statement
    %load/vec4 v00000173bb707c40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb707c40_0, 0, 32;
    %jmp T_39.2;
T_39.3 ; for-loop exit label
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7077e0_0, 0;
    %load/vec4 v00000173bb706de0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_39.8, 10;
    %load/vec4 v00000173bb707240_0;
    %and;
T_39.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_39.7, 9;
    %load/vec4 v00000173bb7077e0_0;
    %nor/r;
    %and;
T_39.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb7077e0_0, 0;
    %load/vec4 v00000173bb7072e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.9, 8;
    %load/vec4 v00000173bb707b00_0;
    %load/vec4 v00000173bb7079c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb707ce0, 0, 4;
    %jmp T_39.10;
T_39.9 ;
    %load/vec4 v00000173bb7079c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000173bb707ce0, 4;
    %assign/vec4 v00000173bb707380_0, 0;
T_39.10 ;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_00000173bb703fb0;
T_40 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb704720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7047c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000173bb7054e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb7045e0_0, 0, 32;
T_40.2 ; Top of for-loop
    %load/vec4 v00000173bb7045e0_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_40.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v00000173bb7045e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb7053a0, 0, 4;
T_40.4 ; for-loop step statement
    %load/vec4 v00000173bb7045e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb7045e0_0, 0, 32;
    %jmp T_40.2;
T_40.3 ; for-loop exit label
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7047c0_0, 0;
    %load/vec4 v00000173bb705440_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_40.8, 10;
    %load/vec4 v00000173bb707560_0;
    %and;
T_40.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.7, 9;
    %load/vec4 v00000173bb7047c0_0;
    %nor/r;
    %and;
T_40.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb7047c0_0, 0;
    %load/vec4 v00000173bb7080a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %load/vec4 v00000173bb704fe0_0;
    %load/vec4 v00000173bb7049a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb7053a0, 0, 4;
    %jmp T_40.10;
T_40.9 ;
    %load/vec4 v00000173bb7049a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000173bb7053a0, 4;
    %assign/vec4 v00000173bb7054e0_0, 0;
T_40.10 ;
T_40.5 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_00000173bb708630;
T_41 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb706fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb706b60_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000173bb707880_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb706f20_0, 0, 32;
T_41.2 ; Top of for-loop
    %load/vec4 v00000173bb706f20_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_41.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v00000173bb706f20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb707ec0, 0, 4;
T_41.4 ; for-loop step statement
    %load/vec4 v00000173bb706f20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb706f20_0, 0, 32;
    %jmp T_41.2;
T_41.3 ; for-loop exit label
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb706b60_0, 0;
    %load/vec4 v00000173bb707060_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_41.8, 10;
    %load/vec4 v00000173bb708000_0;
    %and;
T_41.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.7, 9;
    %load/vec4 v00000173bb706b60_0;
    %nor/r;
    %and;
T_41.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb706b60_0, 0;
    %load/vec4 v00000173bb706ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.9, 8;
    %load/vec4 v00000173bb707600_0;
    %load/vec4 v00000173bb706c00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb707ec0, 0, 4;
    %jmp T_41.10;
T_41.9 ;
    %load/vec4 v00000173bb706c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000173bb707ec0, 4;
    %assign/vec4 v00000173bb707880_0, 0;
T_41.10 ;
T_41.5 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_00000173bb7087c0;
T_42 ;
    %wait E_00000173bb67f540;
    %load/vec4 v00000173bb707e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7074c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173bb706ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb706a20_0, 0, 32;
T_42.2 ; Top of for-loop
    %load/vec4 v00000173bb706a20_0;
    %pad/s 36;
    %cmpi/s 16, 0, 36;
	  %jmp/0xz T_42.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000173bb706a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb707d80, 0, 4;
T_42.4 ; for-loop step statement
    %load/vec4 v00000173bb706a20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb706a20_0, 0, 32;
    %jmp T_42.2;
T_42.3 ; for-loop exit label
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb7074c0_0, 0;
    %load/vec4 v00000173bb707420_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_42.8, 10;
    %load/vec4 v00000173bb707a60_0;
    %and;
T_42.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.7, 9;
    %load/vec4 v00000173bb7074c0_0;
    %nor/r;
    %and;
T_42.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb7074c0_0, 0;
    %load/vec4 v00000173bb706d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.9, 8;
    %load/vec4 v00000173bb706e80_0;
    %load/vec4 v00000173bb7076a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb707d80, 0, 4;
    %jmp T_42.10;
T_42.9 ;
    %load/vec4 v00000173bb7076a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000173bb707d80, 4;
    %assign/vec4 v00000173bb706ca0_0, 0;
T_42.10 ;
T_42.5 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_00000173bb6a5c00;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb715ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb7147b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb714b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb7154d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173bb715390_0, 0, 1;
    %end;
    .thread T_43, $init;
    .scope S_00000173bb6a5c00;
T_44 ;
    %wait E_00000173bb67f740;
    %load/vec4 v00000173bb7147b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb715610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000173bb715110_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000173bb715610_0, 0;
    %load/vec4 v00000173bb716010_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_44.6, 11;
    %load/vec4 v00000173bb7152f0_0;
    %and;
T_44.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_44.5, 10;
    %load/vec4 v00000173bb716330_0;
    %and;
T_44.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.4, 9;
    %load/vec4 v00000173bb715610_0;
    %nor/r;
    %and;
T_44.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v00000173bb7143f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.7, 8;
    %load/vec4 v00000173bb713f90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000173bb714df0_0;
    %parti/s 9, 0, 2;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173bb714f30, 0, 4;
    %jmp T_44.8;
T_44.7 ;
    %load/vec4 v00000173bb714df0_0;
    %parti/s 9, 0, 2;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v00000173bb714f30, 4;
    %assign/vec4 v00000173bb715110_0, 0;
T_44.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173bb715610_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_00000173bb6a5c00;
T_45 ;
    %delay 18500, 0;
    %load/vec4 v00000173bb715ed0_0;
    %inv;
    %store/vec4 v00000173bb715ed0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_00000173bb6a5c00;
T_46 ;
    %vpi_call/w 3 726 "$dumpfile", "tb_pwb_multi_width.vcd" {0 0 0};
    %vpi_call/w 3 727 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000173bb6a5c00 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb714170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb714030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb714990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb714ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb715f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb714530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb715930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb713ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb714fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb7145d0_0, 0, 32;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173bb7147b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 743 "$display", "\000" {0 0 0};
    %vpi_call/w 3 744 "$display", "=== 8-bit Transfer Tests ===" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000173bb69ab60_0, 0, 16;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v00000173bb69af20_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_00000173bb4e6a50;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000173bb69ab60_0, 0, 16;
    %pushi/vec4 52, 0, 8;
    %store/vec4 v00000173bb69af20_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_00000173bb4e6a50;
    %join;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v00000173bb69ab60_0, 0, 16;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v00000173bb69af20_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_00000173bb4e6a50;
    %join;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v00000173bb69ab60_0, 0, 16;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v00000173bb69af20_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_00000173bb4e6a50;
    %join;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v00000173bb69ab60_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000173bb69af20_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_00000173bb4e6a50;
    %join;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v00000173bb69ab60_0, 0, 16;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000173bb69af20_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_00000173bb4e6a50;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb7151b0_0, 0, 32;
T_46.0 ; Top of for-loop
    %load/vec4 v00000173bb7151b0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_46.1, 5;
    %pushi/vec4 8, 0, 16;
    %load/vec4 v00000173bb7151b0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v00000173bb69ab60_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v00000173bb7151b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000173bb69af20_0, 0, 8;
    %fork TD_tb_pwb_multi_width.check_write_read8, S_00000173bb4e6a50;
    %join;
T_46.2 ; for-loop step statement
    %load/vec4 v00000173bb7151b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb7151b0_0, 0, 32;
    %jmp T_46.0;
T_46.1 ; for-loop exit label
    %vpi_call/w 3 759 "$display", "\000" {0 0 0};
    %vpi_call/w 3 760 "$display", "=== 16-bit Transfer Tests ===" {0 0 0};
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000173bb69a980_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v00000173bb69a660_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_00000173bb592800;
    %join;
    %pushi/vec4 257, 0, 16;
    %store/vec4 v00000173bb69a980_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v00000173bb69a660_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_00000173bb592800;
    %join;
    %pushi/vec4 258, 0, 16;
    %store/vec4 v00000173bb69a980_0, 0, 16;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v00000173bb69a660_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_00000173bb592800;
    %join;
    %pushi/vec4 259, 0, 16;
    %store/vec4 v00000173bb69a980_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v00000173bb69a660_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_00000173bb592800;
    %join;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v00000173bb69a980_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000173bb69a660_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_00000173bb592800;
    %join;
    %pushi/vec4 261, 0, 16;
    %store/vec4 v00000173bb69a980_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000173bb69a660_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_00000173bb592800;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb7151b0_0, 0, 32;
T_46.3 ; Top of for-loop
    %load/vec4 v00000173bb7151b0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_46.4, 5;
    %pushi/vec4 264, 0, 16;
    %load/vec4 v00000173bb7151b0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v00000173bb69a980_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %load/vec4 v00000173bb7151b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000173bb69a660_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_write_read16, S_00000173bb592800;
    %join;
T_46.5 ; for-loop step statement
    %load/vec4 v00000173bb7151b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb7151b0_0, 0, 32;
    %jmp T_46.3;
T_46.4 ; for-loop exit label
    %vpi_call/w 3 775 "$display", "\000" {0 0 0};
    %vpi_call/w 3 776 "$display", "=== 24-bit Transfer Tests ===" {0 0 0};
    %pushi/vec4 384, 0, 16;
    %store/vec4 v00000173bb69ade0_0, 0, 16;
    %pushi/vec4 1193046, 0, 24;
    %store/vec4 v00000173bb69b060_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_00000173bb4e6730;
    %join;
    %pushi/vec4 385, 0, 16;
    %store/vec4 v00000173bb69ade0_0, 0, 16;
    %pushi/vec4 7903932, 0, 24;
    %store/vec4 v00000173bb69b060_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_00000173bb4e6730;
    %join;
    %pushi/vec4 386, 0, 16;
    %store/vec4 v00000173bb69ade0_0, 0, 16;
    %pushi/vec4 11184810, 0, 24;
    %store/vec4 v00000173bb69b060_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_00000173bb4e6730;
    %join;
    %pushi/vec4 387, 0, 16;
    %store/vec4 v00000173bb69ade0_0, 0, 16;
    %pushi/vec4 5592405, 0, 24;
    %store/vec4 v00000173bb69b060_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_00000173bb4e6730;
    %join;
    %pushi/vec4 388, 0, 16;
    %store/vec4 v00000173bb69ade0_0, 0, 16;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000173bb69b060_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_00000173bb4e6730;
    %join;
    %pushi/vec4 389, 0, 16;
    %store/vec4 v00000173bb69ade0_0, 0, 16;
    %pushi/vec4 16777215, 0, 24;
    %store/vec4 v00000173bb69b060_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_00000173bb4e6730;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb7151b0_0, 0, 32;
T_46.6 ; Top of for-loop
    %load/vec4 v00000173bb7151b0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_46.7, 5;
    %pushi/vec4 392, 0, 16;
    %load/vec4 v00000173bb7151b0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v00000173bb69ade0_0, 0, 16;
    %pushi/vec4 1, 0, 24;
    %load/vec4 v00000173bb7151b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000173bb69b060_0, 0, 24;
    %fork TD_tb_pwb_multi_width.check_write_read24, S_00000173bb4e6730;
    %join;
T_46.8 ; for-loop step statement
    %load/vec4 v00000173bb7151b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb7151b0_0, 0, 32;
    %jmp T_46.6;
T_46.7 ; for-loop exit label
    %vpi_call/w 3 791 "$display", "\000" {0 0 0};
    %vpi_call/w 3 792 "$display", "=== 32-bit Transfer Tests ===" {0 0 0};
    %pushi/vec4 512, 0, 16;
    %store/vec4 v00000173bb69aca0_0, 0, 16;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000173bb69ae80_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_00000173bb4e68c0;
    %join;
    %pushi/vec4 513, 0, 16;
    %store/vec4 v00000173bb69aca0_0, 0, 16;
    %pushi/vec4 2596069104, 0, 32;
    %store/vec4 v00000173bb69ae80_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_00000173bb4e68c0;
    %join;
    %pushi/vec4 514, 0, 16;
    %store/vec4 v00000173bb69aca0_0, 0, 16;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v00000173bb69ae80_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_00000173bb4e68c0;
    %join;
    %pushi/vec4 515, 0, 16;
    %store/vec4 v00000173bb69aca0_0, 0, 16;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v00000173bb69ae80_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_00000173bb4e68c0;
    %join;
    %pushi/vec4 516, 0, 16;
    %store/vec4 v00000173bb69aca0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb69ae80_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_00000173bb4e68c0;
    %join;
    %pushi/vec4 517, 0, 16;
    %store/vec4 v00000173bb69aca0_0, 0, 16;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000173bb69ae80_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_00000173bb4e68c0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173bb7151b0_0, 0, 32;
T_46.9 ; Top of for-loop
    %load/vec4 v00000173bb7151b0_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_46.10, 5;
    %pushi/vec4 520, 0, 16;
    %load/vec4 v00000173bb7151b0_0;
    %parti/s 16, 0, 2;
    %add;
    %store/vec4 v00000173bb69aca0_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v00000173bb7151b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000173bb69ae80_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_write_read32, S_00000173bb4e68c0;
    %join;
T_46.11 ; for-loop step statement
    %load/vec4 v00000173bb7151b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173bb7151b0_0, 0, 32;
    %jmp T_46.9;
T_46.10 ; for-loop exit label
    %vpi_call/w 3 807 "$display", "\000" {0 0 0};
    %vpi_call/w 3 808 "$display", "=== Burst Mode Tests (32-bit) ===" {0 0 0};
    %pushi/vec4 512, 0, 16;
    %store/vec4 v00000173bb69a5c0_0, 0, 16;
    %pushi/vec4 2864434397, 0, 32;
    %store/vec4 v00000173bb69aac0_0, 0, 32;
    %pushi/vec4 287454020, 0, 32;
    %store/vec4 v00000173bb69bb00_0, 0, 32;
    %pushi/vec4 1432778632, 0, 32;
    %store/vec4 v00000173bb69b380_0, 0, 32;
    %pushi/vec4 2578103244, 0, 32;
    %store/vec4 v00000173bb69a8e0_0, 0, 32;
    %fork TD_tb_pwb_multi_width.check_burst_write_read32, S_00000173bb5924e0;
    %join;
    %pushi/vec4 516, 0, 16;
    %store/vec4 v00000173bb69b100_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_burst_read32, S_00000173bb6a5d90;
    %join;
    %vpi_call/w 3 820 "$display", "\000" {0 0 0};
    %vpi_call/w 3 821 "$display", "=== Large Burst Tests (16-bit COUNT validation) ===" {0 0 0};
    %pushi/vec4 300, 0, 16;
    %store/vec4 v00000173bb69b740_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_large_burst8, S_00000173bb592670;
    %join;
    %pushi/vec4 512, 0, 16;
    %store/vec4 v00000173bb69b740_0, 0, 16;
    %fork TD_tb_pwb_multi_width.check_large_burst8, S_00000173bb592670;
    %join;
    %vpi_call/w 3 832 "$display", "\000" {0 0 0};
    %vpi_call/w 3 833 "$display", "=== Suite Summary ===" {0 0 0};
    %vpi_call/w 3 834 "$display", "8-bit:  PASS=%0d FAIL=%0d", v00000173bb714170_0, v00000173bb714030_0 {0 0 0};
    %vpi_call/w 3 835 "$display", "16-bit: PASS=%0d FAIL=%0d", v00000173bb714990_0, v00000173bb714ad0_0 {0 0 0};
    %vpi_call/w 3 836 "$display", "24-bit: PASS=%0d FAIL=%0d", v00000173bb715f70_0, v00000173bb714530_0 {0 0 0};
    %vpi_call/w 3 837 "$display", "32-bit: PASS=%0d FAIL=%0d", v00000173bb715930_0, v00000173bb713ef0_0 {0 0 0};
    %vpi_call/w 3 838 "$display", "Burst:  PASS=%0d FAIL=%0d", v00000173bb714fd0_0, v00000173bb7145d0_0 {0 0 0};
    %load/vec4 v00000173bb714170_0;
    %load/vec4 v00000173bb714990_0;
    %add;
    %load/vec4 v00000173bb715f70_0;
    %add;
    %load/vec4 v00000173bb715930_0;
    %add;
    %load/vec4 v00000173bb714fd0_0;
    %add;
    %load/vec4 v00000173bb714030_0;
    %load/vec4 v00000173bb714ad0_0;
    %add;
    %load/vec4 v00000173bb714530_0;
    %add;
    %load/vec4 v00000173bb713ef0_0;
    %add;
    %load/vec4 v00000173bb7145d0_0;
    %add;
    %vpi_call/w 3 839 "$display", "TOTAL:  PASS=%0d FAIL=%0d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %delay 5000000, 0;
    %vpi_call/w 3 843 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_00000173bb6a5c00;
T_47 ;
    %delay 2755359744, 11;
    %vpi_call/w 3 849 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 850 "$finish" {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_pwb_multi_width.v";
    "..\..\gateware\pwb_spi_wb_bridge.v";
    "..\..\..\papilio_spi_slave\gateware\fifo_sync.v";
    "..\..\..\papilio_wb_register\gateware\wb_register_block.v";
