/** \copyright
 * Copyright (c) 2014, Stuart W Baker
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are  permitted provided that the following conditions are met:
 *
 *  - Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 *  - Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * \file TivaDCC.hxx
 * Device class prototype for DCC driver on TivaWare.
 *
 * @author Stuart W. Baker
 * @date 6 May 2014
 */

#ifndef _FREERTOS_DRIVERS_TI_TIVADCC_HXX_
#define _FREERTOS_DRIVERS_TI_TIVADCC_HXX_

#ifndef gcc
#define gcc
#endif

#if (!defined(TIVADCC_TIVA)) && (!defined(TIVADCC_CC3200))
#error must define either TIVADCC_TIVA or TIVADCC_CC3200
#endif

#include <algorithm>
#include <cstdint>

#include "driverlib/interrupt.h"
#include "driverlib/rom.h"
#include "driverlib/rom_map.h"
#include "driverlib/timer.h"
#include "driverlib/uart.h"
#include "freertos/can_ioctl.h"
#include "inc/hw_memmap.h"
#include "inc/hw_timer.h"
#include "inc/hw_types.h"
#include "inc/hw_uart.h"

#ifdef TIVADCC_TIVA
#include "driverlib/sysctl.h"
#include "TivaGPIO.hxx"
#else
#include "driverlib/prcm.h"
#include "driverlib/utils.h"
#endif

#include "Devtab.hxx"
#include "dcc/Packet.hxx"
#include "dcc/RailCom.hxx"
#include "executor/Notifiable.hxx"
#include "RailcomDriver.hxx"

/// This structure is safe to use from an interrupt context and a regular
/// context at the same time, provided that
///
/// . one context uses only the front() and the other only the back() functions.
///
/// . ++ and -- are compiled into atomic operations on the processor (on the
///   count_ variable).
///
/// @deprecated, use @ref DeviceBuffer instead.
///
/// @todo(balazs.racz) replace uses of this class with DeviceBuffer (to enable
/// select support for example).
template<class T, uint8_t SIZE> class FixedQueue {
public:
    FixedQueue()
        : rdIndex_(0)
        , wrIndex_(0)
        , count_(0)
    {
    }

    /// @return true if there is no entry in the queue.
    bool empty() { return size() == 0; }
    /// @return true if the queue cannot accept more elements.
    bool full() { return size() >= SIZE; }
    /// @return the current number of entries in the queue.
    size_t size() { return __atomic_load_n(&count_, __ATOMIC_SEQ_CST); }

    /// Returns the head of the FIFO (next element to read).
    T& front() {
        HASSERT(!empty());
        return storage_[rdIndex_];
    }

    /// Removes the head of the FIFO from the queue.
    void increment_front() {
        HASSERT(!empty());
        if (++rdIndex_ >= SIZE) rdIndex_ = 0;
        __atomic_fetch_add(&count_, -1, __ATOMIC_SEQ_CST);
    }

    /// Returns the space to write the next element to.
    T& back() {
        HASSERT(!full());
        return storage_[wrIndex_];
    }

    /// Commits the element at back() into the queue.
    void increment_back() {
        HASSERT(!full());
        if (++wrIndex_ >= SIZE) wrIndex_ = 0;
        __atomic_fetch_add(&count_, 1, __ATOMIC_SEQ_CST);
    }

    /** Increments the back pointer without committing the entry into the
     * queue.
     *
     * This essentially reserves an entry in the queue for filling in, without
     * making that entry available for reading. Must be followed by a
     * commit_back call when filling in the entry is finished. An arbitrary
     * number of such entries can be reserved (up to the number of free entries
     * in the queue). */
    void noncommit_back() {
        HASSERT(has_noncommit_space());
        if (++wrIndex_ >= SIZE) wrIndex_ = 0;
    }

    /** @returns true if we can do a noncommit back. */
    bool has_noncommit_space() {
        if (full()) return false;
        auto new_index = wrIndex_;
        if (++new_index >= SIZE) new_index = 0;
        return new_index != rdIndex_;
    }

    /** Commits the oldest entry reserved by noncommit_back. */
    void commit_back() {
        HASSERT(count_ <= SIZE);
        __atomic_fetch_add(&count_, 1, __ATOMIC_SEQ_CST);
    }

private:
    /// Payload of elements stored.
    T storage_[SIZE];
    /// The index of the element to return next upon a read. This element is
    /// typically full (unless the queue is empty itself).
    uint8_t rdIndex_;
    /// The index of the element where to write the next input to.
    uint8_t wrIndex_;
    /// How many elements are there in the queue.
    volatile uint8_t count_;
};

/** A device driver for sending DCC packets.  If the packet queue is empty,
 *  then the device driver automatically sends out idle DCC packets.  The
 *  device driver uses two instances of the 16/32-bit timer pairs.  The user
 *  is responsible for providing interrupt entry point for the interval timer
 *  and calling the inline method @ref interrupt_handler on behalf of this
 *  device driver.
 *
 *  Write calls work by sending the packet in the format of dcc::Packet.  The
 *  payload should include the X-OR linkage byte.  Only one DCC packet may be
 *  written per call to the write method.  If there is no space currently
 *  available in the write queue, the write method will return -1 with errno
 *  set to ENOSPC.
 *
 *  Handling of write throttling:
 *
 *  The driver uses a second interrupt, used as a software interrupt at the
 *  FreeRTOS priority level, to communicate back information on when the device
 *  is writable. It is okay to use the interrupt for the second timer for this
 *  purpose. This interrupt will be enabled in the IOCTL after the
 *  writenotifiable is set, disabled in the interrupt itself when the
 *  writenotifiable is cleared. It is set pending at startup and when the dcc
 *  interrupt frees up a packet from the queue, and it is cleared pending when
 *  a write realizes there is no space for a buffer.
 *
 *  The user must ensure that the 'interrupt' has a very high priority, whereas
 *  'os_interrupt' has a priority that's at or lower than the FreeRTOS kernel.
 *
 *
 *  Handling of feedback data:
 *
 *  The driver may generate return data for the application layer in the form
 *  of dcc::Feedback messages.  These will be attributed to the incoming
 *  packets by an opaque key that the application sets. For each packet that
 *  has a non-zero feedback a dcc::Feedback message will be sent to the
 *  application layer, which will be readable using the read method on the fd.
 *
 *  The application can request notification of readable and writable status
 *  using the regular IOCTL method.
 */
template<class HW>
class TivaDCC : public Node
{
public:
    /** Constructor.
     * @param name name of this device instance in the file system
     * @param railcom is the associated railcom driver, which will get the
     * callbacks from the timing derived by the internal signal generator.
     */
  TivaDCC(const char *name, RailcomDriver *railcom);

    /** Destructor.
     */
    ~TivaDCC()
    {
    }

    /** Handle an interrupt.
     */
    inline void interrupt_handler() __attribute__((always_inline));

    /** Handles a software interrupt to FreeRTOS. This should be called on the
     * interrupt number that is submitted as os_interrupt to the
     * constructor. */
    inline void os_interrupt_handler() __attribute__((always_inline));

    /** Structure for supporting bit timing. */
    struct Timing {
        /// In clock cycles: period ofthe timers
        uint32_t period;
        /// When to transition output A; must be within the period
        uint32_t transition_a;
        /// When to transition output B; must be within the period
        uint32_t transition_b;
    };

    /// true if the DCC output signal is generated, false if it is turned off
    /// (for estop or short).
    static bool output_enabled;

    /* WARNING: these functions (hw_init, enable_output, disable_output) MUST
     * be static, because they will be called from hw_preinit, which happens
     * before the C++ constructors have run. This means that at the time of
     * calling these functions the state of the object would be undefined /
     * uninintialized. The only safe solution is to make them static. */
    /// Initializes the DCC output hardware.
    static void hw_init() {
#ifdef TIVADCC_TIVA
        MAP_SysCtlPeripheralEnable(HW::CCP_PERIPH);
        MAP_SysCtlPeripheralEnable(HW::INTERVAL_PERIPH);
        MAP_SysCtlPeripheralEnable(HW::RAILCOM_UART_PERIPH);
        HW::PIN_H::hw_init();
        HW::PIN_L::hw_init();
        HW::RAILCOM_TRIGGER_Pin::hw_init();
        HW::RAILCOM_UARTPIN::hw_init();
#else
        MAP_PRCMPeripheralClkEnable(HW::CCP_PERIPH, PRCM_RUN_MODE_CLK);
        MAP_PRCMPeripheralClkEnable(HW::INTERVAL_PERIPH, PRCM_RUN_MODE_CLK);
        MAP_PRCMPeripheralClkEnable(HW::RAILCOM_UART_PERIPH, PRCM_RUN_MODE_CLK);
#endif
        internal_enable_output();
        disable_output();
        MAP_UARTConfigSetExpClk(
            HW::RAILCOM_UART_BASE, configCPU_CLOCK_HZ, 250000,
            UART_CONFIG_WLEN_8 | UART_CONFIG_STOP_ONE | UART_CONFIG_PAR_NONE);
        MAP_UARTFIFOEnable(HW::RAILCOM_UART_BASE);
        // Disables the uart receive until the railcom cutout is here.
        HWREG(HW::RAILCOM_UART_BASE + UART_O_CTL) &= ~UART_CTL_RXE;
    }

    /// Turns on DCC output.
    void enable_output() {
        if (HW::use_slow_turnon())
        {
            state_ = POWER_TURNON;
        }
        else
        {
            state_ = POWER_IMM_TURNON;
        }
    }

    /// Turns off DCC output.
    static void disable_output()
    {
        // This prevents a race condition with a dcc interrupt.
        output_enabled = false;
        savedOutputEnabled_ = false;
        output_enabled = false;
        savedOutputEnabled_ = false;
        internal_disable_output();
    }

    /// Sets the output to "shorted" state, which will cause it to be pulsed at
    /// a very low duty cycle, hoping that this is just a capacitive load.
    void output_set_shorted() {
        state_ = POWER_SHORT_20P;
    }

private:
    /// Helper function for turnon and the cutout.
    static void internal_enable_output() {
        output_enabled = true;
        HW::BOOSTER_ENABLE_Pin::set(true);
        HW::PIN_H::set_hw();
        HW::PIN_L::set_hw();
    }

    /// Helper function for turning off the output.
    static void internal_disable_output() {
        output_enabled = false;
        HW::BOOSTER_ENABLE_Pin::set(false);
        HW::PIN_H::set(HW::PIN_H_INVERT);
        HW::PIN_H::set_output();
        HW::PIN_H::set(HW::PIN_H_INVERT);

        HW::PIN_L::set(HW::PIN_L_INVERT);
        HW::PIN_L::set_output();
        HW::PIN_L::set(HW::PIN_L_INVERT);

        HW::RAILCOM_TRIGGER_Pin::set(HW::RAILCOM_TRIGGER_INVERT);
    }

    /** Read from a file or device.
     * @param file file reference for this device
     * @param buf location to place read data
     * @param count number of bytes to read
     * @return number of bytes read upon success, -1 upon failure with errno containing the cause
     */
    ssize_t read(File *file, void *buf, size_t count) OVERRIDE;

    /** Write to a file or device.
     * @param file file reference for this device
     * @param buf location to find write data
     * @param count number of bytes to write
     * @return number of bytes written upon success, -1 upon failure with errno containing the cause
     */
    ssize_t write(File *file, const void *buf, size_t count) OVERRIDE;

    /** Request an ioctl transaction
     * @param file file reference for this device
     * @param key ioctl key
     * @param data key data
     */
    int ioctl(File *file, unsigned long int key, unsigned long data) OVERRIDE;

    void enable() OVERRIDE {} /**< function to enable device */
    void disable() OVERRIDE {} /**< function to disable device */

    /** Discards all pending buffers.  Called after disable().
     */
    void flush_buffers() override {};

    /** maximum packet size we can support */
    static const size_t MAX_PKT_SIZE = 6;


    /** idle packet */
    static dcc::Packet IDLE_PKT;

    /// Bit timings that we store and precalculate.
    typedef enum {
        DCC_ZERO,
        DCC_ONE,
        RAILCOM_CUTOUT_PRE,
        RAILCOM_CUTOUT_FIRST,
        RAILCOM_CUTOUT_SECOND,
        RAILCOM_CUTOUT_POST,
        MM_PREAMBLE,
        MM_ZERO,
        MM_ONE,
        TURNON_1P,
        TURNON_10P,
        TURNON_50P,
        SHORT_20P,

        NUM_TIMINGS
    } BitEnum;

    int hDeadbandDelay_; /**< low->high deadband delay in clock count */
    int lDeadbandDelay_; /**< high->low deadband delay in clock count */
    int usecDelay_; /**< 1 usec of delay in clock count */
    /// Stores the outpu_enabled variable during the railcom cutout to avoid
    /// accidentally reenabling the output just because there was a railcom
    /// cutout.
    static bool savedOutputEnabled_;

    /// Precalculated bit timings (translated to clock cycles).
    Timing timings[NUM_TIMINGS];

    /// Internal state machine states.
    enum State
    {
        // DCC preamble bits
        PREAMBLE,
        // Packet start bit
        START,
        // Data bits for DCC
        DATA_0,
        DATA_1,
        DATA_2,
        DATA_3,
        DATA_4,
        DATA_5,
        DATA_6,
        DATA_7,
        // end-of-byte bit for DCC (either middle-of-packet or end-of-packet)
        FRAME,
        // Marklin preamble "bit" (constant negative voltage)
        ST_MM_PREAMBLE,
        // MM data bits. The bit number here is an offset in the current input
        // byte, because MM packets contain 18 consecutive bits.
        MM_DATA_0,
        MM_DATA_1,
        MM_DATA_2,
        MM_DATA_3,
        MM_DATA_4,
        MM_DATA_5,
        MM_DATA_6,
        MM_DATA_7,
        // Internal state used for end-of-packet resynchronization of timers.
        RESYNC,
        // State at the end of packet where we make a decision whether to go
        // into a railcom cutout or not.
        DCC_MAYBE_RAILCOM,
        // Counts 26 usec into the appropriate preamble bit after which to turn
        // off output power.
        DCC_CUTOUT_PRE,
        // Start of railcom. Turns off output power and enables UART.
        DCC_START_RAILCOM_RECEIVE,
        // Point between railcom window 1 and railcom window 2 where we have to
        // read whatever arrived for channel1.
        DCC_MIDDLE_RAILCOM_CUTOUT,
        // Railcom end-of-channel2 window. Reads out the UART values.
        DCC_STOP_RAILCOM_RECEIVE,
        // End of railcom cutout. Reenables output power.
        DCC_ENABLE_AFTER_RAILCOM,
        // A few one bits after the DCC packet is over in case we didn't go
        // into railcom cutout. Form here we go into getting the next packet.
        DCC_LEADOUT,
        // Same for marklin. A bit of negative voltage after the packet is over
        // but before loading the next packet. This ensures that old marklin
        // decoders confirm receiving the packet correctly before we go into a
        // potential protocol switch from the next packet loaded.
        MM_LEADOUT,

        // Goes through the turnon sequence
        POWER_TURNON,
        // Enables the output as part of the turnon sequence
        POWER_TURNON_ENABLE,
        // Turnon at 1% output power
        POWER_TURNON_1P,
        // Turnon at 10% output power
        POWER_TURNON_10P,
        // Turnon at 50% output power
        POWER_TURNON_50P,
        // Turn on without going through the slow start sequence.
        POWER_IMM_TURNON,

        // Used during periods when a short is detected on the output
        POWER_SHORT_20P,
    };
    /// Current state of internal state machine.
    State state_;

    /** Prepares a timing entry.
     *
     * @param ofs is the bit timing that we are defining.
     * @param period_usec is the total length of the bit.
     * @param transition_usec is the time of the transition inside the bit,
     * counted from the beginning of the bit (i.e. the length of the HIGH part
     * of the period). Can be zero for DC output LOW or can be == period_usec
     * for DC output HIGH. */
    void fill_timing(BitEnum ofs, uint32_t period_usec,
                     uint32_t transition_usec);

    /** Prepares a timing entry for the turnon procedure.
     *
     * This means that first a short positive pulse is generated, then no
     * power, then a short negative pulse is generated. The duty cycle of the
     * powered / nonpowered section can be determined by the parameters, thus
     * allowing chargin of capacitors without letting the high charge current
     * through the FET for too long.
     *
     * @param ofs is the bit timing that we are defining.
     * @param period_usec is the total length of one on-off-on cycle.
     * @param fill_usec is the time of the positive and negative ON cycle. Must
     * be less than half the period_usec (or else you get a square wave). */
    void fill_timing_turnon(BitEnum ofs, uint32_t period_usec,
                            uint32_t fill_usec);

    #ifdef TIVADCC_CC3200
    // This function is called differently in tivaware than CC3200.
    void MAP_SysCtlDelay(unsigned ticks3) {
        MAP_UtilsDelay(ticks3);
    }
    #endif


    
    /// Packets still waiting to be sent.
    FixedQueue<dcc::Packet, HW::Q_SIZE> packetQueue_;
    Notifiable* writableNotifiable_; /**< Notify this when we have free buffers. */
    RailcomDriver* railcomDriver_; /**< Will be notified for railcom cutout events. */

    /** Default constructor.
     */
    TivaDCC();

    DISALLOW_COPY_AND_ASSIGN(TivaDCC);
};


template <class HW>
bool TivaDCC<HW>::savedOutputEnabled_ = false;

/** Handle an interrupt.
 */
template <class HW>
__attribute__((optimize("-O3")))
inline void TivaDCC<HW>::interrupt_handler()
{
    static int preamble_count = 0;
    static BitEnum last_bit = DCC_ONE;
    static int count = 0;
    static int packet_repeat_count = 0;
    static const dcc::Packet *packet = &IDLE_PKT;
    static bool resync = true;
    BitEnum current_bit;
    bool get_next_packet = false;

    MAP_TimerIntClear(HW::INTERVAL_BASE, TIMER_TIMA_TIMEOUT);

    switch (state_)
    {
        default:
        case RESYNC:
            current_bit = DCC_ONE;
            if (packet->packet_header.is_marklin)
            {
                state_ = ST_MM_PREAMBLE;
            }
            else
            {
                state_ = PREAMBLE;
            }
            break;
        case PREAMBLE:
        {
            current_bit = DCC_ONE;
            int preamble_needed = HW::dcc_preamble_count();
            if (packet->packet_header.send_long_preamble)
            {
                preamble_needed = 21;
            }
            if (++preamble_count == preamble_needed)
            {
                state_ = START;
                preamble_count = 0;
            }
            break;
        }
        case START:
            current_bit = DCC_ZERO;
            count = 0;
            state_ = DATA_0;
            break;
        case DATA_0:
        case DATA_1:
        case DATA_2:
        case DATA_3:
        case DATA_4:
        case DATA_5:
        case DATA_6:
        case DATA_7:
            current_bit = static_cast<BitEnum>(DCC_ZERO + ((packet->payload[count] >> (DATA_7 - state_)) & 0x01));
            state_ = static_cast<State>(static_cast<int>(state_) + 1);
            break;
        case FRAME:
            if (++count >= packet->dlc)
            {
                current_bit = DCC_ONE;  // end-of-packet bit
                state_ = DCC_MAYBE_RAILCOM;
                preamble_count = 0;
            }
            else
            {
                current_bit = DCC_ZERO;  // end-of-byte bit
                state_ = DATA_0;
            }
            break;
        case DCC_MAYBE_RAILCOM:
            if (HW::railcom_cutout() && output_enabled &&
                // do not send cutouts for service mode packets
                (packet->packet_header.send_long_preamble == 0))
            {
                //current_bit = RAILCOM_CUTOUT_PRE;
                current_bit = DCC_ONE;
                // We change the time of the next IRQ.
                MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A,
                                 timings[RAILCOM_CUTOUT_PRE].period);
                state_ = DCC_CUTOUT_PRE;
            }
            else
            {
                current_bit = DCC_ONE;
                state_ = DCC_LEADOUT;
            }
            break;
        case DCC_LEADOUT:
            current_bit = DCC_ONE;
            if (++preamble_count >= 2) {
                get_next_packet = true;
            }
            break;
        case DCC_CUTOUT_PRE:
            current_bit = DCC_ONE;
            // We change the time of the next IRQ.
            MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A,
                             timings[RAILCOM_CUTOUT_FIRST].period);
            state_ = DCC_START_RAILCOM_RECEIVE;
            break;
        case DCC_START_RAILCOM_RECEIVE:
            savedOutputEnabled_ = output_enabled;
            internal_disable_output();
            current_bit = DCC_ONE;
            // delay 1 usec
            MAP_SysCtlDelay( usecDelay_ / 3 );
            // current_bit = RAILCOM_CUTOUT_POST;
            MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A,
                             timings[RAILCOM_CUTOUT_SECOND].period);
            state_ = DCC_MIDDLE_RAILCOM_CUTOUT;
            HW::RAILCOM_TRIGGER_Pin::set(HW::RAILCOM_TRIGGER_INVERT ? false : true);
            // Waits for transient after the trigger to pass. 6 usec.
            MAP_SysCtlDelay( usecDelay_ * (HW::RAILCOM_TRIGGER_DELAY_USEC / 3));
            // Enables UART RX.
            railcomDriver_->start_cutout();
            break;
        case DCC_MIDDLE_RAILCOM_CUTOUT:
            railcomDriver_->middle_cutout();
            current_bit = DCC_ONE;
            MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A,
                             timings[RAILCOM_CUTOUT_POST].period);
            state_ =  DCC_STOP_RAILCOM_RECEIVE;
            break;
        case DCC_STOP_RAILCOM_RECEIVE:
            current_bit = DCC_ONE;
            state_ = DCC_ENABLE_AFTER_RAILCOM;
            MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A,
                             timings[DCC_ONE].period);
            railcomDriver_->end_cutout();
            HW::RAILCOM_TRIGGER_Pin::set(HW::RAILCOM_TRIGGER_INVERT ? true : false);
            break;
        case DCC_ENABLE_AFTER_RAILCOM:
            if (savedOutputEnabled_) {
                internal_enable_output();
            }
            current_bit = DCC_ONE;
            state_ = DCC_LEADOUT;
            ++preamble_count;
            break;
        case ST_MM_PREAMBLE:
            current_bit = MM_PREAMBLE;
            ++preamble_count;
            if (preamble_count == 7 ||
                preamble_count == 7 + 6 ||
                preamble_count == 7 + 6 + 10 ||
                preamble_count == 7 + 6 + 10 + 6)
            {
                // first byte contains two bits.
                state_ = MM_DATA_6;
            }
            break;
        case MM_LEADOUT:
            current_bit = MM_PREAMBLE;
            if (++preamble_count >= 2) {
                get_next_packet = true;
            }
            break;
        case MM_DATA_0:
        case MM_DATA_1:
        case MM_DATA_2:
        case MM_DATA_3:
        case MM_DATA_4:
        case MM_DATA_5:
        case MM_DATA_6:
            current_bit = static_cast<BitEnum>(
                MM_ZERO +
                ((packet->payload[count] >> (MM_DATA_7 - state_)) & 0x01));
            state_ = static_cast<State>(static_cast<int>(state_) + 1);
            break;
        case MM_DATA_7:
            current_bit = static_cast<BitEnum>(
                MM_ZERO +
                ((packet->payload[count] >> (MM_DATA_7 - state_)) & 0x01));
            ++count;
            if (count == 3) {
                state_ = ST_MM_PREAMBLE;
            } else if (count >= packet->dlc) {
                state_ = MM_LEADOUT;
            } else {
                state_ = MM_DATA_0;
            }
            break;

    case POWER_TURNON:
        resync = true;
        current_bit = TURNON_1P;
        count = 0;
        state_ = POWER_TURNON_ENABLE;
        break;
    case POWER_TURNON_ENABLE:
        current_bit = TURNON_1P;
        internal_enable_output();
        state_ = POWER_TURNON_1P;
        break;
    case POWER_TURNON_1P:
        current_bit = TURNON_1P;
        if (count++ >= 50) {
            count = 0;
            state_ = POWER_TURNON_10P;
        }
        break;
    case POWER_TURNON_10P:
        current_bit = TURNON_10P;
        if (count++ >= 1000) {
            count = 0;
            state_ = POWER_TURNON_50P;
        }
        break;
    case POWER_TURNON_50P:
        current_bit = TURNON_50P;
        if (count++ < 1000)
        {
            break;
        }
    // fall through
    case POWER_IMM_TURNON:
        current_bit = DCC_ONE;
        internal_enable_output();
        packet_repeat_count = 0;
        get_next_packet = true;
        resync = true;
        break;
    case POWER_SHORT_20P:
        current_bit = SHORT_20P;
        if (count++ >= 500) {
            count = 0;
            resync = true;
        }
    }

    if (resync) {
        resync = false;
        TDebug::Resync::toggle();
        auto* timing = &timings[current_bit];
        // We are syncing -- cause timers to restart counting when these
        // execute.
        HWREG(HW::CCP_BASE + TIMER_O_TAMR) &=
            ~(TIMER_TAMR_TAMRSU | TIMER_TAMR_TAILD);
        HWREG(HW::CCP_BASE + TIMER_O_TBMR) &=
            ~(TIMER_TBMR_TBMRSU | TIMER_TBMR_TBILD);
        HWREG(HW::INTERVAL_BASE + TIMER_O_TAMR) &=
            ~(TIMER_TAMR_TAMRSU | TIMER_TAMR_TAILD);

        // These have to happen very fast because syncing depends on it. We do
        // direct register writes here instead of using the plib calls.
        HWREG(HW::INTERVAL_BASE + TIMER_O_TAILR) =
            timing->period + hDeadbandDelay_ * 2;

        if (!HW::H_DEADBAND_DELAY_NSEC)
        {
            MAP_TimerDisable(HW::CCP_BASE, TIMER_A|TIMER_B);
            // Sets final values for the cycle.
            MAP_TimerLoadSet(HW::CCP_BASE, TIMER_A|TIMER_B, timing->period);
            MAP_TimerMatchSet(HW::CCP_BASE, TIMER_A, timing->transition_a);
            MAP_TimerMatchSet(HW::CCP_BASE, TIMER_B, timing->transition_b);
            MAP_TimerEnable(HW::CCP_BASE, TIMER_A|TIMER_B);

            MAP_TimerDisable(HW::INTERVAL_BASE, TIMER_A);
            MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A, timing->period);
            MAP_TimerEnable(HW::INTERVAL_BASE, TIMER_A);

            // Switches back to asynch timer update.
            HWREG(HW::CCP_BASE + TIMER_O_TAMR) |=
                (TIMER_TAMR_TAMRSU | TIMER_TAMR_TAILD);
            HWREG(HW::CCP_BASE + TIMER_O_TBMR) |=
                (TIMER_TBMR_TBMRSU | TIMER_TBMR_TBILD);
            HWREG(HW::INTERVAL_BASE + TIMER_O_TAMR) |=
                (TIMER_TAMR_TAMRSU | TIMER_TAMR_TAILD);
        }
        else
        {

            HWREG(HW::CCP_BASE + TIMER_O_TBMATCHR) =
                timing->transition_b; // final
            // since timer A starts later, the deadband delay cycle we set to be
            // constant off (match == period)
            HWREG(HW::CCP_BASE + TIMER_O_TAMATCHR) = hDeadbandDelay_; // tmp
            HWREG(HW::CCP_BASE + TIMER_O_TBILR) = timing->period;     // final
            HWREG(HW::CCP_BASE + TIMER_O_TAILR) = hDeadbandDelay_;    // tmp

// timer synchronize (if it works...)
#ifdef TIVADCC_TIVA
            HWREG(TIMER0_BASE + TIMER_O_SYNC) = HW::TIMER_SYNC;
#endif

            // Switches back to asynch timer update.
            HWREG(HW::CCP_BASE + TIMER_O_TAMR) |=
                (TIMER_TAMR_TAMRSU | TIMER_TAMR_TAILD);
            HWREG(HW::CCP_BASE + TIMER_O_TBMR) |=
                (TIMER_TBMR_TBMRSU | TIMER_TBMR_TBILD);
            HWREG(HW::INTERVAL_BASE + TIMER_O_TAMR) |=
                (TIMER_TAMR_TAMRSU | TIMER_TAMR_TAILD);

            // Sets final values for the cycle.
            MAP_TimerLoadSet(HW::CCP_BASE, TIMER_A, timing->period);
            MAP_TimerMatchSet(HW::CCP_BASE, TIMER_A, timing->transition_a);
            MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A, timing->period);
        }
        
        last_bit = current_bit;
    } else if (last_bit != current_bit)
    {
        auto* timing = &timings[current_bit];
        MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A, timing->period);
        MAP_TimerLoadSet(HW::CCP_BASE, TIMER_A, timing->period);
        MAP_TimerLoadSet(HW::CCP_BASE, TIMER_B, timing->period);
        MAP_TimerMatchSet(HW::CCP_BASE, TIMER_A, timing->transition_a);
        MAP_TimerMatchSet(HW::CCP_BASE, TIMER_B, timing->transition_b);
        last_bit = current_bit;
    }

    if (get_next_packet)
    {
        TDebug::NextPacket::toggle();
        if (packet_repeat_count) {
            --packet_repeat_count;
        }
        if (packet != &IDLE_PKT && packet_repeat_count == 0)
        {
            packetQueue_.increment_front();
            // Notifies the OS that we can write to the buffer.
            MAP_IntPendSet(HW::OS_INTERRUPT);
            resync = true;
        } else {
        }
        if (!packetQueue_.empty())
        {
            packet = &packetQueue_.front();
            railcomDriver_->set_feedback_key(packet->feedback_key);
        }
        else
        {
            packet = &IDLE_PKT;
            resync = true;
        }
        preamble_count = 0;
        count = 0;
        if (!packet_repeat_count) {
            packet_repeat_count = packet->packet_header.rept_count + 1;
        }
        // If we are in the repeat loop for a marklin packet, we do not do a
        // resync to not disturb the marklin preamble (which is DC_negative).
        if (resync || !packet->packet_header.is_marklin) {
            state_ = RESYNC;
        } else {
            state_ = ST_MM_PREAMBLE;
        }
    }
}

/// Converts a time length given in microseconds to the number of clock cycles.
/// @param usec is time given in microseconds.
/// @return time given in clock cycles.
static uint32_t usec_to_clocks(uint32_t usec) {
    return (configCPU_CLOCK_HZ / 1000000) * usec;
}

/// Converts a time length given in nanoseconds to the number of clock cycles.
/// @param nsec is time given in nanoseconds.
/// @return time given in clock cycles.
static uint32_t nsec_to_clocks(uint32_t nsec) {
    // We have to be careful here not to underflow or overflow.
    return ((configCPU_CLOCK_HZ / 1000000) * nsec) / 1000;
}

template<class HW>
bool TivaDCC<HW>::output_enabled = false;

template<class HW>
void TivaDCC<HW>::fill_timing(BitEnum ofs, uint32_t period_usec,
                          uint32_t transition_usec)
{
    auto* timing = &timings[ofs];
    timing->period = usec_to_clocks(period_usec);
    if (transition_usec == 0) {
        // DC voltage negative.
        timing->transition_a = timing->transition_b = timing->period;
    } else if (transition_usec >= period_usec) {
        // DC voltage positive.
        // We use the PLO feature of the timer.
        timing->transition_a = timing->transition_b = timing->period + 1;
    } else {
        int32_t nominal_transition =
            timing->period - usec_to_clocks(transition_usec);
        timing->transition_a =
            nominal_transition + (hDeadbandDelay_ + lDeadbandDelay_) / 2;
        timing->transition_b =
            nominal_transition - (hDeadbandDelay_ + lDeadbandDelay_) / 2;
    }
}


template<class HW>
void TivaDCC<HW>::fill_timing_turnon(BitEnum ofs, uint32_t period_usec,
                                     uint32_t fill_usec)
{
    auto* timing = &timings[ofs];
    timing->period = usec_to_clocks(period_usec);
    HASSERT(timing->period <= 65534);
    if (fill_usec >= period_usec / 2) {
        fill_usec = period_usec / 2;
    }
    int32_t power_clock = usec_to_clocks(fill_usec);
    timing->transition_a =
        timing->period - power_clock + (hDeadbandDelay_ + lDeadbandDelay_) / 2;
    timing->transition_b =
        power_clock - (hDeadbandDelay_ + lDeadbandDelay_) / 2;
}

template<class HW>
dcc::Packet TivaDCC<HW>::IDLE_PKT = dcc::Packet::DCC_IDLE();

template<class HW>
TivaDCC<HW>::TivaDCC(const char *name, RailcomDriver* railcom_driver)
    : Node(name)
    , hDeadbandDelay_(nsec_to_clocks(HW::H_DEADBAND_DELAY_NSEC))
    , lDeadbandDelay_(nsec_to_clocks(HW::L_DEADBAND_DELAY_NSEC))
    , usecDelay_(nsec_to_clocks(1000))
    , writableNotifiable_(nullptr)
    , railcomDriver_(railcom_driver)
{
    state_ = PREAMBLE;

    fill_timing(DCC_ZERO, 105<<1, 105);
    fill_timing(DCC_ONE, 56<<1, 56);
    fill_timing(MM_ZERO, 208, 26);
    fill_timing(MM_ONE, 208, 182);
    // Motorola preamble is negative DC signal.
    fill_timing(MM_PREAMBLE, 208, 0);
    fill_timing_turnon(TURNON_1P, 500, 3 + (hDeadbandDelay_ + lDeadbandDelay_) / 2);
    fill_timing_turnon(TURNON_10P, 250, 13);
    fill_timing_turnon(TURNON_50P, 200, 50);
    fill_timing_turnon(SHORT_20P, 208, 26);

    unsigned h_deadband = 2 * (HW::H_DEADBAND_DELAY_NSEC / 1000);
    unsigned railcom_part = 0;
    fill_timing(RAILCOM_CUTOUT_PRE, 6 - railcom_part, 0);
    railcom_part = 6;
    // was: 210
    fill_timing(RAILCOM_CUTOUT_FIRST, 175 - railcom_part, 0);
    railcom_part = 175;
    fill_timing(RAILCOM_CUTOUT_SECOND, 471 - railcom_part, 0);
    railcom_part = 471;
    // remaining time
    fill_timing(RAILCOM_CUTOUT_POST, 5*56*2 - railcom_part + h_deadband, 0);

    // We need to disable the timers before making changes to the config.
    MAP_TimerDisable(HW::CCP_BASE, TIMER_A);
    MAP_TimerDisable(HW::CCP_BASE, TIMER_B);

#ifdef TIVADCC_TIVA
    MAP_TimerClockSourceSet(HW::CCP_BASE, TIMER_CLOCK_SYSTEM);
    MAP_TimerClockSourceSet(HW::INTERVAL_BASE, TIMER_CLOCK_SYSTEM);
#endif    
    MAP_TimerConfigure(HW::CCP_BASE, TIMER_CFG_SPLIT_PAIR |
                                    TIMER_CFG_A_PWM |
                                    TIMER_CFG_B_PWM);
    MAP_TimerControlStall(HW::CCP_BASE, TIMER_BOTH, true);


    // This will cause reloading the timer values only at the next period
    // instead of immediately. The PLO bit needs to be set to allow for DC
    // voltage output.
    HWREG(HW::CCP_BASE + TIMER_O_TAMR) |=
        TIMER_TAMR_TAPLO | TIMER_TAMR_TAMRSU | TIMER_TAMR_TAILD;
    HWREG(HW::CCP_BASE + TIMER_O_TBMR) |=
        TIMER_TBMR_TBPLO | TIMER_TBMR_TBMRSU | TIMER_TBMR_TBILD;

    HWREG(HW::INTERVAL_BASE + TIMER_O_TAMR) |=
        TIMER_TAMR_TAMRSU | TIMER_TAMR_TAILD;

    MAP_TimerConfigure(HW::INTERVAL_BASE, TIMER_CFG_SPLIT_PAIR |
                                    TIMER_CFG_A_PERIODIC);
    MAP_TimerControlStall(HW::INTERVAL_BASE, TIMER_A, true);

    MAP_TimerControlLevel(HW::CCP_BASE, TIMER_A, HW::PIN_H_INVERT);
    MAP_TimerControlLevel(HW::CCP_BASE, TIMER_B, !HW::PIN_L_INVERT);

    MAP_TimerLoadSet(HW::CCP_BASE, TIMER_A, timings[DCC_ONE].period);
    MAP_TimerLoadSet(HW::CCP_BASE, TIMER_B, hDeadbandDelay_);
    MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A, timings[DCC_ONE].period + hDeadbandDelay_ * 2);
    MAP_TimerMatchSet(HW::CCP_BASE, TIMER_A, timings[DCC_ONE].transition_a);
    MAP_TimerMatchSet(HW::CCP_BASE, TIMER_B, timings[DCC_ONE].transition_b);

    MAP_IntDisable(HW::INTERVAL_INTERRUPT);
    MAP_IntPrioritySet(HW::INTERVAL_INTERRUPT, 0x20);
    MAP_TimerIntEnable(HW::INTERVAL_BASE, TIMER_TIMA_TIMEOUT);

    MAP_TimerEnable(HW::CCP_BASE, TIMER_A);
    MAP_TimerEnable(HW::CCP_BASE, TIMER_B);
    MAP_TimerEnable(HW::INTERVAL_BASE, TIMER_A);

#ifdef TIVADCC_TIVA
    MAP_TimerSynchronize(TIMER0_BASE, TIMER_0A_SYNC | TIMER_0B_SYNC | TIMER_1A_SYNC | TIMER_1B_SYNC);
#endif
    
    MAP_TimerLoadSet(HW::CCP_BASE, TIMER_B, timings[DCC_ONE].period);
    MAP_TimerLoadSet(HW::INTERVAL_BASE, TIMER_A, timings[DCC_ONE].period);
    MAP_IntEnable(HW::INTERVAL_INTERRUPT);

    // The OS interrupt does not come from the hardware timer.
    MAP_TimerIntDisable(HW::CCP_BASE, 0xFFFFFFFF);
    // The OS interrupt comes under the freertos kernel.
    MAP_IntPrioritySet(HW::OS_INTERRUPT, configKERNEL_INTERRUPT_PRIORITY);
    MAP_IntEnable(HW::OS_INTERRUPT);
}

/** Read from a file or device.
 * @param file file reference for this device
 * @param buf location to place read data
 * @param count number of bytes to read
 * @return number of bytes read upon success, -1 upon failure with errno containing the cause
 */
template<class HW>
ssize_t TivaDCC<HW>::read(File *file, void *buf, size_t count)
{
    return -EINVAL;
}

/** Write to a file or device.
 * @param file file reference for this device
 * @param buf location to find write data
 * @param count number of bytes to write
 * @return number of bytes written upon success, -1 upon failure with errno containing the cause
 */
template<class HW>
__attribute__((optimize("-O3")))
ssize_t TivaDCC<HW>::write(File *file, const void *buf, size_t count)
{
    if (count != sizeof(dcc::Packet))
    {
        return -EINVAL;
    }

    OSMutexLock l(&lock_);
    // TODO(balazs.racz) this interrupt disable is not actually needed. Writing
    // to the back of the queue should be okay while the interrupt reads from
    // the front of it.
    MAP_TimerIntDisable(HW::INTERVAL_BASE, TIMER_TIMA_TIMEOUT);

    if (packetQueue_.full())
    {
        MAP_TimerIntEnable(HW::INTERVAL_BASE, TIMER_TIMA_TIMEOUT);
        return -ENOSPC;
    }

    dcc::Packet* packet = &packetQueue_.back();
    memcpy(packet, buf, count);

    // Duplicates the marklin packet if it came single.
    if (packet->packet_header.is_marklin) {
        if (packet->dlc == 3) {
            packet->dlc = 6;
            packet->payload[3] = packet->payload[0];
            packet->payload[4] = packet->payload[1];
            packet->payload[5] = packet->payload[2];
        } else {
            HASSERT(packet->dlc == 6);
        }
    }

    packetQueue_.increment_back();
    static uint8_t flip = 0;
    if (++flip >= 4)
    {
        flip = 0;
        HW::flip_led();
    }

    MAP_TimerIntEnable(HW::INTERVAL_BASE, TIMER_TIMA_TIMEOUT);
    return count;
}

/** Request an ioctl transaction
 * @param file file reference for this device
 * @param node node reference for this device
 * @param key ioctl key
 * @param data key data
 */
template<class HW>
int TivaDCC<HW>::ioctl(File *file, unsigned long int key, unsigned long data)
{
    if (IOC_TYPE(key) == CAN_IOC_MAGIC &&
        IOC_SIZE(key) == NOTIFIABLE_TYPE &&
        key == CAN_IOC_WRITE_ACTIVE) {
        Notifiable* n = reinterpret_cast<Notifiable*>(data);
        HASSERT(n);
        // If there is no space for writing, we put the incomng notification
        // into the holder. Otherwise we notify it immediately.
        if (packetQueue_.full())
        {
            portENTER_CRITICAL();
            if (packetQueue_.full())
            {
                // We are in a critical section now. If we got into this
                // branch, then the buffer was full at the beginning of the
                // critical section. If the hardware interrupt kicks in now,
                // and sets the os_interrupt to pending, the os interrupt will
                // not happen until we leave the critical section, and thus the
                // swap will be in effect by then.
                std::swap(n, writableNotifiable_);
            }
            portEXIT_CRITICAL();
        }
        if (n) {
            n->notify();
        }
        return 0;
    }
    errno = EINVAL;
    return -1;
}

template <class HW>
__attribute__((optimize("-O3")))
inline void TivaDCC<HW>::os_interrupt_handler()
{
    if (!packetQueue_.full()) {
        Notifiable* n = writableNotifiable_;
        writableNotifiable_ = nullptr;
        if (n) n->notify_from_isr();
    }
}


#endif  // _FREERTOS_DRIVERS_TI_TIVADCC_HXX_
