void T_1 F_1 ( void )\r\n{\r\nF_2 ( 0x0 , ( V_1 << 20 ) , V_2 ) ;\r\nF_2 ( V_1 << 20 , V_3 - ( V_1 <<\r\n20 ) , V_4 ) ;\r\n#ifdef F_3\r\n{\r\nint V_5 ;\r\nV_5 = F_4 ( V_1 + V_6 ) ;\r\nif ( V_5 != F_5 ( V_1 + V_6 ) )\r\nV_5 += 20 ;\r\nelse\r\nV_5 = V_5 + 20 - 1 ;\r\nF_6 ( V_7 , 0x80000000ul ,\r\n0x80000000ul , ( 1 << V_5 ) ) ;\r\nF_7 () ;\r\n}\r\n#endif\r\n#ifdef F_8\r\nif ( V_6 > 0 )\r\nF_2 ( V_8 ,\r\nV_6 << 20 , V_2 ) ;\r\nF_2 ( V_9 + 1 , V_8 -\r\nV_9 - 1 , V_4 ) ;\r\n#endif\r\n}\r\nvoid T_1 F_1 ( void )\r\n{\r\nint V_10 ;\r\nT_2 V_11 ;\r\nT_2 V_12 ;\r\nfor ( V_10 = 0 ; V_10 < V_13 -> V_14 ; V_10 ++ ) {\r\nV_11 = V_13 -> V_15 [ V_10 ] . V_11 ;\r\nV_12 = V_13 -> V_15 [ V_10 ] . V_12 ;\r\nif ( V_11 == 0 ) {\r\nswitch ( V_12 ) {\r\ncase V_16 :\r\nF_2 ( V_13 -> V_15 [ V_10 ] . V_17 ,\r\n( V_18 ) V_13 -> V_15 [ V_10 ] . V_19 << 20 ,\r\nV_2 ) ;\r\nbreak;\r\ncase V_20 :\r\nF_2 ( V_13 -> V_15 [ V_10 ] . V_17 ,\r\n( V_18 ) V_13 -> V_15 [ V_10 ] . V_19 << 20 ,\r\nV_2 ) ;\r\nbreak;\r\ncase V_21 :\r\nF_2 ( V_13 -> V_15 [ V_10 ] . V_17 ,\r\n( V_18 ) V_13 -> V_15 [ V_10 ] . V_19 << 20 ,\r\nV_4 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\n}\r\nint F_9 ( struct V_22 * V_22 , unsigned long V_23 )\r\n{\r\nif ( V_22 -> V_24 & V_25 )\r\nreturn 1 ;\r\nreturn V_23 >= F_10 ( V_26 ) ||\r\n( ( V_23 >= V_27 ) &&\r\n( V_23 < V_28 ) ) ;\r\n}\r\nT_3 F_11 ( struct V_22 * V_22 , unsigned long V_29 ,\r\nunsigned long V_30 , T_3 V_31 )\r\n{\r\nunsigned long V_32 = V_29 << V_33 ;\r\nunsigned long V_34 = V_32 + V_30 ;\r\nif ( F_9 ( V_22 , V_32 ) ) {\r\nif ( V_35 && ( V_32 >= V_35 ) &&\r\n( V_34 <= V_36 ) )\r\nreturn F_12 ( ( F_13 ( V_31 ) &\r\n~ V_37 ) |\r\nV_38 ) ;\r\nelse\r\nreturn F_14 ( V_31 ) ;\r\n}\r\nreturn V_31 ;\r\n}\r\nstatic int T_1 F_15 ( void )\r\n{\r\nstruct V_39 * V_40 = 0 ;\r\nstruct V_41 * V_42 ;\r\nint V_43 ;\r\nif ( V_35 )\r\nreturn 0 ;\r\nF_16 (dev) {\r\nif ( ( V_40 -> V_44 >> 16 ) == V_45 ) {\r\nfor ( V_43 = 0 ; V_43 < V_46 ; V_43 ++ ) {\r\nV_42 = & V_40 -> V_41 [ V_43 ] ;\r\nif ( ! V_42 -> V_47 && V_42 -> V_34 )\r\ncontinue;\r\nif ( V_42 -> V_48 & V_49 )\r\ncontinue;\r\nif ( V_42 -> V_48 & V_50 ) {\r\nV_35 = V_42 -> V_47 ;\r\nV_36 = V_42 -> V_34 ;\r\nreturn 0 ;\r\n}\r\n}\r\n}\r\n}\r\nreturn 0 ;\r\n}
