<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\erikm\Documents\FPGAprosjekter\VGA_640x480_60Hz\impl\gwsynthesis\VGA_640x480_60Hz.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\erikm\Documents\FPGAprosjekter\VGA_640x480_60Hz\src\VGA_640x480_60Hz.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\erikm\Documents\FPGAprosjekter\VGA_640x480_60Hz\src\VGA_640x480_60Hz.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun 30 23:31:56 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>186</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>116</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_in </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>38.750</td>
<td>25.806
<td>0.000</td>
<td>19.375</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>u_pll/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>25.806(MHz)</td>
<td>96.049(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_in!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>28.339</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/B_OUT_3_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.016</td>
<td>10.331</td>
</tr>
<tr>
<td>2</td>
<td>28.445</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/B_OUT_1_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.003</td>
<td>10.245</td>
</tr>
<tr>
<td>3</td>
<td>28.539</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/B_OUT_2_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.016</td>
<td>10.137</td>
</tr>
<tr>
<td>4</td>
<td>28.667</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/B_OUT_0_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.046</td>
<td>9.974</td>
</tr>
<tr>
<td>5</td>
<td>29.414</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/G_OUT_0_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>-0.003</td>
<td>9.275</td>
</tr>
<tr>
<td>6</td>
<td>29.625</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
<td>u_vga/R_OUT_0_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.019</td>
<td>9.042</td>
</tr>
<tr>
<td>7</td>
<td>29.629</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
<td>u_vga/R_OUT_3_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>-0.014</td>
<td>9.071</td>
</tr>
<tr>
<td>8</td>
<td>29.785</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/G_OUT_1_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>-0.003</td>
<td>8.904</td>
</tr>
<tr>
<td>9</td>
<td>29.872</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/V_SYNC_INT_s1/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.007</td>
<td>8.807</td>
</tr>
<tr>
<td>10</td>
<td>29.936</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
<td>u_vga/R_OUT_1_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>-0.016</td>
<td>8.766</td>
</tr>
<tr>
<td>11</td>
<td>29.998</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
<td>u_vga/R_OUT_2_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>-0.014</td>
<td>8.702</td>
</tr>
<tr>
<td>12</td>
<td>30.029</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/G_OUT_2_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.016</td>
<td>8.641</td>
</tr>
<tr>
<td>13</td>
<td>30.896</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/G_OUT_3_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.007</td>
<td>7.784</td>
</tr>
<tr>
<td>14</td>
<td>32.301</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/G_OUT_0_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>-0.003</td>
<td>6.079</td>
</tr>
<tr>
<td>15</td>
<td>32.662</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/R_OUT_1_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.005</td>
<td>5.710</td>
</tr>
<tr>
<td>16</td>
<td>32.665</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/B_OUT_1_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.003</td>
<td>5.710</td>
</tr>
<tr>
<td>17</td>
<td>32.706</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/G_OUT_1_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>-0.003</td>
<td>5.674</td>
</tr>
<tr>
<td>18</td>
<td>32.870</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/B_OUT_0_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.046</td>
<td>5.461</td>
</tr>
<tr>
<td>19</td>
<td>32.880</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/G_OUT_2_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.016</td>
<td>5.481</td>
</tr>
<tr>
<td>20</td>
<td>33.069</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/R_OUT_0_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.040</td>
<td>5.269</td>
</tr>
<tr>
<td>21</td>
<td>33.176</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/B_OUT_2_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.016</td>
<td>5.185</td>
</tr>
<tr>
<td>22</td>
<td>33.186</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/R_OUT_2_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.007</td>
<td>5.185</td>
</tr>
<tr>
<td>23</td>
<td>33.300</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/B_OUT_3_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.016</td>
<td>5.061</td>
</tr>
<tr>
<td>24</td>
<td>33.309</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/R_OUT_3_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.007</td>
<td>5.061</td>
</tr>
<tr>
<td>25</td>
<td>33.504</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/G_OUT_3_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>38.750</td>
<td>0.007</td>
<td>4.866</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.394</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>2</td>
<td>0.394</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>3</td>
<td>0.394</td>
<td>u_vga/H_POS_COUNTER_INT_9_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_9_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.407</td>
</tr>
<tr>
<td>4</td>
<td>0.397</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.410</td>
</tr>
<tr>
<td>5</td>
<td>0.397</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.410</td>
</tr>
<tr>
<td>6</td>
<td>0.400</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.413</td>
</tr>
<tr>
<td>7</td>
<td>0.433</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>8</td>
<td>0.433</td>
<td>u_vga/H_POS_COUNTER_INT_1_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_1_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.458</td>
</tr>
<tr>
<td>9</td>
<td>0.436</td>
<td>u_vga/H_POS_COUNTER_INT_0_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_0_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.461</td>
</tr>
<tr>
<td>10</td>
<td>0.442</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>11</td>
<td>0.445</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>12</td>
<td>0.447</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>13</td>
<td>0.447</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_8_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>14</td>
<td>0.450</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_4_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.475</td>
</tr>
<tr>
<td>15</td>
<td>0.453</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_8_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>16</td>
<td>0.457</td>
<td>u_vga/H_POS_COUNTER_INT_2_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_2_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>17</td>
<td>0.460</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>18</td>
<td>0.460</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>19</td>
<td>0.460</td>
<td>u_vga/H_POS_COUNTER_INT_6_s0/Q</td>
<td>u_vga/H_POS_COUNTER_INT_6_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>20</td>
<td>0.470</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0/D</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>21</td>
<td>0.690</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.600</td>
</tr>
<tr>
<td>22</td>
<td>0.690</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.600</td>
</tr>
<tr>
<td>23</td>
<td>0.690</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.600</td>
</tr>
<tr>
<td>24</td>
<td>0.690</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.600</td>
</tr>
<tr>
<td>25</td>
<td>0.690</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0/RESET</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.600</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.877</td>
<td>18.127</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/G_OUT_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.877</td>
<td>18.127</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/G_OUT_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.878</td>
<td>18.128</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.878</td>
<td>18.128</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.878</td>
<td>18.128</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.878</td>
<td>18.128</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.878</td>
<td>18.128</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.878</td>
<td>18.128</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>17.878</td>
<td>18.128</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.880</td>
<td>18.130</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>u_vga/B_OUT_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_vga/n139_s21/I1</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s21/F</td>
</tr>
<tr>
<td>6.824</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_vga/n139_s18/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s18/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_vga/n140_s24/I0</td>
</tr>
<tr>
<td>7.930</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s24/F</td>
</tr>
<tr>
<td>8.093</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_vga/n140_s19/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s19/F</td>
</tr>
<tr>
<td>9.164</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>u_vga/n154_s4/I2</td>
</tr>
<tr>
<td>9.625</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n154_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>u_vga/n141_s15/I1</td>
</tr>
<tr>
<td>10.045</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n141_s15/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>u_vga/n146_s2/I1</td>
</tr>
<tr>
<td>11.076</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n146_s2/COUT</td>
</tr>
<tr>
<td>11.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>u_vga/n145_s/CIN</td>
</tr>
<tr>
<td>11.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n145_s/COUT</td>
</tr>
<tr>
<td>11.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[1][B]</td>
<td>u_vga/n144_s2/CIN</td>
</tr>
<tr>
<td>11.422</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n144_s2/SUM</td>
</tr>
<tr>
<td>12.986</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td style=" font-weight:bold;">u_vga/B_OUT_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.388</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td>u_vga/B_OUT_3_s0/CLK</td>
</tr>
<tr>
<td>41.324</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[A]</td>
<td>u_vga/B_OUT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.889, 47.320%; route: 5.060, 48.978%; tC2Q: 0.382, 3.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.344</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_vga/n139_s21/I1</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s21/F</td>
</tr>
<tr>
<td>6.824</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_vga/n139_s18/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s18/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_vga/n140_s24/I0</td>
</tr>
<tr>
<td>7.930</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s24/F</td>
</tr>
<tr>
<td>8.093</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_vga/n140_s19/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s19/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>u_vga/n142_s16/I1</td>
</tr>
<tr>
<td>9.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n142_s16/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>u_vga/n142_s14/I1</td>
</tr>
<tr>
<td>10.138</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n142_s14/F</td>
</tr>
<tr>
<td>10.520</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>u_vga/n147_s2/I1</td>
</tr>
<tr>
<td>11.013</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n147_s2/COUT</td>
</tr>
<tr>
<td>11.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>u_vga/n146_s2/CIN</td>
</tr>
<tr>
<td>11.314</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n146_s2/SUM</td>
</tr>
<tr>
<td>12.899</td>
<td>1.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">u_vga/B_OUT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.402</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>u_vga/B_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>41.344</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>u_vga/B_OUT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.746, 46.327%; route: 5.116, 49.939%; tC2Q: 0.382, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_vga/n139_s21/I1</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s21/F</td>
</tr>
<tr>
<td>6.824</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_vga/n139_s18/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s18/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_vga/n140_s24/I0</td>
</tr>
<tr>
<td>7.930</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s24/F</td>
</tr>
<tr>
<td>8.093</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_vga/n140_s19/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s19/F</td>
</tr>
<tr>
<td>9.164</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>u_vga/n154_s4/I2</td>
</tr>
<tr>
<td>9.625</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n154_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>u_vga/n141_s15/I1</td>
</tr>
<tr>
<td>10.045</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n141_s15/F</td>
</tr>
<tr>
<td>10.583</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>u_vga/n146_s2/I1</td>
</tr>
<tr>
<td>11.076</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n146_s2/COUT</td>
</tr>
<tr>
<td>11.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[1][A]</td>
<td>u_vga/n145_s/CIN</td>
</tr>
<tr>
<td>11.319</td>
<td>0.244</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n145_s/SUM</td>
</tr>
<tr>
<td>12.792</td>
<td>1.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">u_vga/B_OUT_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.388</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_vga/B_OUT_2_s0/CLK</td>
</tr>
<tr>
<td>41.331</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_vga/B_OUT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.786, 47.213%; route: 4.969, 49.014%; tC2Q: 0.382, 3.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_vga/n139_s21/I1</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s21/F</td>
</tr>
<tr>
<td>6.824</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_vga/n139_s18/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s18/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_vga/n140_s24/I0</td>
</tr>
<tr>
<td>7.930</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s24/F</td>
</tr>
<tr>
<td>8.093</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_vga/n140_s19/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s19/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>u_vga/n142_s16/I1</td>
</tr>
<tr>
<td>9.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n142_s16/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td>u_vga/n142_s14/I1</td>
</tr>
<tr>
<td>10.138</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n142_s14/F</td>
</tr>
<tr>
<td>10.520</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>u_vga/n147_s2/I1</td>
</tr>
<tr>
<td>11.090</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n147_s2/SUM</td>
</tr>
<tr>
<td>12.628</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">u_vga/B_OUT_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.358</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_vga/B_OUT_0_s0/CLK</td>
</tr>
<tr>
<td>41.295</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_vga/B_OUT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.523, 45.344%; route: 5.069, 50.821%; tC2Q: 0.382, 3.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/G_OUT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_vga/n139_s21/I1</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s21/F</td>
</tr>
<tr>
<td>6.824</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_vga/n139_s18/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s18/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_vga/n140_s24/I0</td>
</tr>
<tr>
<td>7.930</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s24/F</td>
</tr>
<tr>
<td>8.093</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_vga/n140_s19/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s19/F</td>
</tr>
<tr>
<td>9.354</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[0][B]</td>
<td>u_vga/n142_s16/I1</td>
</tr>
<tr>
<td>9.617</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n142_s16/F</td>
</tr>
<tr>
<td>9.622</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td>u_vga/n155_s3/I1</td>
</tr>
<tr>
<td>10.138</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C37[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n155_s3/F</td>
</tr>
<tr>
<td>11.929</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td style=" font-weight:bold;">u_vga/G_OUT_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.407</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>u_vga/G_OUT_0_s0/CLK</td>
</tr>
<tr>
<td>41.343</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[B]</td>
<td>u_vga/G_OUT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.952, 42.615%; route: 4.940, 53.261%; tC2Q: 0.382, 4.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.633</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>3.015</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
</tr>
<tr>
<td>3.708</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>u_vga/n114_s31/I3</td>
</tr>
<tr>
<td>4.224</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s31/F</td>
</tr>
<tr>
<td>4.229</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s46/F</td>
</tr>
<tr>
<td>5.445</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>u_vga/n114_s39/I2</td>
</tr>
<tr>
<td>5.907</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s39/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>u_vga/n114_s38/I0</td>
</tr>
<tr>
<td>6.524</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s38/F</td>
</tr>
<tr>
<td>6.719</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>u_vga/n114_s30/I3</td>
</tr>
<tr>
<td>7.245</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s30/F</td>
</tr>
<tr>
<td>7.580</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>u_vga/n114_s19/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s19/F</td>
</tr>
<tr>
<td>8.257</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_vga/n114_s26/I2</td>
</tr>
<tr>
<td>8.778</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s26/F</td>
</tr>
<tr>
<td>8.940</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][A]</td>
<td>u_vga/n150_s3/I1</td>
</tr>
<tr>
<td>9.203</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C35[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n150_s3/F</td>
</tr>
<tr>
<td>9.363</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[1][A]</td>
<td>u_vga/n151_s2/I1</td>
</tr>
<tr>
<td>9.889</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C36[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n151_s2/F</td>
</tr>
<tr>
<td>11.675</td>
<td>1.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td style=" font-weight:bold;">u_vga/R_OUT_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.364</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td>u_vga/R_OUT_0_s0/CLK</td>
</tr>
<tr>
<td>41.300</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[B]</td>
<td>u_vga/R_OUT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.007, 44.318%; route: 4.653, 51.451%; tC2Q: 0.382, 4.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.933, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.633</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>3.015</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
</tr>
<tr>
<td>3.708</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>u_vga/n114_s31/I3</td>
</tr>
<tr>
<td>4.224</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s31/F</td>
</tr>
<tr>
<td>4.229</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s46/F</td>
</tr>
<tr>
<td>5.445</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>u_vga/n114_s39/I2</td>
</tr>
<tr>
<td>5.907</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s39/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>u_vga/n114_s38/I0</td>
</tr>
<tr>
<td>6.524</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s38/F</td>
</tr>
<tr>
<td>6.719</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>u_vga/n114_s30/I3</td>
</tr>
<tr>
<td>7.245</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s30/F</td>
</tr>
<tr>
<td>7.580</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>u_vga/n114_s19/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s19/F</td>
</tr>
<tr>
<td>8.257</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_vga/n114_s26/I2</td>
</tr>
<tr>
<td>8.778</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s26/F</td>
</tr>
<tr>
<td>8.785</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>u_vga/n114_s18/I3</td>
</tr>
<tr>
<td>9.247</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s18/F</td>
</tr>
<tr>
<td>9.407</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[2][A]</td>
<td>u_vga/n148_s3/I1</td>
</tr>
<tr>
<td>9.868</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C35[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s3/F</td>
</tr>
<tr>
<td>11.704</td>
<td>1.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">u_vga/R_OUT_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.397</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>u_vga/R_OUT_3_s0/CLK</td>
</tr>
<tr>
<td>41.334</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>u_vga/R_OUT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.141, 45.652%; route: 4.548, 50.131%; tC2Q: 0.382, 4.217%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.343</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/G_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_vga/n139_s21/I1</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s21/F</td>
</tr>
<tr>
<td>6.824</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_vga/n139_s18/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s18/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_vga/n140_s24/I0</td>
</tr>
<tr>
<td>7.930</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s24/F</td>
</tr>
<tr>
<td>8.093</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_vga/n140_s19/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s19/F</td>
</tr>
<tr>
<td>9.164</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>u_vga/n154_s4/I2</td>
</tr>
<tr>
<td>9.625</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n154_s4/F</td>
</tr>
<tr>
<td>9.630</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td>u_vga/n154_s2/I1</td>
</tr>
<tr>
<td>10.045</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C37[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n154_s2/F</td>
</tr>
<tr>
<td>11.558</td>
<td>1.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[B]</td>
<td style=" font-weight:bold;">u_vga/G_OUT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.407</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[B]</td>
<td>u_vga/G_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>41.343</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[B]</td>
<td>u_vga/G_OUT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.050, 45.486%; route: 4.471, 50.218%; tC2Q: 0.382, 4.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_SYNC_INT_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_vga/n139_s21/I1</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s21/F</td>
</tr>
<tr>
<td>6.824</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_vga/n139_s18/I0</td>
</tr>
<tr>
<td>7.350</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s18/F</td>
</tr>
<tr>
<td>7.515</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[3][A]</td>
<td>u_vga/n140_s24/I0</td>
</tr>
<tr>
<td>7.930</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s24/F</td>
</tr>
<tr>
<td>8.093</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[3][B]</td>
<td>u_vga/n140_s19/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C40[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s19/F</td>
</tr>
<tr>
<td>8.947</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>u_vga/n6_s2/I3</td>
</tr>
<tr>
<td>9.408</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n6_s2/F</td>
</tr>
<tr>
<td>9.413</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td>u_vga/n6_s1/I2</td>
</tr>
<tr>
<td>9.939</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n6_s1/F</td>
</tr>
<tr>
<td>11.462</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">u_vga/V_SYNC_INT_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.397</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_vga/V_SYNC_INT_s1/CLK</td>
</tr>
<tr>
<td>41.334</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>u_vga/V_SYNC_INT_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 47.247%; route: 4.264, 48.410%; tC2Q: 0.382, 4.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.335</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.633</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>3.015</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
</tr>
<tr>
<td>3.708</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>u_vga/n114_s31/I3</td>
</tr>
<tr>
<td>4.224</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s31/F</td>
</tr>
<tr>
<td>4.229</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s46/F</td>
</tr>
<tr>
<td>5.445</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>u_vga/n114_s39/I2</td>
</tr>
<tr>
<td>5.907</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s39/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>u_vga/n114_s38/I0</td>
</tr>
<tr>
<td>6.524</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s38/F</td>
</tr>
<tr>
<td>6.719</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>u_vga/n114_s30/I3</td>
</tr>
<tr>
<td>7.245</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s30/F</td>
</tr>
<tr>
<td>7.580</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>u_vga/n114_s19/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s19/F</td>
</tr>
<tr>
<td>8.257</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_vga/n114_s26/I2</td>
</tr>
<tr>
<td>8.778</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s26/F</td>
</tr>
<tr>
<td>8.785</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>u_vga/n150_s4/I2</td>
</tr>
<tr>
<td>9.247</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n150_s4/F</td>
</tr>
<tr>
<td>9.249</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][B]</td>
<td>u_vga/n150_s2/I1</td>
</tr>
<tr>
<td>9.747</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C36[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n150_s2/F</td>
</tr>
<tr>
<td>11.399</td>
<td>1.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">u_vga/R_OUT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.399</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_vga/R_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>41.335</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_vga/R_OUT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.177, 47.654%; route: 4.206, 47.982%; tC2Q: 0.382, 4.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.633</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>3.015</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
</tr>
<tr>
<td>3.708</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>u_vga/n114_s31/I3</td>
</tr>
<tr>
<td>4.224</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s31/F</td>
</tr>
<tr>
<td>4.229</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>u_vga/n114_s46/I0</td>
</tr>
<tr>
<td>4.746</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s46/F</td>
</tr>
<tr>
<td>5.445</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>u_vga/n114_s39/I2</td>
</tr>
<tr>
<td>5.907</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s39/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>u_vga/n114_s38/I0</td>
</tr>
<tr>
<td>6.524</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s38/F</td>
</tr>
<tr>
<td>6.719</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][B]</td>
<td>u_vga/n114_s30/I3</td>
</tr>
<tr>
<td>7.245</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C35[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s30/F</td>
</tr>
<tr>
<td>7.580</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>u_vga/n114_s19/I3</td>
</tr>
<tr>
<td>7.995</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s19/F</td>
</tr>
<tr>
<td>8.257</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[3][A]</td>
<td>u_vga/n114_s26/I2</td>
</tr>
<tr>
<td>8.778</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C36[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s26/F</td>
</tr>
<tr>
<td>8.785</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>u_vga/n114_s18/I3</td>
</tr>
<tr>
<td>9.247</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n114_s18/F</td>
</tr>
<tr>
<td>9.252</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_vga/n114_s16/I1</td>
</tr>
<tr>
<td>9.713</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n114_s16/F</td>
</tr>
<tr>
<td>11.335</td>
<td>1.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">u_vga/R_OUT_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.397</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>u_vga/R_OUT_2_s0/CLK</td>
</tr>
<tr>
<td>41.334</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>u_vga/R_OUT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.141, 47.587%; route: 4.179, 48.018%; tC2Q: 0.382, 4.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/G_OUT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>u_vga/n139_s22/I2</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s22/F</td>
</tr>
<tr>
<td>6.982</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>u_vga/n140_s20/I0</td>
</tr>
<tr>
<td>7.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s20/F</td>
</tr>
<tr>
<td>7.404</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>u_vga/n140_s17/I0</td>
</tr>
<tr>
<td>7.865</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s17/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td>u_vga/n139_s29/I1</td>
</tr>
<tr>
<td>8.555</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s29/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td>u_vga/n139_s20/I0</td>
</tr>
<tr>
<td>9.179</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C39[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s20/F</td>
</tr>
<tr>
<td>9.337</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>u_vga/n140_s16/I1</td>
</tr>
<tr>
<td>9.863</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C40[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s16/F</td>
</tr>
<tr>
<td>11.295</td>
<td>1.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[B]</td>
<td style=" font-weight:bold;">u_vga/G_OUT_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.388</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[B]</td>
<td>u_vga/G_OUT_2_s0/CLK</td>
</tr>
<tr>
<td>41.324</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[B]</td>
<td>u_vga/G_OUT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.939, 45.581%; route: 4.320, 49.993%; tC2Q: 0.382, 4.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/G_OUT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.741</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>u_vga/n139_s40/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s40/F</td>
</tr>
<tr>
<td>5.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>u_vga/n139_s31/I3</td>
</tr>
<tr>
<td>5.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n139_s31/F</td>
</tr>
<tr>
<td>6.360</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>u_vga/n139_s22/I2</td>
</tr>
<tr>
<td>6.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C40[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s22/F</td>
</tr>
<tr>
<td>6.982</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[0][B]</td>
<td>u_vga/n140_s20/I0</td>
</tr>
<tr>
<td>7.244</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C39[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n140_s20/F</td>
</tr>
<tr>
<td>7.404</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>u_vga/n140_s17/I0</td>
</tr>
<tr>
<td>7.865</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n140_s17/F</td>
</tr>
<tr>
<td>8.039</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C39[2][A]</td>
<td>u_vga/n139_s29/I1</td>
</tr>
<tr>
<td>8.555</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C39[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n139_s29/F</td>
</tr>
<tr>
<td>8.718</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u_vga/n152_s3/I2</td>
</tr>
<tr>
<td>9.179</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n152_s3/F</td>
</tr>
<tr>
<td>10.438</td>
<td>1.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td style=" font-weight:bold;">u_vga/G_OUT_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.397</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>u_vga/G_OUT_3_s0/CLK</td>
</tr>
<tr>
<td>41.334</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT61[B]</td>
<td>u_vga/G_OUT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.413, 43.841%; route: 3.989, 51.245%; tC2Q: 0.382, 4.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/G_OUT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>8.733</td>
<td>2.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td style=" font-weight:bold;">u_vga/G_OUT_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.407</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>u_vga/G_OUT_0_s0/CLK</td>
</tr>
<tr>
<td>41.034</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[B]</td>
<td>u_vga/G_OUT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 25.889%; route: 4.123, 67.818%; tC2Q: 0.382, 6.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.027</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>8.364</td>
<td>2.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">u_vga/R_OUT_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.399</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_vga/R_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>41.027</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_vga/R_OUT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 27.561%; route: 3.754, 65.740%; tC2Q: 0.382, 6.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>8.364</td>
<td>2.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">u_vga/B_OUT_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.402</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>u_vga/B_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>41.029</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>u_vga/B_OUT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 27.561%; route: 3.754, 65.740%; tC2Q: 0.382, 6.699%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/G_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>8.328</td>
<td>2.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[B]</td>
<td style=" font-weight:bold;">u_vga/G_OUT_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.407</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[B]</td>
<td>u_vga/G_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>41.034</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[B]</td>
<td>u_vga/G_OUT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 27.737%; route: 3.718, 65.521%; tC2Q: 0.382, 6.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>8.116</td>
<td>2.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">u_vga/B_OUT_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.358</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_vga/B_OUT_0_s0/CLK</td>
</tr>
<tr>
<td>40.986</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_vga/B_OUT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 28.817%; route: 3.505, 64.179%; tC2Q: 0.382, 7.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/G_OUT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>8.135</td>
<td>2.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[B]</td>
<td style=" font-weight:bold;">u_vga/G_OUT_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.388</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[B]</td>
<td>u_vga/G_OUT_2_s0/CLK</td>
</tr>
<tr>
<td>41.015</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[B]</td>
<td>u_vga/G_OUT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 28.712%; route: 3.525, 64.310%; tC2Q: 0.382, 6.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.992</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>7.923</td>
<td>1.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td style=" font-weight:bold;">u_vga/R_OUT_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.364</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[B]</td>
<td>u_vga/R_OUT_0_s0/CLK</td>
</tr>
<tr>
<td>40.992</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[B]</td>
<td>u_vga/R_OUT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 29.870%; route: 3.312, 62.871%; tC2Q: 0.382, 7.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.933, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>7.839</td>
<td>1.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">u_vga/B_OUT_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.388</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_vga/B_OUT_2_s0/CLK</td>
</tr>
<tr>
<td>41.015</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_vga/B_OUT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 30.352%; route: 3.229, 62.271%; tC2Q: 0.382, 7.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>7.839</td>
<td>1.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td style=" font-weight:bold;">u_vga/R_OUT_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.397</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[B]</td>
<td>u_vga/R_OUT_2_s0/CLK</td>
</tr>
<tr>
<td>41.025</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[B]</td>
<td>u_vga/R_OUT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 30.352%; route: 3.229, 62.271%; tC2Q: 0.382, 7.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/B_OUT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>7.715</td>
<td>1.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td style=" font-weight:bold;">u_vga/B_OUT_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.388</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[A]</td>
<td>u_vga/B_OUT_3_s0/CLK</td>
</tr>
<tr>
<td>41.015</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[A]</td>
<td>u_vga/B_OUT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 31.094%; route: 3.105, 61.348%; tC2Q: 0.382, 7.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.309</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/R_OUT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>7.715</td>
<td>1.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">u_vga/R_OUT_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.397</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>u_vga/R_OUT_3_s0/CLK</td>
</tr>
<tr>
<td>41.025</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>u_vga/R_OUT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 31.094%; route: 3.105, 61.348%; tC2Q: 0.382, 7.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/G_OUT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.654</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>3.037</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>3.609</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>u_vga/n148_s10/I3</td>
</tr>
<tr>
<td>4.135</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s10/F</td>
</tr>
<tr>
<td>4.658</td>
<td>0.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][B]</td>
<td>u_vga/n148_s5/I1</td>
</tr>
<tr>
<td>5.184</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R17C38[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n148_s5/F</td>
</tr>
<tr>
<td>5.583</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[3][A]</td>
<td>u_vga/n148_s2/I2</td>
</tr>
<tr>
<td>6.104</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R18C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n148_s2/F</td>
</tr>
<tr>
<td>7.521</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td style=" font-weight:bold;">u_vga/G_OUT_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>38.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>41.397</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>u_vga/G_OUT_3_s0/CLK</td>
</tr>
<tr>
<td>41.025</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT61[B]</td>
<td>u_vga/G_OUT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>38.750</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 32.340%; route: 2.910, 59.800%; tC2Q: 0.382, 7.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[1][A]</td>
<td>u_vga/n18_s/I1</td>
</tr>
<tr>
<td>1.812</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n18_s/SUM</td>
</tr>
<tr>
<td>1.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td>u_vga/n35_s/I1</td>
</tr>
<tr>
<td>1.803</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n35_s/SUM</td>
</tr>
<tr>
<td>1.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>u_vga/H_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_9_s0/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C35[1][A]</td>
<td>u_vga/n33_s/I1</td>
</tr>
<tr>
<td>1.803</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n33_s/SUM</td>
</tr>
<tr>
<td>1.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>u_vga/H_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>u_vga/H_POS_COUNTER_INT_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.882%; route: 0.006, 1.474%; tC2Q: 0.141, 34.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
</tr>
<tr>
<td>1.551</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][A]</td>
<td>u_vga/n12_s/I1</td>
</tr>
<tr>
<td>1.811</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n12_s/SUM</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.415%; route: 0.009, 2.195%; tC2Q: 0.141, 34.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[1][A]</td>
<td>u_vga/n39_s/I1</td>
</tr>
<tr>
<td>1.810</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n39_s/SUM</td>
</tr>
<tr>
<td>1.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 63.415%; route: 0.009, 2.195%; tC2Q: 0.141, 34.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_7_s0/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>u_vga/n14_s/I1</td>
</tr>
<tr>
<td>1.814</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n14_s/SUM</td>
</tr>
<tr>
<td>1.814</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 62.954%; route: 0.012, 2.906%; tC2Q: 0.141, 34.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_1_s0/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][A]</td>
<td>u_vga/n20_s/I0</td>
</tr>
<tr>
<td>1.863</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n20_s/SUM</td>
</tr>
<tr>
<td>1.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][A]</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.148%; route: 0.069, 15.066%; tC2Q: 0.141, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_1_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_1_s0/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[0][A]</td>
<td>u_vga/n41_s/I0</td>
</tr>
<tr>
<td>1.858</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n41_s/SUM</td>
</tr>
<tr>
<td>1.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_1_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.148%; route: 0.069, 15.066%; tC2Q: 0.141, 30.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.379</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_vga/H_POS_COUNTER_INT_0_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_0_s0/Q</td>
</tr>
<tr>
<td>1.592</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_vga/n42_s2/I0</td>
</tr>
<tr>
<td>1.840</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n42_s2/F</td>
</tr>
<tr>
<td>1.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.379</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_vga/H_POS_COUNTER_INT_0_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_vga/H_POS_COUNTER_INT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 53.796%; route: 0.072, 15.618%; tC2Q: 0.141, 30.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[1][A]</td>
<td>u_vga/n18_s/I1</td>
</tr>
<tr>
<td>1.747</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n18_s/COUT</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[1][B]</td>
<td>u_vga/n17_s/CIN</td>
</tr>
<tr>
<td>1.767</td>
<td>0.020</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n17_s/COUT</td>
</tr>
<tr>
<td>1.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C37[2][A]</td>
<td>u_vga/n16_s/CIN</td>
</tr>
<tr>
<td>1.872</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n16_s/SUM</td>
</tr>
<tr>
<td>1.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 68.522%; route: 0.006, 1.285%; tC2Q: 0.141, 30.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[1][A]</td>
<td>u_vga/n39_s/I1</td>
</tr>
<tr>
<td>1.745</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n39_s/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[1][B]</td>
<td>u_vga/n38_s/CIN</td>
</tr>
<tr>
<td>1.765</td>
<td>0.020</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n38_s/COUT</td>
</tr>
<tr>
<td>1.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C34[2][A]</td>
<td>u_vga/n37_s/CIN</td>
</tr>
<tr>
<td>1.870</td>
<td>0.105</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td style=" background: #97FFFF;">u_vga/n37_s/SUM</td>
</tr>
<tr>
<td>1.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[2][A]</td>
<td>u_vga/H_POS_COUNTER_INT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.320, 68.085%; route: 0.009, 1.915%; tC2Q: 0.141, 30.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[1][A]</td>
<td>u_vga/n18_s/I1</td>
</tr>
<tr>
<td>1.747</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n18_s/COUT</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[1][B]</td>
<td>u_vga/n17_s/CIN</td>
</tr>
<tr>
<td>1.877</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n17_s/SUM</td>
</tr>
<tr>
<td>1.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0/CLK</td>
</tr>
<tr>
<td>1.430</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.421</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td>u_vga/H_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C35[0][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_7_s0/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C35[0][A]</td>
<td>u_vga/n35_s/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n35_s/COUT</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C35[0][B]</td>
<td>u_vga/n34_s/CIN</td>
</tr>
<tr>
<td>1.868</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n34_s/SUM</td>
</tr>
<tr>
<td>1.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.396</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>u_vga/H_POS_COUNTER_INT_8_s0/CLK</td>
</tr>
<tr>
<td>1.421</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>u_vga/H_POS_COUNTER_INT_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.856%; route: 0.006, 1.271%; tC2Q: 0.141, 29.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.425</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>u_vga/H_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_3_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[1][A]</td>
<td>u_vga/n39_s/I1</td>
</tr>
<tr>
<td>1.745</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">u_vga/n39_s/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[1][B]</td>
<td>u_vga/n38_s/CIN</td>
</tr>
<tr>
<td>1.875</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" background: #97FFFF;">u_vga/n38_s/SUM</td>
</tr>
<tr>
<td>1.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>u_vga/H_POS_COUNTER_INT_4_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][B]</td>
<td>u_vga/H_POS_COUNTER_INT_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 68.421%; route: 0.009, 1.895%; tC2Q: 0.141, 29.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>u_vga/V_POS_COUNTER_INT_7_s0/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_7_s0/Q</td>
</tr>
<tr>
<td>1.554</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td>u_vga/n14_s/I1</td>
</tr>
<tr>
<td>1.750</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" background: #97FFFF;">u_vga/n14_s/COUT</td>
</tr>
<tr>
<td>1.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C38[0][B]</td>
<td>u_vga/n13_s/CIN</td>
</tr>
<tr>
<td>1.880</td>
<td>0.130</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n13_s/SUM</td>
</tr>
<tr>
<td>1.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_vga/V_POS_COUNTER_INT_8_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[0][B]</td>
<td>u_vga/V_POS_COUNTER_INT_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.325, 67.992%; route: 0.012, 2.510%; tC2Q: 0.141, 29.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>u_vga/H_POS_COUNTER_INT_2_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_2_s0/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[0][B]</td>
<td>u_vga/n40_s/I1</td>
</tr>
<tr>
<td>1.870</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n40_s/SUM</td>
</tr>
<tr>
<td>1.870</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>u_vga/H_POS_COUNTER_INT_2_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][B]</td>
<td>u_vga/H_POS_COUNTER_INT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 55.319%; route: 0.069, 14.681%; tC2Q: 0.141, 30.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_2_s0/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[0][B]</td>
<td>u_vga/n19_s/I1</td>
</tr>
<tr>
<td>1.878</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" background: #97FFFF;">u_vga/n19_s/SUM</td>
</tr>
<tr>
<td>1.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 54.968%; route: 0.072, 15.222%; tC2Q: 0.141, 29.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C37[2][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_6_s0/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C37[2][B]</td>
<td>u_vga/n15_s/I1</td>
</tr>
<tr>
<td>1.878</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n15_s/SUM</td>
</tr>
<tr>
<td>1.878</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 54.968%; route: 0.072, 15.222%; tC2Q: 0.141, 29.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/H_POS_COUNTER_INT_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/H_POS_COUNTER_INT_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>u_vga/H_POS_COUNTER_INT_6_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_6_s0/Q</td>
</tr>
<tr>
<td>1.613</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C34[2][B]</td>
<td>u_vga/n36_s/I1</td>
</tr>
<tr>
<td>1.873</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" background: #97FFFF;">u_vga/n36_s/SUM</td>
</tr>
<tr>
<td>1.873</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td style=" font-weight:bold;">u_vga/H_POS_COUNTER_INT_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.400</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>u_vga/H_POS_COUNTER_INT_6_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[2][B]</td>
<td>u_vga/H_POS_COUNTER_INT_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 54.968%; route: 0.072, 15.222%; tC2Q: 0.141, 29.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R20C37[3][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_0_s0/Q</td>
</tr>
<tr>
<td>1.618</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>u_vga/n21_s2/I0</td>
</tr>
<tr>
<td>1.888</td>
<td>0.270</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" background: #97FFFF;">u_vga/n21_s2/F</td>
</tr>
<tr>
<td>1.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[3][A]</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 55.901%; route: 0.072, 14.907%; tC2Q: 0.141, 29.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
</tr>
<tr>
<td>1.655</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>u_vga/n22_s1/I1</td>
</tr>
<tr>
<td>1.914</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n22_s1/F</td>
</tr>
<tr>
<td>2.001</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 43.333%; route: 0.196, 32.667%; tC2Q: 0.144, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
</tr>
<tr>
<td>1.655</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>u_vga/n22_s1/I1</td>
</tr>
<tr>
<td>1.914</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n22_s1/F</td>
</tr>
<tr>
<td>2.001</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 43.333%; route: 0.196, 32.667%; tC2Q: 0.144, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
</tr>
<tr>
<td>1.655</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>u_vga/n22_s1/I1</td>
</tr>
<tr>
<td>1.914</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n22_s1/F</td>
</tr>
<tr>
<td>2.001</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][B]</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 43.333%; route: 0.196, 32.667%; tC2Q: 0.144, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
</tr>
<tr>
<td>1.655</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>u_vga/n22_s1/I1</td>
</tr>
<tr>
<td>1.914</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n22_s1/F</td>
</tr>
<tr>
<td>2.001</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 43.333%; route: 0.196, 32.667%; tC2Q: 0.144, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.401</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_vga/V_POS_COUNTER_INT_9_s0/CLK</td>
</tr>
<tr>
<td>1.546</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_9_s0/Q</td>
</tr>
<tr>
<td>1.655</td>
<td>0.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>u_vga/n22_s1/I1</td>
</tr>
<tr>
<td>1.914</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">u_vga/n22_s1/F</td>
</tr>
<tr>
<td>2.001</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td style=" font-weight:bold;">u_vga/V_POS_COUNTER_INT_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.682</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_L[1]</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0/CLK</td>
</tr>
<tr>
<td>1.311</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C37[0][B]</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 43.333%; route: 0.196, 32.667%; tC2Q: 0.144, 24.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.127</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/G_OUT_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.030</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/G_OUT_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.157</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/G_OUT_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.877</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.127</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/G_OUT_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.030</td>
<td>1.973</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/G_OUT_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.157</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/G_OUT_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.878</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.128</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.027</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.155</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/V_POS_COUNTER_INT_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.878</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.128</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.027</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.155</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/V_POS_COUNTER_INT_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.878</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.128</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.027</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.155</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/V_POS_COUNTER_INT_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.878</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.128</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.027</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.155</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/V_POS_COUNTER_INT_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.878</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.128</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.027</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.155</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/V_POS_COUNTER_INT_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.878</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.128</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.027</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.155</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/V_POS_COUNTER_INT_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.878</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.128</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.027</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.155</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/V_POS_COUNTER_INT_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.880</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.130</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_vga/B_OUT_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.375</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>20.057</td>
<td>0.682</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>22.024</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>u_vga/B_OUT_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>38.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>39.432</td>
<td>0.682</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>40.154</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>u_vga/B_OUT_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>34</td>
<td>pixel_clk_out</td>
<td>28.339</td>
<td>1.975</td>
</tr>
<tr>
<td>21</td>
<td>n9_44</td>
<td>34.954</td>
<td>0.859</td>
</tr>
<tr>
<td>12</td>
<td>n148_7</td>
<td>32.301</td>
<td>2.629</td>
</tr>
<tr>
<td>12</td>
<td>n148_11</td>
<td>29.159</td>
<td>0.504</td>
</tr>
<tr>
<td>12</td>
<td>n114_56</td>
<td>28.533</td>
<td>0.700</td>
</tr>
<tr>
<td>11</td>
<td>V_POS_COUNTER_INT[4]</td>
<td>29.716</td>
<td>0.877</td>
</tr>
<tr>
<td>11</td>
<td>V_POS_COUNTER_INT[6]</td>
<td>29.654</td>
<td>0.534</td>
</tr>
<tr>
<td>10</td>
<td>n22_6</td>
<td>34.954</td>
<td>0.228</td>
</tr>
<tr>
<td>10</td>
<td>H_POS_COUNTER_INT[4]</td>
<td>28.868</td>
<td>0.560</td>
</tr>
<tr>
<td>9</td>
<td>V_POS_COUNTER_INT[9]</td>
<td>29.576</td>
<td>0.689</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C34</td>
<td>36.11%</td>
</tr>
<tr>
<td>R20C34</td>
<td>27.78%</td>
</tr>
<tr>
<td>R17C38</td>
<td>26.39%</td>
</tr>
<tr>
<td>R17C37</td>
<td>26.39%</td>
</tr>
<tr>
<td>R20C37</td>
<td>25.00%</td>
</tr>
<tr>
<td>R21C35</td>
<td>25.00%</td>
</tr>
<tr>
<td>R20C35</td>
<td>23.61%</td>
</tr>
<tr>
<td>R17C39</td>
<td>22.22%</td>
</tr>
<tr>
<td>R18C34</td>
<td>20.83%</td>
</tr>
<tr>
<td>R21C36</td>
<td>20.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_in -period 20.000 [get_ports {clk_in}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
