 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : KT
Version: T-2022.03
Date   : Sun Mar 24 20:02:42 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: move_num_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: in_x_reg_reg[11][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  move_num_reg_reg[1]/CK (DFFRX4)          0.00       0.00 r
  move_num_reg_reg[1]/Q (DFFRX4)           0.50       0.50 f
  U1538/Y (NOR2X2)                         0.16       0.66 r
  U2067/Y (NAND2X2)                        0.13       0.78 f
  U1749/Y (NOR2X1)                         0.23       1.02 r
  U1659/Y (AOI22XL)                        0.11       1.13 f
  U1509/Y (AND4X2)                         0.23       1.36 f
  U1502/Y (NAND3X4)                        0.09       1.45 r
  U1746/Y (INVXL)                          0.06       1.51 f
  U1745/Y (XOR2X1)                         0.14       1.65 f
  U1744/Y (XOR2X1)                         0.30       1.95 r
  U2147/Y (INVX3)                          0.25       2.20 f
  U2199/Y (XOR2X1)                         0.19       2.39 f
  U1866/Y (NOR3XL)                         0.16       2.55 r
  U1685/Y (NAND4XL)                        0.14       2.69 f
  U2208/Y (NAND4X1)                        0.15       2.84 r
  U2210/Y (NOR3X1)                         0.09       2.94 f
  U2240/Y (NAND3X1)                        0.14       3.07 r
  U2241/Y (NOR2X2)                         0.14       3.21 f
  U2242/Y (NOR2X4)                         0.08       3.29 r
  U2243/Y (NAND2X1)                        0.18       3.47 f
  U1888/Y (OR2X2)                          0.29       3.77 f
  U2497/Y (OAI211XL)                       0.20       3.97 r
  U2499/Y (AOI211XL)                       0.08       4.05 f
  U1765/Y (OAI21XL)                        0.33       4.39 r
  U1558/Y (MXI2XL)                         0.35       4.73 r
  in_x_reg_reg[11][1]/D (DFFRX1)           0.00       4.73 r
  data arrival time                                   4.73

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.00       5.00
  in_x_reg_reg[11][1]/CK (DFFRX1)          0.00       5.00 r
  library setup time                      -0.26       4.74
  data required time                                  4.74
  -----------------------------------------------------------
  data required time                                  4.74
  data arrival time                                  -4.73
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
