Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 06:49:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc3_4/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.215        0.000                      0                  892       -0.034       -0.144                     10                  892        1.725        0.000                       0                   893  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.215        0.000                      0                  892       -0.034       -0.144                     10                  892        1.725        0.000                       0                   893  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.034ns,  Total Violation       -0.144ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 genblk1[26].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.625ns (44.545%)  route 2.023ns (55.455%))
  Logic Levels:           18  (CARRY8=10 LUT2=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 5.919 - 4.000 ) 
    Source Clock Delay      (SCD):    2.437ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.629ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.574ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=892, estimated)      1.476     2.437    genblk1[26].reg_in/CLK
    SLICE_X107Y520       FDRE                                         r  genblk1[26].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y520       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.513 r  genblk1[26].reg_in/reg_out_reg[2]/Q
                         net (fo=11, estimated)       0.136     2.649    genblk1[26].reg_in/Q[2]
    SLICE_X107Y522       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.099     2.748 r  genblk1[26].reg_in/reg_out[8]_i_173/O
                         net (fo=2, estimated)        0.188     2.936    conv/mul16/reg_out[8]_i_122[1]
    SLICE_X108Y521       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     2.987 r  conv/mul16/reg_out[8]_i_180/O
                         net (fo=1, routed)           0.022     3.009    conv/mul16/reg_out[8]_i_180_n_0
    SLICE_X108Y521       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.168 r  conv/mul16/reg_out_reg[8]_i_116/CO[7]
                         net (fo=1, estimated)        0.026     3.194    conv/mul16/reg_out_reg[8]_i_116_n_0
    SLICE_X108Y522       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.270 r  conv/mul16/reg_out_reg[21]_i_221/O[1]
                         net (fo=2, estimated)        0.249     3.519    conv/add000052/in0[9]
    SLICE_X110Y523       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     3.556 r  conv/add000052/reg_out[21]_i_224/O
                         net (fo=1, routed)           0.025     3.581    conv/add000052/reg_out[21]_i_224_n_0
    SLICE_X110Y523       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.765 r  conv/add000052/reg_out_reg[21]_i_138/O[5]
                         net (fo=2, estimated)        0.183     3.948    conv/add000052/reg_out_reg[21]_i_138_n_10
    SLICE_X109Y523       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     3.983 r  conv/add000052/reg_out[21]_i_140/O
                         net (fo=1, routed)           0.011     3.994    conv/add000052/reg_out[21]_i_140_n_0
    SLICE_X109Y523       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.054     4.048 r  conv/add000052/reg_out_reg[21]_i_86/O[5]
                         net (fo=2, estimated)        0.224     4.272    conv/add000052/reg_out_reg[21]_i_86_n_10
    SLICE_X108Y524       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.311 r  conv/add000052/reg_out[21]_i_90/O
                         net (fo=1, routed)           0.015     4.326    conv/add000052/reg_out[21]_i_90_n_0
    SLICE_X108Y524       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.443 r  conv/add000052/reg_out_reg[21]_i_45/CO[7]
                         net (fo=1, estimated)        0.026     4.469    conv/add000052/reg_out_reg[21]_i_45_n_0
    SLICE_X108Y525       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.545 r  conv/add000052/reg_out_reg[21]_i_43/O[1]
                         net (fo=2, estimated)        0.321     4.866    conv/add000052/reg_out_reg[21]_i_43_n_14
    SLICE_X104Y523       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.905 r  conv/add000052/reg_out[21]_i_46/O
                         net (fo=1, routed)           0.015     4.920    conv/add000052/reg_out[21]_i_46_n_0
    SLICE_X104Y523       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.037 r  conv/add000052/reg_out_reg[21]_i_25/CO[7]
                         net (fo=1, estimated)        0.026     5.063    conv/add000052/reg_out_reg[21]_i_25_n_0
    SLICE_X104Y524       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.119 r  conv/add000052/reg_out_reg[21]_i_24/O[0]
                         net (fo=1, estimated)        0.291     5.410    conv/add000052/reg_out_reg[21]_i_24_n_15
    SLICE_X103Y520       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     5.446 r  conv/add000052/reg_out[21]_i_10/O
                         net (fo=1, routed)           0.009     5.455    conv/add000052/reg_out[21]_i_10_n_0
    SLICE_X103Y520       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.635 r  conv/add000052/reg_out_reg[21]_i_2/CO[3]
                         net (fo=2, estimated)        0.222     5.857    conv/add000052/reg_out_reg[21]_i_2_n_4
    SLICE_X103Y515       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.907 r  conv/add000052/reg_out[21]_i_3/O
                         net (fo=1, routed)           0.009     5.916    conv/add000052/reg_out[21]_i_3_n_0
    SLICE_X103Y515       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     6.060 r  conv/add000052/reg_out_reg[21]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.085    reg_out/D[20]
    SLICE_X103Y515       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=892, estimated)      1.249     5.919    reg_out/CLK
    SLICE_X103Y515       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.391     6.311    
                         clock uncertainty           -0.035     6.275    
    SLICE_X103Y515       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.300    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.300    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  0.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 demux/genblk1[72].z_reg[72][4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[72].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      1.246ns (routing 0.574ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.629ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=892, estimated)      1.246     1.916    demux/CLK
    SLICE_X101Y505       FDRE                                         r  demux/genblk1[72].z_reg[72][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y505       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.974 r  demux/genblk1[72].z_reg[72][4]/Q
                         net (fo=1, estimated)        0.082     2.056    genblk1[72].reg_in/D[4]
    SLICE_X102Y505       FDRE                                         r  genblk1[72].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=892, estimated)      1.459     2.420    genblk1[72].reg_in/CLK
    SLICE_X102Y505       FDRE                                         r  genblk1[72].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.391     2.029    
    SLICE_X102Y505       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.091    genblk1[72].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                 -0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X105Y506  genblk1[73].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X106Y533  demux/genblk1[40].z_reg[40][5]/C



