Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri May 14 12:52:00 2021
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Speeker_1ch_timing_summary_routed.rpt -pb Speeker_1ch_timing_summary_routed.pb -rpx Speeker_1ch_timing_summary_routed.rpx -warn_on_violation
| Design       : Speeker_1ch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_cnt2_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.045        0.000                      0                   39        0.275        0.000                      0                   39       41.160        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.045        0.000                      0                   39        0.275        0.000                      0                   39       41.160        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.045ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.912ns (44.634%)  route 2.372ns (55.366%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  clk_cnt1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.635    clk_cnt1_reg[16]_i_1_n_6
    SLICE_X3Y113         FDCE                                         r  clk_cnt1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  clk_cnt1_reg[17]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.062    88.680    clk_cnt1_reg[17]
  -------------------------------------------------------------------
                         required time                         88.680    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                 79.045    

Slack (MET) :             79.156ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.801ns (43.161%)  route 2.372ns (56.839%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 88.373 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  clk_cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    clk_cnt1_reg[12]_i_1_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.524 r  clk_cnt1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.524    clk_cnt1_reg[16]_i_1_n_7
    SLICE_X3Y113         FDCE                                         r  clk_cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.678    88.373    CLK_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  clk_cnt1_reg[16]/C
                         clock pessimism              0.280    88.653    
                         clock uncertainty           -0.035    88.618    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.062    88.680    clk_cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                         88.680    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 79.156    

Slack (MET) :             79.160ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.798ns (43.120%)  route 2.372ns (56.879%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.521 r  clk_cnt1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.521    clk_cnt1_reg[12]_i_1_n_6
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.679    88.374    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[13]/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X3Y112         FDCE (Setup_fdce_C_D)        0.062    88.681    clk_cnt1_reg[13]
  -------------------------------------------------------------------
                         required time                         88.681    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                 79.160    

Slack (MET) :             79.181ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.777ns (42.833%)  route 2.372ns (57.167%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.500 r  clk_cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.500    clk_cnt1_reg[12]_i_1_n_4
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.679    88.374    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[15]/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X3Y112         FDCE (Setup_fdce_C_D)        0.062    88.681    clk_cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         88.681    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 79.181    

Slack (MET) :             79.255ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.703ns (41.794%)  route 2.372ns (58.206%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.426 r  clk_cnt1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.426    clk_cnt1_reg[12]_i_1_n_5
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.679    88.374    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[14]/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X3Y112         FDCE (Setup_fdce_C_D)        0.062    88.681    clk_cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         88.681    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                 79.255    

Slack (MET) :             79.271ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.687ns (41.565%)  route 2.372ns (58.435%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 88.374 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  clk_cnt1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    clk_cnt1_reg[8]_i_1_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.410 r  clk_cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.410    clk_cnt1_reg[12]_i_1_n_7
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.679    88.374    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[12]/C
                         clock pessimism              0.280    88.654    
                         clock uncertainty           -0.035    88.619    
    SLICE_X3Y112         FDCE (Setup_fdce_C_D)        0.062    88.681    clk_cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                         88.681    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                 79.271    

Slack (MET) :             79.275ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.684ns (41.522%)  route 2.372ns (58.478%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.407 r  clk_cnt1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.407    clk_cnt1_reg[8]_i_1_n_6
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680    88.375    CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[9]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    88.682    clk_cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                         88.682    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                 79.275    

Slack (MET) :             79.296ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.663ns (41.217%)  route 2.372ns (58.783%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.386 r  clk_cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.386    clk_cnt1_reg[8]_i_1_n_4
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680    88.375    CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[11]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    88.682    clk_cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         88.682    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                 79.296    

Slack (MET) :             79.370ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 1.589ns (40.119%)  route 2.372ns (59.881%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.312 r  clk_cnt1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.312    clk_cnt1_reg[8]_i_1_n_5
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680    88.375    CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[10]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    88.682    clk_cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         88.682    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                 79.370    

Slack (MET) :             79.386ns  (required time - arrival time)
  Source:                 clk_cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.573ns (39.876%)  route 2.372ns (60.124%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 88.375 - 83.330 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.807     5.351    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.456     5.807 r  clk_cnt1_reg[1]/Q
                         net (fo=2, routed)           0.963     6.770    clk_cnt1_reg[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.124     6.894 f  buf1_i_4/O
                         net (fo=22, routed)          1.408     8.303    buf1_i_4_n_0
    SLICE_X3Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.427 r  clk_cnt1[0]_i_6/O
                         net (fo=1, routed)           0.000     8.427    clk_cnt1[0]_i_6_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.959 r  clk_cnt1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    clk_cnt1_reg[0]_i_1_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  clk_cnt1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    clk_cnt1_reg[4]_i_1_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.296 r  clk_cnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.296    clk_cnt1_reg[8]_i_1_n_7
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.680    88.375    CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[8]/C
                         clock pessimism              0.280    88.655    
                         clock uncertainty           -0.035    88.620    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.062    88.682    clk_cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         88.682    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                 79.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 buf1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buf2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.580%)  route 0.204ns (49.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.740 r  buf1_reg/Q
                         net (fo=2, routed)           0.204     1.944    buf1
    SLICE_X2Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.989 r  buf2_i_1/O
                         net (fo=1, routed)           0.000     1.989    buf2_i_1_n_0
    SLICE_X2Y111         FDCE                                         r  buf2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  buf2_reg/C
                         clock pessimism             -0.504     1.593    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.121     1.714    buf2_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 buf1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            btn_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.458%)  route 0.205ns (49.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  buf1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.740 r  buf1_reg/Q
                         net (fo=2, routed)           0.205     1.945    buf1
    SLICE_X2Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.990 r  btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.990    btn_buf
    SLICE_X2Y111         FDCE                                         r  btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X2Y111         FDCE                                         r  btn_out_reg/C
                         clock pessimism             -0.504     1.593    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.120     1.713    btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  clk_cnt2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  clk_cnt2_reg[15]/Q
                         net (fo=2, routed)           0.169     1.886    clk_cnt2_reg[15]
    SLICE_X1Y112         LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  clk_cnt2[12]_i_2/O
                         net (fo=1, routed)           0.000     1.931    clk_cnt2[12]_i_2_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.994 r  clk_cnt2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    clk_cnt2_reg[12]_i_1_n_4
    SLICE_X1Y112         FDCE                                         r  clk_cnt2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.946     2.096    CLK_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  clk_cnt2_reg[15]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.105     1.681    clk_cnt2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.674     1.578    CLK_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  clk_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  clk_cnt2_reg[3]/Q
                         net (fo=2, routed)           0.169     1.888    clk_cnt2_reg[3]
    SLICE_X1Y109         LUT5 (Prop_lut5_I0_O)        0.045     1.933 r  clk_cnt2[0]_i_3/O
                         net (fo=1, routed)           0.000     1.933    clk_cnt2[0]_i_3_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.996 r  clk_cnt2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    clk_cnt2_reg[0]_i_1_n_4
    SLICE_X1Y109         FDCE                                         r  clk_cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.949     2.099    CLK_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  clk_cnt2_reg[3]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X1Y109         FDCE (Hold_fdce_C_D)         0.105     1.683    clk_cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.673     1.577    CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  clk_cnt1_reg[11]/Q
                         net (fo=2, routed)           0.169     1.887    clk_cnt1_reg[11]
    SLICE_X3Y111         LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  clk_cnt1[8]_i_2/O
                         net (fo=1, routed)           0.000     1.932    clk_cnt1[8]_i_2_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.995 r  clk_cnt1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.995    clk_cnt1_reg[8]_i_1_n_4
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  clk_cnt1_reg[11]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.105     1.682    clk_cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_cnt2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.673     1.577    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  clk_cnt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  clk_cnt2_reg[11]/Q
                         net (fo=2, routed)           0.169     1.887    clk_cnt2_reg[11]
    SLICE_X1Y111         LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  clk_cnt2[8]_i_2/O
                         net (fo=1, routed)           0.000     1.932    clk_cnt2[8]_i_2_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.995 r  clk_cnt2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.995    clk_cnt2_reg[8]_i_1_n_4
    SLICE_X1Y111         FDCE                                         r  clk_cnt2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  clk_cnt2_reg[11]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.105     1.682    clk_cnt2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  clk_cnt1_reg[15]/Q
                         net (fo=2, routed)           0.170     1.887    clk_cnt1_reg[15]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  clk_cnt1[12]_i_2/O
                         net (fo=1, routed)           0.000     1.932    clk_cnt1[12]_i_2_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.995 r  clk_cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.995    clk_cnt1_reg[12]_i_1_n_4
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.946     2.096    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[15]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X3Y112         FDCE (Hold_fdce_C_D)         0.105     1.681    clk_cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.674     1.578    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  clk_cnt1_reg[3]/Q
                         net (fo=2, routed)           0.170     1.889    clk_cnt1_reg[3]
    SLICE_X3Y109         LUT5 (Prop_lut5_I0_O)        0.045     1.934 r  clk_cnt1[0]_i_3/O
                         net (fo=1, routed)           0.000     1.934    clk_cnt1[0]_i_3_n_0
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.997 r  clk_cnt1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    clk_cnt1_reg[0]_i_1_n_4
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.949     2.099    CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  clk_cnt1_reg[3]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X3Y109         FDCE (Hold_fdce_C_D)         0.105     1.683    clk_cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.673     1.577    CLK_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  clk_cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  clk_cnt1_reg[7]/Q
                         net (fo=2, routed)           0.170     1.888    clk_cnt1_reg[7]
    SLICE_X3Y110         LUT5 (Prop_lut5_I0_O)        0.045     1.933 r  clk_cnt1[4]_i_2/O
                         net (fo=1, routed)           0.000     1.933    clk_cnt1[4]_i_2_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.996 r  clk_cnt1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    clk_cnt1_reg[4]_i_1_n_4
    SLICE_X3Y110         FDCE                                         r  clk_cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.948     2.098    CLK_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  clk_cnt1_reg[7]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.105     1.682    clk_cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 clk_cnt1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_cnt1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.672     1.576    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  clk_cnt1_reg[12]/Q
                         net (fo=2, routed)           0.167     1.884    clk_cnt1_reg[12]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.045     1.929 r  clk_cnt1[12]_i_5/O
                         net (fo=1, routed)           0.000     1.929    clk_cnt1[12]_i_5_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.999 r  clk_cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    clk_cnt1_reg[12]_i_1_n_7
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.946     2.096    CLK_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  clk_cnt1_reg[12]/C
                         clock pessimism             -0.519     1.576    
    SLICE_X3Y112         FDCE (Hold_fdce_C_D)         0.105     1.681    clk_cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y111   btn_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y112   buf1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X2Y111   buf2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y109   clk_cnt1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y111   clk_cnt1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y111   clk_cnt1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y112   clk_cnt1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y112   clk_cnt1_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X3Y112   clk_cnt1_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y109   clk_cnt1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y109   clk_cnt1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y109   clk_cnt1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y109   clk_cnt1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y110   clk_cnt1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y110   clk_cnt1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y110   clk_cnt1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X3Y110   clk_cnt1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y109   clk_cnt2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X1Y109   clk_cnt2_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y111   btn_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y112   buf1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X2Y111   buf2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y111   clk_cnt1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y111   clk_cnt1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y112   clk_cnt1_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y112   clk_cnt1_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y112   clk_cnt1_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y112   clk_cnt1_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X3Y113   clk_cnt1_reg[16]/C



