\hypertarget{structEfc}{}\section{Efc Struct Reference}
\label{structEfc}\index{Efc@{Efc}}


\mbox{\hyperlink{structEfc}{Efc}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+efc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structEfc_a0267dc569c60c29fd05b2cc8b7ee112c}\label{structEfc_a0267dc569c60c29fd05b2cc8b7ee112c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEfc_a0267dc569c60c29fd05b2cc8b7ee112c}{E\+E\+F\+C\+\_\+\+F\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structEfc}{Efc}} Offset\+: 0x00) E\+E\+FC Flash Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structEfc_a38dbb840f7e6d6d6636470906c77d2dd}\label{structEfc_a38dbb840f7e6d6d6636470906c77d2dd}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structEfc_a38dbb840f7e6d6d6636470906c77d2dd}{E\+E\+F\+C\+\_\+\+F\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structEfc}{Efc}} Offset\+: 0x04) E\+E\+FC Flash Command Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structEfc_aaf6b92c6ac0bdc78197ca0a16d37fdb0}\label{structEfc_aaf6b92c6ac0bdc78197ca0a16d37fdb0}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structEfc_aaf6b92c6ac0bdc78197ca0a16d37fdb0}{E\+E\+F\+C\+\_\+\+F\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structEfc}{Efc}} Offset\+: 0x08) E\+E\+FC Flash Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structEfc_a82c4cb433e72e8bbd32412d06a09beb8}\label{structEfc_a82c4cb433e72e8bbd32412d06a09beb8}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structEfc_a82c4cb433e72e8bbd32412d06a09beb8}{E\+E\+F\+C\+\_\+\+F\+RR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structEfc}{Efc}} Offset\+: 0x0C) E\+E\+FC Flash Result Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structEfc_a5a67048ca34a108a238d97ef9420f9e2}\label{structEfc_a5a67048ca34a108a238d97ef9420f9e2}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}53\mbox{]}
\item 
\mbox{\Hypertarget{structEfc_a84e499108c143fc119dc46fab3ebae5f}\label{structEfc_a84e499108c143fc119dc46fab3ebae5f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structEfc_a84e499108c143fc119dc46fab3ebae5f}{E\+E\+F\+C\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structEfc}{Efc}} Offset\+: 0x\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structEfc_a1683a46078ca51259ce11efb449397a2}\label{structEfc_a1683a46078ca51259ce11efb449397a2}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structEfc_a1683a46078ca51259ce11efb449397a2}{E\+E\+F\+C\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structEfc}{Efc}} Offset\+: 0x14) E\+E\+FC Version Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structEfc_ac75bc599c27f762fdfeb05abc51bf45c}\label{structEfc_ac75bc599c27f762fdfeb05abc51bf45c}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}51\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structEfc}{Efc}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+efc.\+h\end{DoxyCompactItemize}
