Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\project\bldc_controller\DE0_NANO\Qsys\nios2_proc.qsys --block-symbol-file --output-directory=D:\project\bldc_controller\DE0_NANO\Qsys\nios2_proc --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Qsys/nios2_proc.qsys
Progress: Reading input file
Progress: Adding LCD [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD
Progress: Adding adc_data [altera_avalon_pio 18.1]
Progress: Parameterizing module adc_data
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding pwm_out [altera_avalon_pio 18.1]
Progress: Parameterizing module pwm_out
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding speed_ref [altera_avalon_pio 18.1]
Progress: Parameterizing module speed_ref
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_proc.adc_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_proc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_proc.speed_ref: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\project\bldc_controller\DE0_NANO\Qsys\nios2_proc.qsys --synthesis=VERILOG --output-directory=D:\project\bldc_controller\DE0_NANO\Qsys\nios2_proc\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Qsys/nios2_proc.qsys
Progress: Reading input file
Progress: Adding LCD [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD
Progress: Adding adc_data [altera_avalon_pio 18.1]
Progress: Parameterizing module adc_data
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2
Progress: Adding pwm_out [altera_avalon_pio 18.1]
Progress: Parameterizing module pwm_out
Progress: Adding ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ram
Progress: Adding speed_ref [altera_avalon_pio 18.1]
Progress: Parameterizing module speed_ref
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_proc.adc_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_proc.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2_proc.speed_ref: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2_proc: Generating nios2_proc "nios2_proc" for QUARTUS_SYNTH
Info: LCD: Starting RTL generation for module 'nios2_proc_LCD'
Info: LCD:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_proc_LCD --dir=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0002_LCD_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0002_LCD_gen//nios2_proc_LCD_component_configuration.pl  --do_build_sim=0  ]
Info: LCD: Done RTL generation for module 'nios2_proc_LCD'
Info: LCD: "nios2_proc" instantiated altera_avalon_pio "LCD"
Info: adc_data: Starting RTL generation for module 'nios2_proc_adc_data'
Info: adc_data:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_proc_adc_data --dir=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0003_adc_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0003_adc_data_gen//nios2_proc_adc_data_component_configuration.pl  --do_build_sim=0  ]
Info: adc_data: Done RTL generation for module 'nios2_proc_adc_data'
Info: adc_data: "nios2_proc" instantiated altera_avalon_pio "adc_data"
Info: jtag_uart: Starting RTL generation for module 'nios2_proc_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_proc_jtag_uart --dir=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0004_jtag_uart_gen//nios2_proc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_proc_jtag_uart'
Info: jtag_uart: "nios2_proc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2: "nios2_proc" instantiated altera_nios2_gen2 "nios2"
Info: pwm_out: Starting RTL generation for module 'nios2_proc_pwm_out'
Info: pwm_out:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_proc_pwm_out --dir=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0005_pwm_out_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0005_pwm_out_gen//nios2_proc_pwm_out_component_configuration.pl  --do_build_sim=0  ]
Info: pwm_out: Done RTL generation for module 'nios2_proc_pwm_out'
Info: pwm_out: "nios2_proc" instantiated altera_avalon_pio "pwm_out"
Info: ram: Starting RTL generation for module 'nios2_proc_ram'
Info: ram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_proc_ram --dir=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0006_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0006_ram_gen//nios2_proc_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'nios2_proc_ram'
Info: ram: "nios2_proc" instantiated altera_avalon_onchip_memory2 "ram"
Info: speed_ref: Starting RTL generation for module 'nios2_proc_speed_ref'
Info: speed_ref:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_proc_speed_ref --dir=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0007_speed_ref_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0007_speed_ref_gen//nios2_proc_speed_ref_component_configuration.pl  --do_build_sim=0  ]
Info: speed_ref: Done RTL generation for module 'nios2_proc_speed_ref'
Info: speed_ref: "nios2_proc" instantiated altera_avalon_pio "speed_ref"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_proc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2_proc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_proc" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_proc_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_proc_nios2_cpu --dir=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ASUS/AppData/Local/Temp/alt9017_4701942000277901744.dir/0010_cpu_gen//nios2_proc_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.01.25 16:16:11 (*) Starting Nios II generation
Info: cpu: # 2022.01.25 16:16:11 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.25 16:16:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.01.25 16:16:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.01.25 16:16:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.01.25 16:16:12 (*)   Plaintext license not found.
Info: cpu: # 2022.01.25 16:16:12 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.01.25 16:16:12 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.25 16:16:12 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.25 16:16:13 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.25 16:16:13 (*)   Creating plain-text RTL
Info: cpu: # 2022.01.25 16:16:13 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_proc_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/project/bldc_controller/DE0_NANO/Qsys/nios2_proc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/project/bldc_controller/DE0_NANO/Qsys/nios2_proc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/project/bldc_controller/DE0_NANO/Qsys/nios2_proc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2_proc: Done "nios2_proc" with 30 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
