VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/fabric_multi_clocks_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report multi_clocks_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top multi_clocks --net_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/placement/fabric_multi_clocks_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_synth.route --place --fix_clusters multi_clocks_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: fabric_multi_clocks_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/placement/fabric_multi_clocks_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/routing/fabric_multi_clocks_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'multi_clocks_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: multi_clocks_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/synthesis/fabric_multi_clocks_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.5 MiB, delta_rss +0.4 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   32 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 32
# Clean circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 497
    .input :      32
    .output:     160
    0-LUT  :       1
    6-LUT  :     176
    dffre  :     128
  Nets  : 337
    Avg Fanout:     3.6
    Max Fanout:   160.0
    Min Fanout:     1.0
  Netlist Clocks: 16
# Build Timing Graph
  Timing Graph Nodes: 1553
  Timing Graph Edges: 2272
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.3 MiB)
Netlist contains 16 clocks
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7854' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7857' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7860' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7863' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7866' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7869' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7872' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7875' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7878' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7881' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7884' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7887' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7890' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7893' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7896' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
  Netlist Clock '$auto$clkbufmap.cc:317:execute$7899' Fanout: 8 pins (0.5%), 8 blocks (1.6%)
# Load Timing Constraints

Applied 16 SDC commands from '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_openfpga.sdc'
Timing constraints created 16 clocks
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7854' Source: '$auto$clkbufmap.cc:317:execute$7854.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7857' Source: '$auto$clkbufmap.cc:317:execute$7857.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7878' Source: '$auto$clkbufmap.cc:317:execute$7878.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7881' Source: '$auto$clkbufmap.cc:317:execute$7881.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7884' Source: '$auto$clkbufmap.cc:317:execute$7884.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7887' Source: '$auto$clkbufmap.cc:317:execute$7887.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7890' Source: '$auto$clkbufmap.cc:317:execute$7890.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7893' Source: '$auto$clkbufmap.cc:317:execute$7893.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7896' Source: '$auto$clkbufmap.cc:317:execute$7896.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7899' Source: '$auto$clkbufmap.cc:317:execute$7899.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7860' Source: '$auto$clkbufmap.cc:317:execute$7860.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7863' Source: '$auto$clkbufmap.cc:317:execute$7863.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7866' Source: '$auto$clkbufmap.cc:317:execute$7866.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7869' Source: '$auto$clkbufmap.cc:317:execute$7869.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7872' Source: '$auto$clkbufmap.cc:317:execute$7872.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:317:execute$7875' Source: '$auto$clkbufmap.cc:317:execute$7875.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.9 MiB, delta_rss +0.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/multi_clocks/multi_clocks/run_1/synth_1_1/impl_1_1_1/packing/fabric_multi_clocks_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.09 seconds (max_rss 61.4 MiB, delta_rss +41.2 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 192
   io_output     : 160
    outpad       : 160
   io_input      : 32
    inpad        : 32
  clb            : 18
   clb_lr        : 18
    fle          : 111
     fast6       : 16
      lut6       : 16
       lut       : 16
     ble6        : 16
      lut6       : 16
       lut       : 16
      ff         : 16
       DFFRE     : 16
     ble5        : 145
      lut5       : 145
       lut       : 145
      ff         : 112
       DFFRE     : 112

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		192	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		18	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.17 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.33 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.33 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.33 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.33 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.50 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.51 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.52 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.58 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for OPIN in dsp
Warning 185: Found no more sample locations for SOURCE in bram
Warning 186: Found no more sample locations for OPIN in bram
## Computing src/opin lookahead took 0.01 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.59 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 187: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.51 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.51 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading multi_clocks_pin_loc.place.

Successfully read constraints file multi_clocks_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)

There are 275 point to point connections in this circuit.

Warning 262: 16 timing startpoints were not constrained during timing analysis
Warning 263: 288 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 1355

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 8.46877 td_cost: 6.33447e-09
Initial placement estimated Critical Path Delay (CPD): 1.04854 ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
[  1.5e-09:  1.5e-09) 14 ( 10.9%) |****************
[  1.5e-09:  1.6e-09)  8 (  6.2%) |*********
[  1.6e-09:  1.7e-09)  0 (  0.0%) |
[  1.7e-09:  1.7e-09)  0 (  0.0%) |
[  1.7e-09:  1.8e-09) 10 (  7.8%) |***********
[  1.8e-09:  1.9e-09) 11 (  8.6%) |*************
[  1.9e-09:  1.9e-09) 42 ( 32.8%) |************************************************
[  1.9e-09:    2e-09) 24 ( 18.8%) |***************************
[    2e-09:  2.1e-09)  7 (  5.5%) |********
[  2.1e-09:  2.1e-09) 12 (  9.4%) |**************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 624
Warning 264: Starting t: 6 of 210 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.2e-04   0.978       7.80 6.3345e-09   1.049          0    0.000   0.018  0.0134   11.0     1.00       624  0.200
   2    0.0 1.1e-04   0.986       7.33 6.8942e-10   1.049          0    0.000   0.019  0.0108    6.4     4.25      1248  0.950
   3    0.0 1.0e-04   0.997       7.05 1.9977e-10   1.049          0    0.000   0.011  0.0028    3.7     6.12      1872  0.950
   4    0.0 9.9e-05   0.997       6.93 9.7194e-11   1.049          0    0.000   0.006  0.0010    2.1     7.23      2496  0.950
   5    0.0 9.4e-05   0.996       6.86 6.4312e-11   1.049          0    0.000   0.010  0.0016    1.2     7.87      3120  0.950
   6    0.0 9.0e-05   0.998       6.82 5.9003e-11   1.049          0    0.000   0.016  0.0010    1.0     8.00      3744  0.950
   7    0.0 7.2e-05   0.999       6.80 5.9003e-11   1.049          0    0.000   0.006  0.0003    1.0     8.00      4368  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=6.80002, TD costs=5.9003e-11, CPD=  1.049 (ns) 
   8    0.0 5.7e-05   1.000       6.80 5.9003e-11   1.049          0    0.000   0.050  0.0003    1.0     8.00      4992  0.800
   9    0.0 4.6e-05   1.000       6.79 5.9003e-11   1.049          0    0.000   0.037  0.0000    1.0     8.00      5616  0.800
  10    0.0 3.7e-05   1.000       6.79 5.9003e-11   1.049          0    0.000   0.035  0.0000    1.0     8.00      6240  0.800
  11    0.0 2.9e-05   1.000       6.79 5.9003e-11   1.049          0    0.000   0.035  0.0000    1.0     8.00      6864  0.800
  12    0.0 0.0e+00   1.000       6.79 5.9003e-11   1.049          0    0.000   0.026  0.0000    1.0     8.00      7488  0.800
## Placement Quench took 0.00 seconds (max_rss 62.1 MiB)
post-quench CPD = 1.04854 (ns) 

BB estimate of min-dist (placement) wire length: 1087

Completed placement consistency check successfully.

Swaps called: 7698

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.04854 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns

Placement estimated setup slack histogram:
[  1.5e-09:  1.5e-09) 14 ( 10.9%) |****************
[  1.5e-09:  1.6e-09)  8 (  6.2%) |*********
[  1.6e-09:  1.7e-09)  0 (  0.0%) |
[  1.7e-09:  1.7e-09)  0 (  0.0%) |
[  1.7e-09:  1.8e-09) 10 (  7.8%) |***********
[  1.8e-09:  1.9e-09) 11 (  8.6%) |*************
[  1.9e-09:  1.9e-09) 42 ( 32.8%) |************************************************
[  1.9e-09:    2e-09) 24 ( 18.8%) |***************************
[    2e-09:  2.1e-09)  7 (  5.5%) |********
[  2.1e-09:  2.1e-09) 12 (  9.4%) |**************

Placement estimated intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:317:execute$7854 to $auto$clkbufmap.cc:317:execute$7854 CPD: 0.719272 ns (1390.29 MHz)
  $auto$clkbufmap.cc:317:execute$7857 to $auto$clkbufmap.cc:317:execute$7857 CPD: 0.929542 ns (1075.8 MHz)
  $auto$clkbufmap.cc:317:execute$7860 to $auto$clkbufmap.cc:317:execute$7860 CPD: 0.929542 ns (1075.8 MHz)
  $auto$clkbufmap.cc:317:execute$7863 to $auto$clkbufmap.cc:317:execute$7863 CPD: 0.719272 ns (1390.29 MHz)
  $auto$clkbufmap.cc:317:execute$7866 to $auto$clkbufmap.cc:317:execute$7866 CPD: 0.719272 ns (1390.29 MHz)
  $auto$clkbufmap.cc:317:execute$7869 to $auto$clkbufmap.cc:317:execute$7869 CPD: 1.00124 ns (998.759 MHz)
  $auto$clkbufmap.cc:317:execute$7872 to $auto$clkbufmap.cc:317:execute$7872 CPD: 0.719272 ns (1390.29 MHz)
  $auto$clkbufmap.cc:317:execute$7875 to $auto$clkbufmap.cc:317:execute$7875 CPD: 1.00124 ns (998.759 MHz)
  $auto$clkbufmap.cc:317:execute$7878 to $auto$clkbufmap.cc:317:execute$7878 CPD: 0.719272 ns (1390.29 MHz)
  $auto$clkbufmap.cc:317:execute$7881 to $auto$clkbufmap.cc:317:execute$7881 CPD: 0.999842 ns (1000.16 MHz)
  $auto$clkbufmap.cc:317:execute$7884 to $auto$clkbufmap.cc:317:execute$7884 CPD: 1.00124 ns (998.759 MHz)
  $auto$clkbufmap.cc:317:execute$7887 to $auto$clkbufmap.cc:317:execute$7887 CPD: 1.00124 ns (998.759 MHz)
  $auto$clkbufmap.cc:317:execute$7890 to $auto$clkbufmap.cc:317:execute$7890 CPD: 0.929542 ns (1075.8 MHz)
  $auto$clkbufmap.cc:317:execute$7893 to $auto$clkbufmap.cc:317:execute$7893 CPD: 1.00124 ns (998.759 MHz)
  $auto$clkbufmap.cc:317:execute$7896 to $auto$clkbufmap.cc:317:execute$7896 CPD: 0.999842 ns (1000.16 MHz)
  $auto$clkbufmap.cc:317:execute$7899 to $auto$clkbufmap.cc:317:execute$7899 CPD: 1.04854 ns (953.705 MHz)

Placement estimated inter-domain critical path delays (CPDs):

Placement estimated intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:317:execute$7854 to $auto$clkbufmap.cc:317:execute$7854 worst setup slack: 1.78073 ns
  $auto$clkbufmap.cc:317:execute$7857 to $auto$clkbufmap.cc:317:execute$7857 worst setup slack: 1.57046 ns
  $auto$clkbufmap.cc:317:execute$7860 to $auto$clkbufmap.cc:317:execute$7860 worst setup slack: 1.57046 ns
  $auto$clkbufmap.cc:317:execute$7863 to $auto$clkbufmap.cc:317:execute$7863 worst setup slack: 1.78073 ns
  $auto$clkbufmap.cc:317:execute$7866 to $auto$clkbufmap.cc:317:execute$7866 worst setup slack: 1.78073 ns
  $auto$clkbufmap.cc:317:execute$7869 to $auto$clkbufmap.cc:317:execute$7869 worst setup slack: 1.49876 ns
  $auto$clkbufmap.cc:317:execute$7872 to $auto$clkbufmap.cc:317:execute$7872 worst setup slack: 1.78073 ns
  $auto$clkbufmap.cc:317:execute$7875 to $auto$clkbufmap.cc:317:execute$7875 worst setup slack: 1.49876 ns
  $auto$clkbufmap.cc:317:execute$7878 to $auto$clkbufmap.cc:317:execute$7878 worst setup slack: 1.78073 ns
  $auto$clkbufmap.cc:317:execute$7881 to $auto$clkbufmap.cc:317:execute$7881 worst setup slack: 1.50016 ns
  $auto$clkbufmap.cc:317:execute$7884 to $auto$clkbufmap.cc:317:execute$7884 worst setup slack: 1.49876 ns
  $auto$clkbufmap.cc:317:execute$7887 to $auto$clkbufmap.cc:317:execute$7887 worst setup slack: 1.49876 ns
  $auto$clkbufmap.cc:317:execute$7890 to $auto$clkbufmap.cc:317:execute$7890 worst setup slack: 1.57046 ns
  $auto$clkbufmap.cc:317:execute$7893 to $auto$clkbufmap.cc:317:execute$7893 worst setup slack: 1.49876 ns
  $auto$clkbufmap.cc:317:execute$7896 to $auto$clkbufmap.cc:317:execute$7896 worst setup slack: 1.50016 ns
  $auto$clkbufmap.cc:317:execute$7899 to $auto$clkbufmap.cc:317:execute$7899 worst setup slack: 1.45146 ns

Placement estimated inter-domain worst setup slacks per constraint:

Placement estimated geomean non-virtual intra-domain period: 0.892845 ns (1120.01 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 0.0558028 ns (17920.2 MHz)

Placement cost: 1, bb_cost: 6.79377, td_cost: 5.9003e-11, 

Placement resource usage:
  io  implemented as io_right : 73
  io  implemented as io_bottom: 54
  io  implemented as io_left  : 65
  clb implemented as clb      : 18

Placement number of temperatures: 12
Placement total # of swap attempts: 7698
	Swaps accepted:  174 ( 2.3 %)
	Swaps rejected: 1925 (25.0 %)
	Swaps aborted: 5599 (72.7 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                15.78            0.00            0.00           100.00       
                   Median                 15.12            0.00            0.00           100.00       
                   Centroid               14.75            0.00            0.00           100.00       
                   W. Centroid            15.44            0.00            0.00           100.00       

clb                Uniform                8.15             7.39            92.61          0.00         
                   Median                 7.79             9.79            57.44          32.77        
                   Centroid               7.98             8.46            91.54          0.00         
                   W. Centroid            8.47             2.95            66.38          30.68        
                   W. Median              6.52             4.05            50.68          45.27        


Placement Quench timing analysis took 0.00105373 seconds (0.00094877 STA, 0.000104963 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0237841 seconds (0.0221463 STA, 0.00163784 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.21 seconds (max_rss 62.1 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0237841 seconds (0.0221463 STA, 0.00163784 slack) (14 full updates: 14 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 2.16 seconds (max_rss 62.1 MiB)
Incr Slack updates 14 in 0.000365301 sec
Full Max Req/Worst Slack updates 1 in 3.6771e-05 sec
Incr Max Req/Worst Slack updates 13 in 0.000351583 sec
Incr Criticality updates 13 in 0.000675858 sec
Full Criticality updates 1 in 6.7381e-05 sec
