1001000100_000011011110_11111_00000	// ADDI X0, X31, #222	// X0 = 0xDE
//1001000100_000000000101_11111_00001	// ADDI X1, X31, #5	// X1 = 5
11111000000_000000000_00_11111_00000   // STUR X0, [X31, #0]   // Mem[0] = 1
11111000000_000001000_00_11111_00000   // STUR X0, [X31, #8]   // Mem[8] = 1

//00111000000_000000111_00_11111_00000	// STURB X0, [X31, #7]
//00111000000_000000011_00_11111_00000	// STURB X0, [X31, #3]

000101_00000000000000000000000000      // HALT:B HALT          // HALT = 0
1001000100_000000000000_11111_11111    // ADDI X31, X31, #0    // Bogus instruction â€“ pipelined CPU may need it