/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [20:0] _06_;
  wire [9:0] _07_;
  reg [5:0] _08_;
  wire [5:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [16:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [28:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_20z ? 1'h1 : celloutsig_0_1z;
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[170] : celloutsig_1_0z;
  assign celloutsig_1_4z = in_data[142] ? in_data[119] : celloutsig_1_1z;
  assign celloutsig_1_13z = celloutsig_1_6z[18] ? celloutsig_1_7z : celloutsig_1_3z;
  assign celloutsig_0_8z = celloutsig_0_7z ? _01_ : celloutsig_0_5z;
  assign celloutsig_0_18z = _02_ ? celloutsig_0_7z : in_data[35];
  assign celloutsig_0_52z = ~(celloutsig_0_15z & celloutsig_0_14z);
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_2z);
  assign celloutsig_1_0z = !(in_data[151] ? in_data[108] : in_data[101]);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_12z = !(celloutsig_1_7z ? celloutsig_1_7z : in_data[150]);
  assign celloutsig_0_48z = ~((celloutsig_0_33z | _03_) & celloutsig_0_18z);
  assign celloutsig_0_61z = ~((celloutsig_0_8z | celloutsig_0_9z[0]) & celloutsig_0_52z);
  assign celloutsig_0_62z = ~((celloutsig_0_61z | celloutsig_0_48z) & celloutsig_0_33z);
  assign celloutsig_1_19z = ~((celloutsig_1_3z | celloutsig_1_15z) & out_data[143]);
  assign celloutsig_0_11z = ~((celloutsig_0_8z | celloutsig_0_8z) & celloutsig_0_8z);
  assign celloutsig_0_22z = ~((celloutsig_0_11z | _04_) & (_05_ | _04_));
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 6'h00;
    else _08_ <= in_data[144:139];
  reg [5:0] _28_;
  always_ff @(negedge clkin_data[0], posedge out_data[128])
    if (out_data[128]) _28_ <= 6'h00;
    else _28_ <= { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_9z };
  assign { _04_, _09_[4:0] } = _28_;
  reg [20:0] _29_;
  always_ff @(posedge clkin_data[0], negedge out_data[128])
    if (!out_data[128]) _29_ <= 21'h000000;
    else _29_ <= { in_data[48:40], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _06_[20:16], _01_, _05_, _06_[13:12], _02_, _06_[10:0] } = _29_;
  reg [6:0] _30_;
  always_ff @(posedge clkin_data[0], negedge out_data[128])
    if (!out_data[128]) _30_ <= 7'h00;
    else _30_ <= { _06_[4:0], celloutsig_0_22z, celloutsig_0_12z };
  assign { _07_[6:2], _03_, _00_ } = _30_;
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } == _08_[4:2];
  assign celloutsig_1_8z = | { celloutsig_1_6z[13:4], celloutsig_1_6z[9] };
  assign celloutsig_1_11z = | { celloutsig_1_6z[23:15], celloutsig_1_1z };
  assign celloutsig_0_1z = | in_data[74:72];
  assign celloutsig_0_2z = | in_data[56:47];
  assign celloutsig_0_19z = | { celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_0_20z = | { in_data[40:27], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_16z, _04_, _09_[4:0] };
  assign celloutsig_0_5z = in_data[32] & celloutsig_0_1z;
  assign celloutsig_0_7z = celloutsig_0_5z & celloutsig_0_6z[14];
  assign celloutsig_1_5z = celloutsig_1_1z & celloutsig_1_0z;
  assign celloutsig_0_0z = | in_data[41:28];
  assign celloutsig_1_15z = | { celloutsig_1_12z, celloutsig_1_8z, in_data[109:102] };
  assign celloutsig_0_14z = | { _05_, _02_, _01_, celloutsig_0_7z, _06_[20:16], _06_[13:12], _06_[10:7] };
  assign celloutsig_0_16z = | { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = ^ { _06_[17:16], _01_, _05_, _06_[13:12], celloutsig_0_1z };
  assign celloutsig_0_12z = ^ in_data[47:45];
  assign celloutsig_0_15z = ^ { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z } >> celloutsig_0_6z[13:10];
  assign celloutsig_0_6z = { in_data[81:66], celloutsig_0_4z } >>> { in_data[48:37], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_1_6z[0], celloutsig_1_6z[26:25], celloutsig_1_6z[6], celloutsig_1_6z[24], celloutsig_1_6z[18], celloutsig_1_6z[12], celloutsig_1_6z[5], celloutsig_1_6z[23], celloutsig_1_6z[17], celloutsig_1_6z[11], celloutsig_1_6z[4], celloutsig_1_6z[22], celloutsig_1_6z[16], celloutsig_1_6z[10:9], celloutsig_1_6z[21], celloutsig_1_6z[15], celloutsig_1_6z[8], celloutsig_1_6z[28], celloutsig_1_6z[20], celloutsig_1_6z[14], celloutsig_1_6z[7], celloutsig_1_6z[19], celloutsig_1_6z[13], celloutsig_1_6z[27] } = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, _08_[5], _08_[5], _08_[5], _08_[5:4], _08_[4], _08_[4], _08_[4:3], _08_[3], _08_[3], _08_[3:2], _08_[2], _08_[2:1], _08_[1], _08_[1], _08_[1:0], _08_[0], _08_[0], celloutsig_1_1z } & { celloutsig_1_0z, in_data[134:133], celloutsig_1_3z, in_data[132], in_data[126], in_data[120], celloutsig_1_5z, in_data[131], in_data[125], in_data[119], celloutsig_1_1z, in_data[130], in_data[124], in_data[118], celloutsig_1_4z, in_data[129], in_data[123], celloutsig_1_3z, in_data[136], in_data[128], in_data[122], celloutsig_1_5z, in_data[127], in_data[121], in_data[135] };
  assign celloutsig_1_10z[0] = celloutsig_1_3z ^ celloutsig_1_7z;
  assign { out_data[133], out_data[128], out_data[132], out_data[136], out_data[131], out_data[134], out_data[130], out_data[139], out_data[135], out_data[145:143], out_data[149:146] } = ~ { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z[0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z[6:4], celloutsig_1_6z[10:7] };
  assign { _06_[15:14], _06_[11] } = { _01_, _05_, _02_ };
  assign { _07_[8:7], _07_[1:0] } = { celloutsig_0_16z, celloutsig_0_14z, _03_, _00_ };
  assign _09_[5] = _04_;
  assign celloutsig_1_10z[2:1] = 2'h0;
  assign celloutsig_1_6z[3:1] = celloutsig_1_6z[9:7];
  assign { out_data[142:140], out_data[138:137], out_data[129], out_data[96], out_data[32], out_data[0] } = { out_data[148:146], 2'h3, out_data[131], celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
