#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Oct 28 05:02:13 2016
# Process ID: 8760
# Log file: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/vivado.log
# Journal file: C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.xpr
open_bd_design {C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:matrix_mult:1.0 matrix_mult_1
endgroup
set_property location {3 770 167} [get_bd_cells matrix_mult_1]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins matrix_mult_1/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins matrix_mult_1/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins matrix_mult_1/s_axi_control] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
delete_bd_objs [get_bd_intf_nets matrix_mult_0_a_PORTA]
connect_bd_intf_net [get_bd_intf_pins matrix_mult_1/a_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_0/BRAM_PORTB]
delete_bd_objs [get_bd_intf_nets matrix_mult_0_b_PORTA]
connect_bd_intf_net [get_bd_intf_pins matrix_mult_0/b_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_1/BRAM_PORTB]
delete_bd_objs [get_bd_intf_nets matrix_mult_0_prod_PORTA]
connect_bd_intf_net [get_bd_intf_pins matrix_mult_0/prod_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_2/BRAM_PORTB]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
delete_bd_objs [get_bd_intf_nets matrix_mult_0_b_PORTA] [get_bd_intf_nets matrix_mult_0_prod_PORTA] [get_bd_cells matrix_mult_0]
save_bd_design
launch_runs synth_1
wait_on_run synth_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
write_hwdef -force  -file C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/GDrive/CMU/Courses/CMU/18643/Labs/Lab3/H05-lab3/H05-lab3/project_1.sdk/design_1_wrapper.hdf
