            ;=========================Include <OPTION.INC> Start=========================
            //--------------------------------------------------------------------------------------------------
            // TRITAN FDSP-IDE Option define file.
            // WARNING! All changes made in this file will be lost when recompiling.
            //--------------------------------------------------------------------------------------------------
            // Part number    : TRSF16127A
            // Option version : 2.9
            // Base Information--------------------------------------------------------------------------------
            #define       _OPT_TRSF16127A_                
            #define       _OPT_PROMSize_                0x20000   //PROM Size
            #define       _OPT_SRAMSize_                3072      //SRAM Size
            // I/O Configuration--------------------------------------------------------------------------------
            #define       _OPT_EXTReset_EN_             0         //EXT Reset Enable,0:Disable,1:Enable
            #define       _OPT_EXTINT1_EN_              0         //EXTINT1_EN,0:Disable,1:Enable
            #define       _OPT_EXTINT0_EN_              0         //EXTINT0_EN,0:Disable,1:Enable
            #define       _OPT_SpreadSpectrum_          0         //Spread Spectrum Enable,0:Disable,1:Enable
            #define       _OPT_EXTResetPin_             0         //EXT Reset Pin Select,0:PB3,1:PC3
            #define       _OPT_EXTINT1_INV_             0         //EXTINT1_INV,0:Disable,1:Enable
            #define       _OPT_EXTINT0_INV_             0         //EXTINT0_INV,0:Disable,1:Enable
            // Memory Configuration-----------------------------------------------------------------------------
            #define       _OPT_PRAMBank_                0         //PRAM Bank
            #define       _OPT_PRAMSize_                0         //PRAM Size(Words)
            #define       _OPT_WriteSegmentProtection_  0x0FFFF   //Write Segment Protection(0000H~ )
            // System Control Setup-----------------------------------------------------------------------------
            #define       _OPT_Bank0Speed_              11        //Bank0 Speed(MHz)
            #define       _OPT_RTCINT_                  1         //RTC interrupt,0:Disable,1:Enable
            #define       _OPT_RTCinHalt_               0         //RTC LP32K in Halt Mode,0:Disable,1:Enable
            #define       _OPT_LVR_                     2200      //LVR(mv)
            #define       _OPT_WatchDog_                256       //Watch dog(ms)
            #define       _OPT_ICEEnable_               1         //ICE Disable/Enable,0:Disable,1:Enable
            // Audio Configuration------------------------------------------------------------------------------
            #define       _OPT_AudioSamplingRate_       32        //Audio Sampling Rate(KHz)
            #define       _OPT_PWMBit_                  16        //PWM Bit
            #define       _OPT_DACFIFO_                 1         //DAC FIFO,0:Disable,1:Enable
            //--------------------------------------------------------------------------------------------------
            ;=========================Include <OPTION.INC> End=========================
            
            #define DSP_SRAM_SIZE		3072
            #define DSP_VECT_SUPPORT		6
            #define _PROJECT_CONFIG_FILE_		
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\CRT0\CRT0.INC> Start=========================
            
            ; =====================
            ;      COMMON I/O
            ; =====================
            
            #ifdef _MFDSP_
            
            ; {
            	STATUS          EQU             00H             ;R/W, BIT0: Zero.
            							;R/W, BIT1: Carry.
            							;R/W, BIT2: Overflow.
            							;R/W, BIT3: Negative.
            							;R/W, BIT7: Global Interrupt Enable.
            							;R/W, BIT[12:8]: SD_EN, TRA_EN, ADH_EN, SPIS_EN, SPIM_EN.
            							;R/W, BIT13: Interrupt Vector Table Access Enable.
            							;R/W, BIT14: Filter Buffer Available.
            							;R/W, BIT15: Parser Buffer Available.
            
            	INTENA          EQU             01H             ;R/W, Int Enable.
            	INTREQ          EQU             02H             ;R/W, Int Request.
            	IntVect         EQU             03H             ;R/W, Interrupt Table
            	IOC_PA          EQU             04H             ;R/W, PortA IO control. ('0' = input,'1' = output)
            	IOC_PB          EQU             05H             ;R/W, PortB IO control. ('0' = input,'1' = output)
            	IOC_PCI         EQU             06H             ;R/W, PortCI IO control. ('0' = input,'1' = output)
            	IOC_PC          EQU             06H             ;R/W, PortCI IO control. ('0' = input,'1' = output)
            	PortA           EQU             07H             ;R/W, General input/output port.
            	PortB           EQU             08H             ;R/W, General input/output port.
            	PortCI          EQU             09H             ;R/W, General input/output port.
            	PortC           EQU             09H             ;R/W, General input/output port.
            	INTMASK         EQU             0AH             ;R/W, Int Mask.
            	SPIS_CTL        EQU             0BH             ;R/W, SPI slaver control register.
            	SPIS_DAT        EQU             0CH             ;R/W, SPI slaver data    register.
            	SPI_CTL         EQU             0DH             ;R/W, SPI master control register.
            	SPI_DAT         EQU             0EH             ;R/W, SPI master data    register.
            	SD_CTL          EQU             0FH             ;R/W, SD card interface control register.
            	SD_DAT          EQU             10H             ;R/W, SD card interface data.
            	SD_RSP          EQU             11H             ;R/W, SD card interface response register.
            	UART_CTL        EQU             12H
            	UART_DAT        EQU             13H
            	DPPWM           EQU             14H
            	//------------------------------------
            	PUPD_PA         EQU             15H             ;R/W, PortA  Pull-Up(b15~b8)/Pull-Down(b7~b0)
            	DACL            EQU             16H
            	DACR            EQU             17H
            	USB_CTL         EQU             18H
            	USB_DAT         EQU             19H
            	PUPD_PB         EQU             1AH             ;R/W, PortB  Pull-Up(b15~b8)/Pull-Down(b7~b0)
            	PUPD_PC         EQU             1BH             ;R/W, PortC  Pull-Up(b15~b8)/Pull-Down(b7~b0)
            	MISC            EQU             1CH
            	ClrWDT          EQU             1DH             ;W, Clear Watch-dog reset.
            	Real_T          EQU             1DH             ;R, System Real-Time Counter, base on 31.25us
            	IOP_IX          EQU             1EH             ;W, Programming IO Port index .
            	IOP_DAT         EQU             1FH             ;W, Programming IO Port Data .
            
            	//------------------------------------
            	// Virtual         Program IO Port
            	IOP_Timer1      EQU             00H
            	IOP_Timer2      EQU             01H
            	IOP_RTC32K      EQU             02H
            	IOP_PreScale    EQU             03H
            	IOP_FGREEN32K   EQU             04H
            	IOP_ODEN_PA     EQU             05H
            	IOP_ODEN_PB     EQU             06H
            	IOP_ODEN_PC     EQU             07H
            
            	IOP_TOUCH_CFG   EQU             08H
            	IOP_TOUCH_DAT   EQU             09H
            
            	IOP_CLK_CFG     EQU             0AH
            	IOP_CLK_DAT1    EQU             0BH
            	IOP_CLK_DAT2    EQU             0CH
            	IOP_CUR_PA      EQU             0DH
            	IOP_CUR_PB      EQU             0EH
            	IOP_CUR_PC      EQU             0FH
            
            	//------------------------------------
            	// IO[0x40-0x7F]
            	ADH_CFG0        EQU             40H
            	ADH_CFG1        EQU             41H
            	ADH_CFG2        EQU             42H
            	ADH_CFG3        EQU             43H
            	ADH_DO          EQU             44H
            
            	ADL_CFG         EQU             45H
            
            	TRA_CFG         EQU             46H
            	TRA_DAT         EQU             47H
            
            	I2C_CTL         EQU             48H
            	I2C_DAT         EQU             49H
            	I2C_CMD         EQU             4AH
            	I2C_SR          EQU             4AH             ; same as I2C_CMD
            
            	I80_CTL         EQU             4BH
            	I80_INX         EQU             4CH
            	I80_DAT         EQU             4DH
            	I80_RADR        EQU             4EH
            	I80_DMANUM      EQU             4FH
            
            	SD_DMA_CTL      EQU             50H
            	SD_DMA_RADR     EQU             51H
            	SD_DMA_DMANUM   EQU             52H
            
            	SPI_DMA_CTL     EQU             53H
            	SPI_DMA_RADR    EQU             54H
            	SPI_DMA_DMANUM  EQU             55H
            
            	USB_DMA_CTL     EQU             56H
            	USB_DMA_RADR    EQU             57H
            	USB_DMA_DMANUM  EQU             58H
            
            	SSC             EQU             63H
            	MIC             EQU             64H
            	GREEN           EQU             65H
            	SLEEP           EQU             66H
            	SPEED           EQU             67H
            	PR              EQU             68H
            
            	//------------------------------------
            	IOP_WAKEN_PA    EQU             10H
            	IOP_WAKEN_PB    EQU             11H
            	IOP_WAKEN_PC    EQU             12H
            ; }
            
            #endif
            
            
            
            
            #ifdef _MSPEECHDSP_
            
            	STATUS		EQU    00H	 ; R/W, BIT0:  Zero.
            					 ; R/W, BIT1:  Carry.
            					 ; R/W, BIT2:  Overflow.
            					 ; R/W, BIT3:  Negative.
            					 ; R/W, BIT7:  Global Interrupt Enable.
            					 ; R/W, BIT8:  SPIM_EN.
            					 ; R/W, BIT13: Interrupt Vector Table Access Enable.
            					 ; R/W, BIT14: Filter Buffer Available.
            					 ; R/W, BIT15: Parser Buffer Available.
            
            	INTENA		EQU    01H	 ; R/W, Int Enable.
            	INTREQ		EQU    02H	 ; R/W, Int Request.
            	IntVect		EQU    03H	 ; R/W, Interrupt Table
            	IOC_PA		EQU    04H	 ; R/W, PortA IO control. ('0' = input,'1' = output)
            	IOC_PB		EQU    05H	 ; R/W, PortB IO control. ('0' = input,'1' = output)
            	IOC_PC		EQU    06H	 ; R/W, PortCI IO control. ('0' = input,'1' = output)
            	IOC_PCI		EQU    06H	 ; R/W, PortCI IO control. ('0' = input,'1' = output)
            	PortA		EQU    07H	 ; R/W, General input/output port.
            	PortB		EQU    08H	 ; R/W, General input/output port.
            	PortC		EQU    09H	 ; R/W, General input/output port.
            	PortCI		EQU    09H	 ; R/W, General input/output port.
            	INTMASK		EQU    0AH	 ; R/W, Int Mask.
            	DACL		EQU    16H
            	MISC5		EQU    18H	 ; R/W, Miscellanea register #5
            	MISC4		EQU    19H	 ; R/W, Miscellanea register #4
            	MISC3		EQU    1AH	 ; R/W, Miscellanea register #3
            	MISC2		EQU    1BH	 ; R/W, Miscellanea register #2
            	MISC		EQU    1CH	 ; R/W, Miscellanea register #1
            	ClrWDT		EQU    1DH	 ; W, Clear Watch-dog reset.
            	Real_T		EQU    1DH	 ; R, System Real-Time Counter, base on 31.25us
            	IOP_IX		EQU    1EH	 ; W, Programming IO Port index .
            	IOP_DAT		EQU    1FH	 ; W, Programming IO Port Data .
            
            	; Virtual Program IO Port
            	IOP_Timer1	EQU    00H
            	IOP_Timer2	EQU    01H
            	IOP_RTC32K	EQU    02H
            	IOP_FetchCNT	EQU    03H
            
            	IOP_PA_PD50K	EQU    05H
            	IOP_PB_PD50K	EQU    06H
            	IOP_PCI_PD50K	EQU    07H
            	IOP_PA_PD220K	EQU    08H
            	IOP_PB_PD220K	EQU    09H
            	IOP_PCI_PD220K	EQU    0AH
            	IOP_PA_PD1M	EQU    0BH
            	IOP_PB_PD1M	EQU    0CH
            	IOP_PCI_PD1M	EQU    0DH
            	IOP_PA_4MA	EQU    0EH
            	IOP_PB_4MA	EQU    0FH
            	IOP_PCI_4MA	EQU    10H
            	IOP_PA_WLOW	EQU    11H
            	IOP_PB_WLOW	EQU    12H
            	IOP_PCI_WLOW	EQU    13H
            	IOP_WAKEN_PA	EQU    14H
            	IOP_WAKEN_PB	EQU    15H
            	IOP_WAKEN_PC	EQU    16H
            	IOP_WAKELV_PA	EQU    17H
            	IOP_WAKELV_PB	EQU    18H
            	IOP_WAKELV_PC	EQU    19H
            	IOP_WAKEDLV_PB	EQU    1AH
            
            	; IO[0x40-0x7F]
            	ENC_DAT		EQU    54H
            	SPI_CTL		EQU    55H
            	SPI_DAT		EQU    56H
            	EP		EQU    5EH
            	SSC		EQU    63H
            	SPEED		EQU    67H
            #endif
            
            
            
            #ifdef _MSPEECHDSP2_
            
            	STATUS		EQU    00H	 ; R/W, BIT0:  Zero.
            					 ; R/W, BIT1:  Carry.
            					 ; R/W, BIT2:  Overflow.
            					 ; R/W, BIT3:  Negative.
            					 ; R/W, BIT7:  Global Interrupt Enable.
            					 ; R/W, BIT8:  SPIM_EN.
            					 ; R/W, BIT13: Interrupt Vector Table Access Enable.
            					 ; R/W, BIT14: Filter Buffer Available.
            					 ; R/W, BIT15: Parser Buffer Available.
            
            	INTENA		EQU    01H	 ; R/W, Int Enable.
            	INTREQ		EQU    02H	 ; R/W, Int Request.
            	IntVect		EQU    03H	 ; R/W, Interrupt Table
            	IOC_PA		EQU    04H	 ; R/W, PortA IO control. ('0' = input,'1' = output)
            	IOC_PB		EQU    05H	 ; R/W, PortB IO control. ('0' = input,'1' = output)
            	IOC_PC		EQU    06H	 ; R/W, PortCI IO control. ('0' = input,'1' = output)
            	IOC_PCI		EQU    06H	 ; R/W, PortCI IO control. ('0' = input,'1' = output)
            	PortA		EQU    07H	 ; R/W, General input/output port.
            	PortB		EQU    08H	 ; R/W, General input/output port.
            	PortC		EQU    09H	 ; R/W, General input/output port.
            	PortCI		EQU    09H	 ; R/W, General input/output port.
            	INTMASK		EQU    0AH	 ; R/W, Int Mask.
            	DACL		EQU    16H
            	MISC5		EQU    18H	 ; R/W, Miscellanea register #5
            	MISC4		EQU    19H	 ; R/W, Miscellanea register #4
            	MISC3		EQU    1AH	 ; R/W, Miscellanea register #3
            	MISC2		EQU    1BH	 ; R/W, Miscellanea register #2
            	MISC		EQU    1CH	 ; R/W, Miscellanea register #1
            	ClrWDT		EQU    1DH	 ; W, Clear Watch-dog reset.
            	Real_T		EQU    1DH	 ; R, System Real-Time Counter, base on 31.25us
            	IOP_IX		EQU    1EH	 ; W, Programming IO Port index .
            	IOP_DAT		EQU    1FH	 ; W, Programming IO Port Data .
            
            	; Virtual Program IO Port
            	IOP_Timer1	EQU    00H
            	IOP_Timer2	EQU    01H
            	IOP_RTC32K	EQU    02H
            	IOP_FetchCNT	EQU    03H
            
            	IOP_PA_PD50K	EQU    05H
            	IOP_PB_PD50K	EQU    06H
            	IOP_PCI_PD50K	EQU    07H
            	IOP_PA_PD220K	EQU    08H
            	IOP_PB_PD220K	EQU    09H
            	IOP_PCI_PD220K	EQU    0AH
            	IOP_PA_PD1M	EQU    0BH
            	IOP_PB_PD1M	EQU    0CH
            	IOP_PCI_PD1M	EQU    0DH
            	IOP_PA_4MA	EQU    0EH
            	IOP_PB_4MA	EQU    0FH
            	IOP_PCI_4MA	EQU    10H
            	IOP_PA_WLOW	EQU    11H
            	IOP_PB_WLOW	EQU    12H
            	IOP_PCI_WLOW	EQU    13H
            	IOP_WAKEN_PA	EQU    14H
            	IOP_WAKEN_PB	EQU    15H
            	IOP_WAKEN_PC	EQU    16H
            	IOP_WAKELV_PA	EQU    17H
            	IOP_WAKELV_PB	EQU    18H
            	IOP_WAKELV_PC	EQU    19H
            	IOP_WAKEDLV_PB	EQU    1AH
            
            	; IO[0x40-0x7F]
            	ENC_DAT		EQU    54H
            	SPI_CTL		EQU    55H
            	SPI_DAT		EQU    56H
            	EP		EQU    5EH
            	SSC		EQU    63H
            	SPEED		EQU    67H
            #endif
            
            
            #ifdef _MFDSP2_
            
            ; {
            
            	STATUS	     EQU    00H	      ; R/W, BIT0: Zero.
            				      ; R/W, BIT1: Carry.
            				      ; R/W, BIT2: Overflow.
            				      ; R/W, BIT3: Negative.
            				      ; R/W, BIT5: UART_EN
            				      ; R/W, BIT7: Global Interrupt Enable.
            				      ; R/W, BIT8: SPIM_EN
            				      ; R/W, BIT9: SPIS_EN
            				      ; R/W, BIT12: BANK15
            				      ; R/W, BIT13: Interrupt Vector Table Access Enable.
            				      ; R/W, BIT14: Filter Buffer Available.
            				      ; R/W, BIT15: Parser Buffer Available.
            	INTENA	     EQU    01H	      ; R/W, Int Enable.
            	INTREQ	     EQU    02H	      ; R/W, Int Request.
            	IntVect	     EQU    03H	      ; R/W, Interrupt Table
            	IOC_PA	     EQU    04H	      ; R/W, PortA IO control. ('0' = input,'1' = output)
            	IOC_PB	     EQU    05H	      ; R/W, PortB IO control. ('0' = input,'1' = output)
            	IOC_PC	     EQU    06H	      ; R/W, PortC IO control. ('0' = input,'1' = output)
            	IOC_PCI	     EQU    06H
            	PortA	     EQU    07H	      ; R/W, General input/output port.
            	PortB	     EQU    08H	      ; R/W, General input/output port.
            	PortC	     EQU    09H	      ; R/W, General input/output port.
            	PortC2	     EQU    09H
            	PortCI	     EQU    09H
            	IntMask	     EQU    0AH
            	SPIS_CTL     EQU    0BH	      ; W,   Specical Peripheral control register.
            	SPIS_DAT     EQU    0CH	      ; W,   Specical Peripheral control register.
            	SPI_CTL	     EQU    0DH	      ; R/W, Serial interface control register.
            	SPI_DAT	     EQU    0EH	      ; R/W, Serial interface data.
            	SPIM_CTL     EQU    0DH	      ; R/W, Serial interface control register.
            	SPIM_DAT     EQU    0EH	      ; R/W, Serial interface data.
            
            	UART_CTL     EQU    12H
            	UART_DAT     EQU    13H
            
            	; ------------------------------------
            
            	MISC6	     EQU    15H
            	DACL	     EQU    16H	      ;W, DAC output L Channel.
            	DACR	     EQU    17H	      ;W, DAC output R Channel.
            
            	MISC5	     EQU    18H
            	MISC4	     EQU    19H
            	MISC3	     EQU    1AH
            	MISC2	     EQU    1BH
            	MISC	     EQU    1CH
            
            	ClrWDT	     EQU    1DH	      ;W, Clear Watch-dog reset.
            	Real_T	     EQU    1DH	      ;R, System Real-Time Counter, base on 31.25us
            	IOP_IX	     EQU    1EH	      ;W, Programming IO Port index .
            	IOP_DAT	     EQU    1FH	      ;W, Programming IO Port Data .
            
            	; ------------------------------------
            	; Virtual Program IO Port
            
            	IOP_Timer1    EQU    00H
            	IOP_Timer2    EQU    01H
            	IOP_RTC32K    EQU    02H
            	IOP_FetchCNT  EQU    03H
            
            	IOP_PA_PDEN   EQU    05H
            	IOP_PB_PDEN   EQU    06H
            	IOP_PCI_PDEN  EQU    07H
            
            	IOP_PA_PUEN   EQU    08H
            	IOP_PB_PUEN   EQU    09H
            	IOP_PCI_PUEN  EQU    0AH
            
            	IOP_PA_PDSEL  EQU    0BH
            	IOP_PB_PDSEL  EQU    0CH
            	IOP_PCI_PDSEL EQU    0DH
            
            	IOP_PA_TOUCH  EQU    0EH
            	IOP_PB_TOUCH  EQU    0FH
            	IOP_PCI_TOUCH EQU    10H
            
            	IOP_PA_ODEN   EQU    11H
            	IOP_PB_ODEN   EQU    12H
            	IOP_PCI_ODEN  EQU    13H
            
            	IOP_WAKEN_PA  EQU    14H
            	IOP_WAKEN_PB  EQU    15H
            	IOP_WAKEN_PC  EQU    16H
            
            	IOP_WAKELV_PA EQU    17H
            	IOP_WAKELV_PB EQU    18H
            	IOP_WAKELV_PC EQU    19H
            
            	IOP_WAKEDLV_PB EQU   1AH
            
            	IOP_DEEP_SLEEP1 EQU  1BH
            	IOP_DEEP_SLEEP2 EQU  1CH
            	IOP_DEBOUNCE_T1 EQU  1DH
            	IOP_DEBOUNCE_T2 EQU  1EH
            
            
            	; ------------------------------------
            	; IO[0x40-0x7F]
            
            
            	ADH_CFG0      EQU    40H
            	ADH_CFG1      EQU    41H
            	ADH_CFG2      EQU    42H
            	ADH_DO	      EQU    44H
            
            	I2C_CTL	      EQU    48H
            	I2C_DAT	      EQU    49H
            	I2C_CMD	      EQU    4AH
            	I2C_SR	      EQU    4AH	    ; same as I2C_CMD
            
            	ADH2_CFG0     EQU    4BH
            	ADH2_CFG1     EQU    4CH
            	ADH2_CFG2     EQU    4DH
            	ADH2_DO       EQU    4FH
            
            	TRA_CFG       EQU    46H
            	TRA_DAT       EQU    47H
            
            	ENC_DAT	      EQU    54H
            	SSC           EQU    63H
            	SPEED	      EQU    67H
            ; }
            
            #endif
            
            
            ;-----------------------------------------------------------
            
            #ifdef NO_OPTIMAL_RM
            
            
            #else
            
            #define Optimal_RM	; Optimal RAM function Enable
            
            #endif
            
            
            VarRM[0:127] = {
            BP_SAVE,
            
            }
            
            VarRM[128:511] = {
            
            }
            
            VarRM[512:4095] = {
            
            }
            
            ShareVar = {
            
            }
            
            ;--------------------------------------------------------------------
            
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\CRT0\CRT0.INC> End=========================
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\CRT0\CRT0.ASM> Start=========================
            
            	org	0000h
            RSTB_ENTRY:
00000:      	PCH=		SYS_PROG_ENTRY
00001:      	ljmp		SYS_PROG_ENTRY
            
            
            	org	0004h
            WAKEUP_ENTRY:
00004:      	PCH=		WAKEUP_PROC
00005:      	ljmp		WAKEUP_PROC
            
            
            	org	0100h
            
            
            
            SYS_PROG_ENTRY:
            	; ~~ DSP initial
            
00100:      	dsi
00101:      	nop
00102:      	AR=		@STACKBOTTOM
00104:      	BP=		AR
            
            #ifdef KEEP_SRAM_DATA
            
            
            #else
00105:      	AR=		DSP_SRAM_SIZE
00107:      	AR--
00108:      	CX=		AR
00109:      	I1=		AR
0010A:      	AR=		0
            @clearram_loop_1705:
0010B:      	rm[I1--]=	AR
0010C:      	loop		@clearram_loop_1705
            #endif
            
0010D:      	io[ClrWDT]=	AR
            
0010E:      	set		io[STATUS].b13
0010F:      	CX=		DSP_VECT_SUPPORT
00110:      	P1=		#IntVectTable
00113:      	jmp		@setintvect_label_1548
            @setintvect_loop_1548:
00114:      	AR=		pm[P1++]
00115:      	io[IntVect]=	AR
            @setintvect_label_1548:
00116:      	loop		@setintvect_loop_1548
            
00117:      	clr		io[STATUS].b13
            
            	; ~~ C code
            
            #ifdef PRAM_BANK
            	PCH=		sfx_DynFastCallInit
            	lcall		sfx_DynFastCallInit
            #endif
            
00118:      	PCH=		ginit_code
00119:      	lcall		ginit_code
            
0011A:      	PCH=		_main
0011B:      	ljmp		_main
            
            
            /* ================================================================= */
            // ------------- Interrupt Service Routine--------------------------
            /* ================================================================= */
            
            EMPTY_INTENTRY:
0011C:      	reti
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\CRT0\CRT0.ASM> End=========================
            
            ;=========================Include <DEPS\C_D568E6C1.S.CODE.ASM> Start=========================
            ; C.C Code Start!!;
            VarRM[0:4095]={
              
            };
            
            ; //
            .code
            ; //
            ; //
            ; //rjmp void _main();
            ; //rjmp void _KeyPlayAdpECABF1D0();
            ; //rjmp void _KeyPlayNextAFBA8CED();
            ; //rjmp void _KeyPlayPrev8E98A35A();
            ; //
            ; //
            ; //
            ; //
            .code
            ; //rjmp void _main()				
            _main:
            ; //{
            ; //_AECA8DE46_0:;					
            _AECA8DE46_0:
            ; //	
            ; //_AECA8DE46_1:;					
            _AECA8DE46_1:
            ; //_AECA8DE46_2:;					
            _AECA8DE46_2:
            ; //	_InitialDA4A7CC4();			
0011D:      	pch	= _InitialDA4A7CC4
0011E:      	lcall	_InitialDA4A7CC4
            ; //_AECA8DE46_3:;					
            _AECA8DE46_3:
            ; //_AECA8DE46_4:;					
            _AECA8DE46_4:
            ; //	_InitKey3C587B6D();			
0011F:      	pch	= _InitKey3C587B6D
00120:      	lcall	_InitKey3C587B6D
            ; //_AECA8DE46_5:;					
            _AECA8DE46_5:
            ; //_AECA8DE46_6:;					
            _AECA8DE46_6:
            ; //	ADPCM_CHX_Init();			
00121:      	pch	= ADPCM_CHX_Init
00122:      	lcall	ADPCM_CHX_Init
            ; //_AECA8DE46_7:;					
            _AECA8DE46_7:
            ; //	asm set io[0x06].b0;			
00123:      	set io[0x06].b0//
            ; //_AECA8DE46_8:;					
            _AECA8DE46_8:
            ; //	sAX	= 0x0001;			
00124:      	AX	= 0x01
            ; //	asm I1 = CopyToBank+0;			
00125:      	I1 = CopyToBank+0//
            ; //	*(__int16*)sSI	= sAX			
00126:      	rm[I1]	= AX
            ; //_AECA8DE46_9:;					
            _AECA8DE46_9:
            ; //	asm	set io[INTENA].b0		
00127:      	set io[INTENA].b0
            ; //_AECA8DE46_10:;					
            _AECA8DE46_10:
            ; //	asm	eni				
00128:      	eni
            ; //LE6FF7BEA_5:;					
            LE6FF7BEA_5:
            ; //_AECA8DE46_11:;					
            _AECA8DE46_11:
            ; //_AECA8DE46_12:;					
            _AECA8DE46_12:
            ; //	asm	io[ClrWDT] = AR			
00129:      	io[ClrWDT] = AR
            ; //	
            ; //_AECA8DE46_13:;					
            _AECA8DE46_13:
            ; //_AECA8DE46_14:;					
            _AECA8DE46_14:
            ; //	_PollingKey3B90E3B1();			
0012A:      	pch	= _PollingKey3B90E3B1
0012B:      	lcall	_PollingKey3B90E3B1
            ; //_AECA8DE46_15:;					
            _AECA8DE46_15:
            ; //_AECA8DE46_16:;					
            _AECA8DE46_16:
            ; //	_DoADPCM9CD0E20D();			
0012C:      	pch	= _DoADPCM9CD0E20D
0012D:      	lcall	_DoADPCM9CD0E20D
            ; //_AECA8DE46_17:;					
            _AECA8DE46_17:
            ; //	goto LE6FF7BEA_5;			
0012E:      	jmp	LE6FF7BEA_5
            ; //LE6FF7BEA_4:;					
            LE6FF7BEA_4:
            ; //LE6FF7BEA_3:;					
            LE6FF7BEA_3:
            ; //_AECA8DE46_18:;					
            _AECA8DE46_18:
            ; //	return;					
0012F:      	rets
            ; //_main_end:;					
            _main_end:
            ; //_AECA8DE46_19:;					
            _AECA8DE46_19:
            ; //}
            ; //
            ; //rjmp void _KeyPlayAdpECABF1D0()			
            _KeyPlayAdpECABF1D0:
            ; //{
            ; //_AECA8DE46_20:;					
            _AECA8DE46_20:
            ; //	
            ; //_AECA8DE46_21:;					
            _AECA8DE46_21:
            ; //_AECA8DE46_22:;					
            _AECA8DE46_22:
            ; //	asm I1 = _iADPCCACC469+0;		
00130:      	I1 = _iADPCCACC469+0//
            ; //	sAX	= *(__int16*)sSI;		
00131:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
00132:      	push	AX
            ; //	_playADPCMBACD5AFD(STACK[sSP + 0]);	
00133:      	pch	= _playADPCMBACD5AFD
00134:      	lcall	_playADPCMBACD5AFD
            ; //	RESTORESP(1);				
00135:      	pop	AR
            ; //LE6FF7BEA_6:;					
            LE6FF7BEA_6:
            ; //_AECA8DE46_23:;					
            _AECA8DE46_23:
            ; //	return;					
00136:      	rets
            ; //_KeyPlayAdpECABF1D0_end:;			
            _KeyPlayAdpECABF1D0_end:
            ; //_AECA8DE46_24:;					
            _AECA8DE46_24:
            ; //}
            ; //
            ; //rjmp void _KeyPlayNextAFBA8CED()		
            _KeyPlayNextAFBA8CED:
            ; //{
            ; //_AECA8DE46_25:;					
            _AECA8DE46_25:
            ; //	
            ; //_AECA8DE46_26:;					
            _AECA8DE46_26:
            ; //	asm I1 = _iADPCCACC469+0;		
00137:      	I1 = _iADPCCACC469+0//
            ; //	sAX	= *(__int16*)sSI;		
00138:      	AX	= rm[I1]
            ; //	sSI	= (int)&_iADPCCACC469;		
00139:      	I1	= _iADPCCACC469
            ; //	sCX	= *(__int16*)sSI;		
0013A:      	CX	= rm[I1]
            ; //	sCX++;					
0013B:      	CX++
            ; //	*(__int16*)sSI	= sCX;			
0013C:      	rm[I1]	= CX
            ; //_AECA8DE46_27:;					
            _AECA8DE46_27:
            ; //	asm I1 = _iADPCCACC469+0;		
0013D:      	I1 = _iADPCCACC469+0//
            ; //	sAX	= *(__int16*)sSI;		
0013E:      	AX	= rm[I1]
            ; //	sCX	= 0x0009;			
0013F:      	CX	= 0x09
            ; //	sfx_CMP_AX_CX_JGE();			
00140:      	pch	= sfx_CMP_AX_CX_JGE
00141:      	lcall	sfx_CMP_AX_CX_JGE
            ; //	if(__je__)	goto LE6FF7BEA_9;	
00142:      	if ZR	jmp LE6FF7BEA_9
            ; //	goto	LE6FF7BEA_8;			
00143:      	jmp	LE6FF7BEA_8
            ; //LE6FF7BEA_9:;					
            LE6FF7BEA_9:
            ; //_AECA8DE46_28:;					
            _AECA8DE46_28:
            ; //	sAX	= 0x0000;			
00144:      	AX	= 0x00
            ; //	asm I1 = _iADPCCACC469+0;		
00145:      	I1 = _iADPCCACC469+0//
            ; //	*(__int16*)sSI	= sAX			
00146:      	rm[I1]	= AX
            ; //LE6FF7BEA_8:;					
            LE6FF7BEA_8:
            ; //_AECA8DE46_29:;					
            _AECA8DE46_29:
            ; //_AECA8DE46_30:;					
            _AECA8DE46_30:
            ; //_AECA8DE46_31:;					
            _AECA8DE46_31:
            ; //	_KeyPlayAdpECABF1D0();			
00147:      	pch	= _KeyPlayAdpECABF1D0
00148:      	lcall	_KeyPlayAdpECABF1D0
            ; //LE6FF7BEA_7:;					
            LE6FF7BEA_7:
            ; //_AECA8DE46_32:;					
            _AECA8DE46_32:
            ; //	return;					
00149:      	rets
            ; //_KeyPlayNextAFBA8CED_end:;			
            _KeyPlayNextAFBA8CED_end:
            ; //_AECA8DE46_33:;					
            _AECA8DE46_33:
            ; //}
            ; //
            ; //rjmp void _KeyPlayPrev8E98A35A()		
            _KeyPlayPrev8E98A35A:
            ; //{
            ; //_AECA8DE46_34:;					
            _AECA8DE46_34:
            ; //	
            ; //_AECA8DE46_35:;					
            _AECA8DE46_35:
            ; //	asm I1 = _iADPCCACC469+0;		
0014A:      	I1 = _iADPCCACC469+0//
            ; //	sAX	= *(__int16*)sSI;		
0014B:      	AX	= rm[I1]
            ; //	sSI	= (int)&_iADPCCACC469;		
0014C:      	I1	= _iADPCCACC469
            ; //	sCX	= *(__int16*)sSI;		
0014D:      	CX	= rm[I1]
            ; //	sCX--;					
0014E:      	CX--
            ; //	*(__int16*)sSI	= sCX;			
0014F:      	rm[I1]	= CX
            ; //_AECA8DE46_36:;					
            _AECA8DE46_36:
            ; //	asm I1 = _iADPCCACC469+0;		
00150:      	I1 = _iADPCCACC469+0//
            ; //	sAX	= *(__int16*)sSI;		
00151:      	AX	= rm[I1]
            ; //	sCX	= 0x0000;			
00152:      	CX	= 0x00
            ; //	sfx_CMP_AX_CX_JL();			
00153:      	pch	= sfx_CMP_AX_CX_JL
00154:      	lcall	sfx_CMP_AX_CX_JL
            ; //	if(__je__)	goto LE6FF7BEA_12;	
00155:      	if ZR	jmp LE6FF7BEA_12
            ; //	goto	LE6FF7BEA_11;			
00156:      	jmp	LE6FF7BEA_11
            ; //LE6FF7BEA_12:;					
            LE6FF7BEA_12:
            ; //_AECA8DE46_37:;					
            _AECA8DE46_37:
            ; //	sAX	= 0x0005;			
00157:      	AX	= 0x05
            ; //	asm I1 = _iADPCCACC469+0;		
00158:      	I1 = _iADPCCACC469+0//
            ; //	*(__int16*)sSI	= sAX			
00159:      	rm[I1]	= AX
            ; //LE6FF7BEA_11:;					
            LE6FF7BEA_11:
            ; //_AECA8DE46_38:;					
            _AECA8DE46_38:
            ; //_AECA8DE46_39:;					
            _AECA8DE46_39:
            ; //_AECA8DE46_40:;					
            _AECA8DE46_40:
            ; //	_KeyPlayAdpECABF1D0();			
0015A:      	pch	= _KeyPlayAdpECABF1D0
0015B:      	lcall	_KeyPlayAdpECABF1D0
            ; //LE6FF7BEA_10:;					
            LE6FF7BEA_10:
            ; //_AECA8DE46_41:;					
            _AECA8DE46_41:
            ; //	return;					
0015C:      	rets
            ; //_KeyPlayPrev8E98A35A_end:;			
            _KeyPlayPrev8E98A35A_end:
            ; //_AECA8DE46_42:;					
            _AECA8DE46_42:
            ; //}
            ; //
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //__int16 _keyfuncF06F3D55[15] = {		
            _keyfuncF06F3D55:
            ; //	(int)&_KeyPlayPrev8E98A35A[0], 0x0000, 0x0000, (int)&_KeyPlayAdpECABF1D0[0], 0x0000, 0x0000, (int)&_KeyPlayNextAFBA8CED[0], 0x0000, 
0015D:      DW #_KeyPlayPrev8E98A35A,0x0000,0x0000,#_KeyPlayAdpECABF1D0,0x0000,0x0000,#_KeyPlayNextAFBA8CED,0x0000,
            ; //	0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000
00165:      DW 0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,0x0000,
            ; //};
            ; //
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ;=========================Include <DEPS\C_D568E6C1.S.CODE.ASM> End=========================
            
            ;=========================Include <DEPS\GLOBAL_6037E6D5.S.CODE.ASM> Start=========================
            ; global.c Code Start!!;
            VarRM[0:127]={
             inbuf,outbuf 
            };
            
            ; //// CODE segment					
            VarRM[0:4095]={
             BaseOn128#PCMY[128] 
            };
            
            ; //
            .code
            ; //
            ; //
            ; //interrupt rjmp void _PWM_Entry4EB0B003();
            ; //rjmp void _InitialDA4A7CC4();
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            .code
            ; //interrupt rjmp void _PWM_Entry4EB0B003()	
            _PWM_Entry4EB0B003:
            ; //{						
0016C:      	push ax
0016D:      	push bx
0016E:      	push cx
0016F:      	push dx
00170:      	push r0
00171:      	push r1
00172:      	push r2
00173:      	push r3
00174:      	push i1
00175:      	push p1
00176:      	push mx
00177:      	push mr0
00178:      	push mr1
00179:      	push mr2
0017A:      	ar = p1.hh
0017B:      	push ar
            ; //_AECA8DE46_43:;					
            _AECA8DE46_43:
            ; //_AECA8DE46_44:;					
            _AECA8DE46_44:
            ; //	asm	clr io[INTREQ].b0		
0017C:      	clr io[INTREQ].b0
            ; //_AECA8DE46_45:;					
            _AECA8DE46_45:
            ; //	asm	push AX				
0017D:      	push AX
            ; //_AECA8DE46_46:;					
            _AECA8DE46_46:
            ; //	asm	push I0				
0017E:      	push I0
            ; //_AECA8DE46_47:;					
            _AECA8DE46_47:
            ; //	asm	push CBL			
0017F:      	push CBL
            ; //	
            ; //_AECA8DE46_48:;					
            _AECA8DE46_48:
            ; //	io[0x3B]	= 0x0007;		
00180:      	AR	= 0x07
00181:      	io[0x3B]	= AR
            ; //	
            ; //_AECA8DE46_49:;					
            _AECA8DE46_49:
            ; //	asm AX = rm[outbuf+0];			
00182:      	AX = rm[outbuf+0]//
            ; //_AECA8DE46_50:;					
            _AECA8DE46_50:
            ; //	asm	AR = AX				
00183:      	AR = AX
            ; //_AECA8DE46_51:;					
            _AECA8DE46_51:
            ; //	asm	I0 = AR				
00184:      	I0 = AR
            ; //	
            ; //_AECA8DE46_52:;					
            _AECA8DE46_52:
            ; //_AECA8DE46_53:;					
            _AECA8DE46_53:
            ; //	read_I0P2();				
00185:      	AX	= rm[I0++2]
            ; //	io[0x16]	= sAX;			
00186:      	AR	= AX
00187:      	io[0x16]	= AR
            ; //_AECA8DE46_54:;					
            _AECA8DE46_54:
            ; //_AECA8DE46_55:;					
            _AECA8DE46_55:
            ; //	read_I0P2();				
00188:      	AX	= rm[I0++2]
            ; //	io[0x16]	= sAX;			
00189:      	AR	= AX
0018A:      	io[0x16]	= AR
            ; //_AECA8DE46_56:;					
            _AECA8DE46_56:
            ; //_AECA8DE46_57:;					
            _AECA8DE46_57:
            ; //	read_I0P2();				
0018B:      	AX	= rm[I0++2]
            ; //	io[0x16]	= sAX;			
0018C:      	AR	= AX
0018D:      	io[0x16]	= AR
            ; //_AECA8DE46_58:;					
            _AECA8DE46_58:
            ; //_AECA8DE46_59:;					
            _AECA8DE46_59:
            ; //	read_I0P2();				
0018E:      	AX	= rm[I0++2]
            ; //	io[0x16]	= sAX;			
0018F:      	AR	= AX
00190:      	io[0x16]	= AR
            ; //_AECA8DE46_60:;					
            _AECA8DE46_60:
            ; //_AECA8DE46_61:;					
            _AECA8DE46_61:
            ; //	get_I0();				
00191:      	push	I0
00192:      	pop	AX
            ; //	outbuf+0 = sAX				
00193:      	rm[outbuf+0]	= AX
            ; //_AECA8DE46_62:;					
            _AECA8DE46_62:
            ; //	asm	pop CBL				
00194:      	pop CBL
            ; //_AECA8DE46_63:;					
            _AECA8DE46_63:
            ; //	asm	pop I0				
00195:      	pop I0
            ; //_AECA8DE46_64:;					
            _AECA8DE46_64:
            ; //	asm	pop AX				
00196:      	pop AX
            ; //L0E8FA404_15:;					
            L0E8FA404_15:
            ; //_AECA8DE46_65:;					
            _AECA8DE46_65:
            ; //	return;					
00197:      	pop ar
00198:      	p1.hh = ar
00199:      	pop mr2
0019A:      	pop mr1
0019B:      	pop mr0
0019C:      	pop mx
0019D:      	pop p1
0019E:      	pop i1
0019F:      	pop r3
001A0:      	pop r2
001A1:      	pop r1
001A2:      	pop r0
001A3:      	pop dx
001A4:      	pop cx
001A5:      	pop bx
001A6:      	pop ax
001A7:      	reti
            ; //_PWM_Entry4EB0B003_end:;			
            _PWM_Entry4EB0B003_end:
            ; //_AECA8DE46_66:;					
            _AECA8DE46_66:
            ; //}
            ; //
            ; //rjmp void L0E8FA404_16()			
            L0E8FA404_16:
            ; //{
            ; //_AECA8DE46_67:;					
            _AECA8DE46_67:
            ; //	
            ; //_AECA8DE46_68:;					
            _AECA8DE46_68:
            ; //	io[0x16]	= 0x0000;		
001A8:      	AR	= 0x00
001A9:      	io[0x16]	= AR
            ; //_AECA8DE46_69:;					
            _AECA8DE46_69:
            ; //	io[0x16]	= 0x0000;		
001AA:      	AR	= 0x00
001AB:      	io[0x16]	= AR
            ; //_AECA8DE46_70:;					
            _AECA8DE46_70:
            ; //	io[0x16]	= 0x0000;		
001AC:      	AR	= 0x00
001AD:      	io[0x16]	= AR
            ; //_AECA8DE46_71:;					
            _AECA8DE46_71:
            ; //	io[0x16]	= 0x0000;		
001AE:      	AR	= 0x00
001AF:      	io[0x16]	= AR
            ; //_AECA8DE46_72:;					
            _AECA8DE46_72:
            ; //	io[0x36]	= 0x0000;		
001B0:      	AR	= 0x00
001B1:      	io[0x36]	= AR
            ; //_AECA8DE46_73:;					
            _AECA8DE46_73:
            ; //	io[0x36]	= 0x0000;		
001B2:      	AR	= 0x00
001B3:      	io[0x36]	= AR
            ; //_AECA8DE46_74:;					
            _AECA8DE46_74:
            ; //	io[0x36]	= 0x0000;		
001B4:      	AR	= 0x00
001B5:      	io[0x36]	= AR
            ; //_AECA8DE46_75:;					
            _AECA8DE46_75:
            ; //	io[0x36]	= 0x0000;		
001B6:      	AR	= 0x00
001B7:      	io[0x36]	= AR
            ; //_AECA8DE46_76:;					
            _AECA8DE46_76:
            ; //	io[0x36]	= 0x0000;		
001B8:      	AR	= 0x00
001B9:      	io[0x36]	= AR
            ; //_AECA8DE46_77:;					
            _AECA8DE46_77:
            ; //	io[0x36]	= 0x0000;		
001BA:      	AR	= 0x00
001BB:      	io[0x36]	= AR
            ; //_AECA8DE46_78:;					
            _AECA8DE46_78:
            ; //	io[0x36]	= 0x0000;		
001BC:      	AR	= 0x00
001BD:      	io[0x36]	= AR
            ; //_AECA8DE46_79:;					
            _AECA8DE46_79:
            ; //	io[0x36]	= 0x0000;		
001BE:      	AR	= 0x00
001BF:      	io[0x36]	= AR
            ; //_AECA8DE46_80:;					
            _AECA8DE46_80:
            ; //	io[0x3C]	= 0x003F;		
001C0:      	AR	= 0x3F
001C1:      	io[0x3C]	= AR
            ; //_AECA8DE46_81:;					
            _AECA8DE46_81:
            ; //	sAX	= io[0x3C];			
001C2:      	AR	= io[0x3C]
001C3:      	AX	= AR
            ; //_AECA8DE46_82:;					
            _AECA8DE46_82:
            ; //	asm	set io[MISC].b9			
001C4:      	set io[MISC].b9
            ; //_AECA8DE46_83:;					
            _AECA8DE46_83:
            ; //	asm	set io[MISC].b8			
001C5:      	set io[MISC].b8
            ; //_AECA8DE46_84:;					
            _AECA8DE46_84:
            ; //	asm	set io[MISC].b4			
001C6:      	set io[MISC].b4
            ; //L0E8FA404_18:;					
            L0E8FA404_18:
            ; //_AECA8DE46_85:;					
            _AECA8DE46_85:
            ; //	return;					
001C7:      	rets
            ; //L0E8FA404_16_end:;				
            L0E8FA404_16_end:
            ; //_AECA8DE46_86:;					
            _AECA8DE46_86:
            ; //}
            ; //
            ; //rjmp void L0E8FA404_19()			
            L0E8FA404_19:
            ; //{
            ; //_AECA8DE46_87:;					
            _AECA8DE46_87:
            ; //	
            ; //_AECA8DE46_88:;					
            _AECA8DE46_88:
            ; //	io[0x04]	= 0x000F;		
001C8:      	AR	= 0x0F
001C9:      	io[0x04]	= AR
            ; //_AECA8DE46_89:;					
            _AECA8DE46_89:
            ; //	io[0x05]	= 0xFFFF;		
001CA:      	AR	= 0xFFFF
001CC:      	io[0x05]	= AR
            ; //_AECA8DE46_90:;					
            _AECA8DE46_90:
            ; //	io[0x07]	= 0x0000;		
001CD:      	AR	= 0x00
001CE:      	io[0x07]	= AR
            ; //_AECA8DE46_91:;					
            _AECA8DE46_91:
            ; //	io[0x08]	= 0x0000;		
001CF:      	AR	= 0x00
001D0:      	io[0x08]	= AR
            ; //L0E8FA404_21:;					
            L0E8FA404_21:
            ; //_AECA8DE46_92:;					
            _AECA8DE46_92:
            ; //	return;					
001D1:      	rets
            ; //L0E8FA404_19_end:;				
            L0E8FA404_19_end:
            ; //_AECA8DE46_93:;					
            _AECA8DE46_93:
            ; //}
            ; //
            ; //rjmp void _InitialDA4A7CC4()			
            _InitialDA4A7CC4:
            ; //{
            ; //_AECA8DE46_94:;					
            _AECA8DE46_94:
            ; //	
            ; //_AECA8DE46_95:;					
            _AECA8DE46_95:
            ; //	sAX	= 0xFFFF;			
001D2:      	AX	= 0xFFFF
            ; //	asm I1 = _iADPCCACC469+0;		
001D4:      	I1 = _iADPCCACC469+0//
            ; //	*(__int16*)sSI	= sAX			
001D5:      	rm[I1]	= AX
            ; //_AECA8DE46_96:;					
            _AECA8DE46_96:
            ; //	asm AX = PCMY+0;			
001D6:      	AX = PCMY+0//
            ; //	inbuf+0 = sAX				
001D8:      	rm[inbuf+0]	= AX
            ; //_AECA8DE46_97:;					
            _AECA8DE46_97:
            ; //	asm AX = PCMY+0;			
001D9:      	AX = PCMY+0//
            ; //	outbuf+0 = sAX				
001DB:      	rm[outbuf+0]	= AX
            ; //_AECA8DE46_98:;					
            _AECA8DE46_98:
            ; //_AECA8DE46_99:;					
            _AECA8DE46_99:
            ; //	NEARCALL(L0E8FA404_16);			
001DC:      	call	L0E8FA404_16
            ; //_AECA8DE46_100:;				
            _AECA8DE46_100:
            ; //_AECA8DE46_101:;				
            _AECA8DE46_101:
            ; //	NEARCALL(L0E8FA404_19);			
001DD:      	call	L0E8FA404_19
            ; //L0E8FA404_22:;					
            L0E8FA404_22:
            ; //_AECA8DE46_102:;				
            _AECA8DE46_102:
            ; //	return;					
001DE:      	rets
            ; //_InitialDA4A7CC4_end:;				
            _InitialDA4A7CC4_end:
            ; //_AECA8DE46_103:;				
            _AECA8DE46_103:
            ; //}
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ;=========================Include <DEPS\GLOBAL_6037E6D5.S.CODE.ASM> End=========================
            
            ;=========================Include <DEPS\PLAYADP_65A00B9D.S.CODE.ASM> Start=========================
            ; playadp.c Code Start!!;
            VarRM[0:4095]={
             _iADPCCACC469,_adpch30670376[36],_adpFLTG0FBE3CB5[2] 
            };
            
            ; //
            .code
            ; //
            ; //
            ; //rjmp void _playADPCMBACD5AFD(__int16 _index_0_4);
            ; //rjmp void ADPCM_CHX_Init();
            ; //rjmp void ADPCM_CHXGetBts();
            ; //rjmp void _DoADPCM9CD0E20D();
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            .code
            ; //rjmp void _playADPCMBACD5AFD(__int16 _index_0_4)
            _playADPCMBACD5AFD:
            ; //{
            ; //	__int16 _i_1_2;
            ; //	__int16 _p_1_4;
            ; //	__int16 _q_1_6;
            ; //						
001DF:      	AR	= rm[BP_SAVE]
001E0:      	push	AR
001E1:      	AR	= BP
001E2:      	rm[BP_SAVE]	= AR
001E3:      	AR	 = -3
001E4:      	BP	+= AR
            ; //_AECA8DE46_104:;				
            _AECA8DE46_104:
            ; //	
            ; //_AECA8DE46_105:;				
            _AECA8DE46_105:
            ; //	asm AX = _adpch30670376+0;		
001E5:      	AX = _adpch30670376+0//
            ; //	sSI	= (int)&_p_1_4;			
001E6:      	AR	= -1
001E7:      	I1	= rm[BP_SAVE]
001E8:      	I1	+= AR
            ; //	*(__int16*)sSI	= sAX;			
001E9:      	rm[I1]	= AX
            ; //_AECA8DE46_106:;				
            _AECA8DE46_106:
            ; //	_i_1_2+0	= 0x00;			
001EA:      	I1	= rm[BP_SAVE]
001EB:      	AX	= 0x00
001EC:      	rm[I1]	= AX
            ; //L7F5A46A0_26:;					
            L7F5A46A0_26:
            ; //	sSI	= (int)&_i_1_2;			
001ED:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
001EE:      	AX	= rm[I1]
            ; //	sCX	= 0x0002;			
001EF:      	CX	= 0x02
            ; //	sfx_CMP_AX_CX_JL();			
001F0:      	pch	= sfx_CMP_AX_CX_JL
001F1:      	lcall	sfx_CMP_AX_CX_JL
            ; //	if(__je__)	goto L7F5A46A0_30;	
001F2:      	if ZR	jmp L7F5A46A0_30
            ; //	goto	L7F5A46A0_28;			
001F3:      	jmp	L7F5A46A0_28
            ; //L7F5A46A0_30:;					
            L7F5A46A0_30:
            ; //	goto L7F5A46A0_27;			
001F4:      	jmp	L7F5A46A0_27
            ; //L7F5A46A0_29:;					
            L7F5A46A0_29:
            ; //	sSI	= (int)&_i_1_2;			
001F5:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
001F6:      	AX	= rm[I1]
            ; //	sSI	= (int)&_i_1_2;			
001F7:      	I1	= rm[BP_SAVE]
            ; //	asm AR = 0x0001;			
001F8:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
001F9:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX + AR;			
001FA:      	rm[I1] = CX + AR//
            ; //	goto L7F5A46A0_26;			
001FB:      	jmp	L7F5A46A0_26
            ; //L7F5A46A0_27:;					
            L7F5A46A0_27:
            ; //	
            ; //_AECA8DE46_107:;				
            _AECA8DE46_107:
            ; //	sSI	= (int)&_p_1_4;			
001FC:      	AR	= -1
001FD:      	I1	= rm[BP_SAVE]
001FE:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
001FF:      	AX	= rm[I1]
            ; //	sCX	= 0x000A;			
00200:      	CX	= 0x0A
            ; //	sAX	= sAX + sCX;			
00201:      	AR	= CX
00202:      	AX	+= AR
            ; //	sSI	= sAX;				
00203:      	AR	= AX
00204:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI++;		
00205:      	AX	= rm[I1++]
            ; //	sDX	= *(__int16*)sSI--;		
00206:      	DX	= rm[I1--]
            ; //	sfx_CHECKZEROLONG();			
00207:      	AR	= AX
00208:      	AR	|= DX
            ; //	if(__jz__)	goto L7F5A46A0_32;	
00209:      	if ZR	jmp L7F5A46A0_32
            ; //	goto	L7F5A46A0_31;			
0020A:      	jmp	L7F5A46A0_31
            ; //L7F5A46A0_32:;					
            L7F5A46A0_32:
            ; //	
            ; //_AECA8DE46_108:;				
            _AECA8DE46_108:
            ; //_AECA8DE46_109:;				
            _AECA8DE46_109:
            ; //	sAX	= 0x0012;			
0020B:      	AX	= 0x12
            ; //	PUSH(sAX);				
0020C:      	push	AX
            ; //	sAX	= 0x0000;			
0020D:      	AX	= 0x00
            ; //	PUSH(sAX);				
0020E:      	push	AX
            ; //	sSI	= (int)&_p_1_4;			
0020F:      	AR	= -1
00210:      	I1	= rm[BP_SAVE]
00211:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00212:      	AX	= rm[I1]
            ; //	sDX	= 0;				
00213:      	DX	= 0x00
            ; //	PUSH(sDX);				
00214:      	push	DX
            ; //	PUSH(sAX);				
00215:      	push	AX
            ; //	_memset5A9D755A(STACK[sSP + 0], STACK[sSP + 1], STACK[sSP + 2], STACK[sSP + 3]);
00216:      	pch	= _memset5A9D755A
00217:      	lcall	_memset5A9D755A
            ; //	RESTORESP(4);				
00218:      	AR	= 4
00219:      	BP	+= AR
            ; //_AECA8DE46_110:;				
            _AECA8DE46_110:
            ; //	asm AX = #_adpdata32993E3B+0;		
0021A:      	AX = #_adpdata32993E3B+0//
            ; //	PUSH(sAX);				
0021C:      	push	AX
            ; //	sSI	= (int)&_index_0_4;		
0021D:      	AR	= 2
0021E:      	I1	= rm[BP_SAVE]
0021F:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00220:      	AX	= rm[I1]
            ; //	sCX	= 0x0004;			
00221:      	CX	= 0x04
            ; //	sfx_IMUL_AX_CX();			
00222:      	pch	= sfx_IMUL_AX_CX
00223:      	lcall	sfx_IMUL_AX_CX
            ; //	sCX	= POP();			
00224:      	pop	CX
            ; //	sAX	= sAX + sCX;			
00225:      	AR	= CX
00226:      	AX	+= AR
            ; //	sSI	= (int)&_q_1_6;			
00227:      	AR	= -2
00228:      	I1	= rm[BP_SAVE]
00229:      	I1	+= AR
            ; //	*(__int16*)sSI	= sAX;			
0022A:      	rm[I1]	= AX
            ; //_AECA8DE46_111:;				
            _AECA8DE46_111:
            ; //	sSI	= (int)&_p_1_4;			
0022B:      	AR	= -1
0022C:      	I1	= rm[BP_SAVE]
0022D:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
0022E:      	AX	= rm[I1]
            ; //	sCX	= 0x000A;			
0022F:      	CX	= 0x0A
            ; //	sAX	= sAX + sCX;			
00230:      	AR	= CX
00231:      	AX	+= AR
            ; //	PUSH(sAX);				
00232:      	push	AX
            ; //	sSI	= (int)&_q_1_6;			
00233:      	AR	= -2
00234:      	I1	= rm[BP_SAVE]
00235:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00236:      	AX	= rm[I1]
            ; //	sDI	= sAX;				
00237:      	AR	= AX
00238:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI++;		
00239:      	AX	= pm[P1++]
            ; //	sDX	= *(__int16*)sDI--;		
0023A:      	DX	= pm[P1--]
            ; //	sSI	= POP();			
0023B:      	pop	I1
            ; //	sfx_STORSILONG();			
0023C:      	rm[I1++]	= AX
0023D:      	rm[I1--]	= DX
            ; //_AECA8DE46_112:;				
            _AECA8DE46_112:
            ; //	sSI	= (int)&_p_1_4;			
0023E:      	AR	= -1
0023F:      	I1	= rm[BP_SAVE]
00240:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00241:      	AX	= rm[I1]
            ; //	sCX	= 0x0011;			
00242:      	CX	= 0x11
            ; //	sAX	= sAX + sCX;			
00243:      	AR	= CX
00244:      	AX	+= AR
            ; //	PUSH(sAX);				
00245:      	push	AX
            ; //	sSI	= (int)&_q_1_6;			
00246:      	AR	= -2
00247:      	I1	= rm[BP_SAVE]
00248:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00249:      	AX	= rm[I1]
            ; //	sCX	= 0x0002;			
0024A:      	CX	= 0x02
            ; //	sAX	= sAX + sCX;			
0024B:      	AR	= CX
0024C:      	AX	+= AR
            ; //	sDI	= sAX;				
0024D:      	AR	= AX
0024E:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI;		
0024F:      	AX	= pm[P1]
            ; //	sSI	= POP();			
00250:      	pop	I1
            ; //	*(__int16*)sSI	= sAX;			
00251:      	rm[I1]	= AX
            ; //_AECA8DE46_113:;				
            _AECA8DE46_113:
            ; //	asm AX = _adpFLTG0FBE3CB5+0;		
00252:      	AX = _adpFLTG0FBE3CB5+0//
            ; //	PUSH(sAX);				
00253:      	push	AX
            ; //	sSI	= (int)&_i_1_2;			
00254:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
00255:      	AX	= rm[I1]
            ; //	
            ; //	sCX	= POP();			
00256:      	pop	CX
            ; //	sAX	= sAX + sCX;			
00257:      	AR	= CX
00258:      	AX	+= AR
            ; //	PUSH(sAX);				
00259:      	push	AX
            ; //	sSI	= (int)&_q_1_6;			
0025A:      	AR	= -2
0025B:      	I1	= rm[BP_SAVE]
0025C:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
0025D:      	AX	= rm[I1]
            ; //	sCX	= 0x0003;			
0025E:      	CX	= 0x03
            ; //	sAX	= sAX + sCX;			
0025F:      	AR	= CX
00260:      	AX	+= AR
            ; //	sDI	= sAX;				
00261:      	AR	= AX
00262:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI;		
00263:      	AX	= pm[P1]
            ; //	sSI	= POP();			
00264:      	pop	I1
            ; //	*(__int16*)sSI	= sAX;			
00265:      	rm[I1]	= AX
            ; //_AECA8DE46_114:;				
            _AECA8DE46_114:
            ; //	sAX	= 0x0001;			
00266:      	AX	= 0x01
            ; //	goto L7F5A46A0_25;			
00267:      	jmp	L7F5A46A0_25
            ; //L7F5A46A0_31:;					
            L7F5A46A0_31:
            ; //_AECA8DE46_115:;				
            _AECA8DE46_115:
            ; //_AECA8DE46_116:;				
            _AECA8DE46_116:
            ; //	sSI	= (int)&_p_1_4;			
00268:      	AR	= -1
00269:      	I1	= rm[BP_SAVE]
0026A:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
0026B:      	AX	= rm[I1]
            ; //	sSI	= (int)&_p_1_4;			
0026C:      	AR	= -1
0026D:      	I1	= rm[BP_SAVE]
0026E:      	I1	+= AR
            ; //	asm AR = 0x0012;			
0026F:      	AR = 0x0012//
            ; //	sCX	= *(__int16*)sSI;		
00270:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX + AR;			
00271:      	rm[I1] = CX + AR//
            ; //_AECA8DE46_117:;				
            _AECA8DE46_117:
            ; //	goto L7F5A46A0_29;			
00272:      	jmp	L7F5A46A0_29
            ; //L7F5A46A0_28:;					
            L7F5A46A0_28:
            ; //_AECA8DE46_118:;				
            _AECA8DE46_118:
            ; //	sAX	= 0x0000;			
00273:      	AX	= 0x00
            ; //	goto L7F5A46A0_25;			
00274:      	jmp	L7F5A46A0_25
            ; //L7F5A46A0_25:;					
            L7F5A46A0_25:
            ; //_AECA8DE46_119:;				
            _AECA8DE46_119:
            ; //	return;					
00275:      	AR	= 3
00276:      	BP	+= AR
00277:      	pop	AR
00278:      	rm[BP_SAVE]	= AR
00279:      	rets
            ; //_playADPCMBACD5AFD_end:;			
            _playADPCMBACD5AFD_end:
            ; //_AECA8DE46_120:;				
            _AECA8DE46_120:
            ; //}
            ; //
            ; //rjmp void ADPCM_CHX_Init()			
            ADPCM_CHX_Init:
            ; //{
            ; //_AECA8DE46_121:;				
            _AECA8DE46_121:
            ; //	
            ; //_AECA8DE46_122:;				
            _AECA8DE46_122:
            ; //	sAX	= 0x0000;			
0027A:      	AX	= 0x00
            ; //	asm I1 = _iADPCCACC469+0;		
0027B:      	I1 = _iADPCCACC469+0//
            ; //	*(__int16*)sSI	= sAX			
0027C:      	rm[I1]	= AX
            ; //_AECA8DE46_123:;				
            _AECA8DE46_123:
            ; //_AECA8DE46_124:;				
            _AECA8DE46_124:
            ; //	sAX	= 0x0024;			
0027D:      	AX	= 0x24
            ; //	PUSH(sAX);				
0027E:      	push	AX
            ; //	sAX	= 0x0000;			
0027F:      	AX	= 0x00
            ; //	PUSH(sAX);				
00280:      	push	AX
            ; //	asm AX = _adpch30670376+0;		
00281:      	AX = _adpch30670376+0//
            ; //	sDX	= 0;				
00282:      	DX	= 0x00
            ; //	PUSH(sDX);				
00283:      	push	DX
            ; //	PUSH(sAX);				
00284:      	push	AX
            ; //	_memset5A9D755A(STACK[sSP + 0], STACK[sSP + 1], STACK[sSP + 2], STACK[sSP + 3]);
00285:      	pch	= _memset5A9D755A
00286:      	lcall	_memset5A9D755A
            ; //	RESTORESP(4);				
00287:      	AR	= 4
00288:      	BP	+= AR
            ; //L7F5A46A0_33:;					
            L7F5A46A0_33:
            ; //_AECA8DE46_125:;				
            _AECA8DE46_125:
            ; //	return;					
00289:      	rets
            ; //ADPCM_CHX_Init_end:;				
            ADPCM_CHX_Init_end:
            ; //_AECA8DE46_126:;				
            _AECA8DE46_126:
            ; //}
            ; //
            ; //rjmp void ADPCM_CHXGetBts()			
            ADPCM_CHXGetBts:
            ; //{
            ; //_AECA8DE46_127:;				
            _AECA8DE46_127:
            ; //_AECA8DE46_128:;				
            _AECA8DE46_128:
            ; //	asm	push AX				
0028A:      	push AX
            ; //_AECA8DE46_129:;				
            _AECA8DE46_129:
            ; //	asm	push BX				
0028B:      	push BX
            ; //_AECA8DE46_130:;				
            _AECA8DE46_130:
            ; //	asm	push CX				
0028C:      	push CX
            ; //_AECA8DE46_131:;				
            _AECA8DE46_131:
            ; //	asm	push DX				
0028D:      	push DX
            ; //_AECA8DE46_132:;				
            _AECA8DE46_132:
            ; //	asm	push I1				
0028E:      	push I1
            ; //_AECA8DE46_133:;				
            _AECA8DE46_133:
            ; //	asm	push P0				
0028F:      	push P0
            ; //_AECA8DE46_134:;				
            _AECA8DE46_134:
            ; //	asm	AR = P0.hh			
00290:      	AR = P0.hh
            ; //_AECA8DE46_135:;				
            _AECA8DE46_135:
            ; //	asm	push AR				
00291:      	push AR
            ; //	
            ; //_AECA8DE46_136:;				
            _AECA8DE46_136:
            ; //	asm I1 = ADPCM_Tmpi+0;			
00292:      	I1 = ADPCM_Tmpi+0//
            ; //	sAX	= *(__int16*)sSI;		
00293:      	AX	= rm[I1]
            ; //	sCX	= 0x000A;			
00294:      	CX	= 0x0A
            ; //	sAX	= sAX + sCX;			
00295:      	AR	= CX
00296:      	AX	+= AR
            ; //	sSI	= sAX;				
00297:      	AR	= AX
00298:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI++;		
00299:      	AX	= rm[I1++]
            ; //	sDX	= *(__int16*)sSI--;		
0029A:      	DX	= rm[I1--]
            ; //	PUSH(sAX);				
0029B:      	push	AX
            ; //	PUSH(sDX);				
0029C:      	push	DX
            ; //	sCX	= 0x0001;			
0029D:      	CX	= 0x01
            ; //	sBX	= 0x0000;			
0029E:      	BX	= 0x00
            ; //	sfx_ADDLONG();				
0029F:      	AR	= CX
002A0:      	AX	= AX + AR
002A1:      	AR	= BX
002A2:      	DX	= DX + AR + C
            ; //	sfx_STORSILONG();			
002A3:      	rm[I1++]	= AX
002A4:      	rm[I1--]	= DX
            ; //	sDX	= POP();			
002A5:      	pop	DX
            ; //	sAX	= POP();			
002A6:      	pop	AX
            ; //_AECA8DE46_137:;				
            _AECA8DE46_137:
            ; //	asm	AR = AX				
002A7:      	AR = AX
            ; //_AECA8DE46_138:;				
            _AECA8DE46_138:
            ; //	asm	P0 = AR				
002A8:      	P0 = AR
            ; //_AECA8DE46_139:;				
            _AECA8DE46_139:
            ; //	asm	AR = DX				
002A9:      	AR = DX
            ; //_AECA8DE46_140:;				
            _AECA8DE46_140:
            ; //	asm	P0.hh = AR			
002AA:      	P0.hh = AR
            ; //	
            ; //_AECA8DE46_141:;				
            _AECA8DE46_141:
            ; //_AECA8DE46_142:;				
            _AECA8DE46_142:
            ; //	read_P0();				
002AB:      	AX	= pm[P0]
            ; //_AECA8DE46_143:;				
            _AECA8DE46_143:
            ; //	asm	pop AR				
002AC:      	pop AR
            ; //_AECA8DE46_144:;				
            _AECA8DE46_144:
            ; //	asm	P0.hh = AR			
002AD:      	P0.hh = AR
            ; //_AECA8DE46_145:;				
            _AECA8DE46_145:
            ; //	asm	pop P0				
002AE:      	pop P0
            ; //_AECA8DE46_146:;				
            _AECA8DE46_146:
            ; //	asm	pop I1				
002AF:      	pop I1
            ; //_AECA8DE46_147:;				
            _AECA8DE46_147:
            ; //	asm	pop DX				
002B0:      	pop DX
            ; //_AECA8DE46_148:;				
            _AECA8DE46_148:
            ; //	asm	pop CX				
002B1:      	pop CX
            ; //_AECA8DE46_149:;				
            _AECA8DE46_149:
            ; //	asm	pop BX				
002B2:      	pop BX
            ; //	
            ; //_AECA8DE46_150:;				
            _AECA8DE46_150:
            ; //_AECA8DE46_151:;				
            _AECA8DE46_151:
            ; //	asintax();				
            ; //_AECA8DE46_152:;				
            _AECA8DE46_152:
            ; //	asm	AR = AX				
002B3:      	AR = AX
            ; //_AECA8DE46_153:;				
            _AECA8DE46_153:
            ; //	asm	pop AX				
002B4:      	pop AX
            ; //L7F5A46A0_34:;					
            L7F5A46A0_34:
            ; //_AECA8DE46_154:;				
            _AECA8DE46_154:
            ; //	return;					
002B5:      	rets
            ; //ADPCM_CHXGetBts_end:;				
            ADPCM_CHXGetBts_end:
            ; //_AECA8DE46_155:;				
            _AECA8DE46_155:
            ; //}
            ; //
            ; //rjmp void L7F5A46A0_35()			
            L7F5A46A0_35:
            ; //{
            ; //	__int16 _i_1_2;
            ; //						
002B6:      	AR	= rm[BP_SAVE]
002B7:      	push	AR
002B8:      	AR	= BP
002B9:      	rm[BP_SAVE]	= AR
002BA:      	AR	 = -1
002BB:      	BP	+= AR
            ; //_AECA8DE46_156:;				
            _AECA8DE46_156:
            ; //	
            ; //_AECA8DE46_157:;				
            _AECA8DE46_157:
            ; //	asm I1 = inbuf+0;			
002BC:      	I1 = inbuf+0//
            ; //	sAX	= *(__int16*)sSI;		
002BD:      	AX	= rm[I1]
            ; //_AECA8DE46_158:;				
            _AECA8DE46_158:
            ; //	asm	AR = AX				
002BE:      	AR = AX
            ; //_AECA8DE46_159:;				
            _AECA8DE46_159:
            ; //	asm	I0 = AR				
002BF:      	I0 = AR
            ; //	
            ; //	
            ; //_AECA8DE46_160:;				
            _AECA8DE46_160:
            ; //	_i_1_2+0	= 0x40;			
002C0:      	I1	= rm[BP_SAVE]
002C1:      	AX	= 0x40
002C2:      	rm[I1]	= AX
            ; //L7F5A46A0_39:;					
            L7F5A46A0_39:
            ; //_AECA8DE46_161:;				
            _AECA8DE46_161:
            ; //	sSI	= (int)&_i_1_2;			
002C3:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
002C4:      	AX	= rm[I1]
            ; //	sfx_CHECKZERO();			
002C5:      	AR	= AX
            ; //	if(__jnz__)	goto L7F5A46A0_40;	
002C6:      	if NZ	jmp L7F5A46A0_40
            ; //	goto	L7F5A46A0_38;			
002C7:      	jmp	L7F5A46A0_38
            ; //L7F5A46A0_40:;					
            L7F5A46A0_40:
            ; //	
            ; //_AECA8DE46_162:;				
            _AECA8DE46_162:
            ; //	sAX	= 0x0000;			
002C8:      	AX	= 0x00
            ; //_AECA8DE46_163:;				
            _AECA8DE46_163:
            ; //	asm	rm[I0++] = AX			
002C9:      	rm[I0++] = AX
            ; //	
            ; //_AECA8DE46_164:;				
            _AECA8DE46_164:
            ; //	sSI	= (int)&_i_1_2;			
002CA:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
002CB:      	AX	= rm[I1]
            ; //	sSI	= (int)&_i_1_2;			
002CC:      	I1	= rm[BP_SAVE]
            ; //	asm AR = 0x0001;			
002CD:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
002CE:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX - AR;			
002CF:      	rm[I1] = CX - AR//
            ; //_AECA8DE46_165:;				
            _AECA8DE46_165:
            ; //	goto L7F5A46A0_39;			
002D0:      	jmp	L7F5A46A0_39
            ; //L7F5A46A0_38:;					
            L7F5A46A0_38:
            ; //L7F5A46A0_37:;					
            L7F5A46A0_37:
            ; //_AECA8DE46_166:;				
            _AECA8DE46_166:
            ; //	return;					
002D1:      	AR	= 1
002D2:      	BP	+= AR
002D3:      	pop	AR
002D4:      	rm[BP_SAVE]	= AR
002D5:      	rets
            ; //L7F5A46A0_35_end:;				
            L7F5A46A0_35_end:
            ; //_AECA8DE46_167:;				
            _AECA8DE46_167:
            ; //}
            ; //
            ; //rjmp void L7F5A46A0_41(__int16 _vol_0_4)	
            L7F5A46A0_41:
            ; //{
            ; //	__int16 _p_1_2;
            ; //	__int16 _i_1_4;
            ; //						
002D6:      	AR	= rm[BP_SAVE]
002D7:      	push	AR
002D8:      	AR	= BP
002D9:      	rm[BP_SAVE]	= AR
002DA:      	AR	 = -2
002DB:      	BP	+= AR
            ; //_AECA8DE46_168:;				
            _AECA8DE46_168:
            ; //	
            ; //_AECA8DE46_169:;				
            _AECA8DE46_169:
            ; //	asm I1 = ADPCM_Tmpi+0;			
002DC:      	I1 = ADPCM_Tmpi+0//
            ; //	sAX	= *(__int16*)sSI;		
002DD:      	AX	= rm[I1]
            ; //	sCX	= 0x000A;			
002DE:      	CX	= 0x0A
            ; //	sAX	= sAX + sCX;			
002DF:      	AR	= CX
002E0:      	AX	+= AR
            ; //	sSI	= sAX;				
002E1:      	AR	= AX
002E2:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI++;		
002E3:      	AX	= rm[I1++]
            ; //	sDX	= *(__int16*)sSI--;		
002E4:      	DX	= rm[I1--]
            ; //	sfx_CHECKZEROLONG();			
002E5:      	AR	= AX
002E6:      	AR	|= DX
            ; //	if(__jnz__)	goto L7F5A46A0_45;	
002E7:      	if NZ	jmp L7F5A46A0_45
            ; //	goto	L7F5A46A0_44;			
002E8:      	jmp	L7F5A46A0_44
            ; //L7F5A46A0_45:;					
            L7F5A46A0_45:
            ; //	
            ; //_AECA8DE46_170:;				
            _AECA8DE46_170:
            ; //	asm I1 = ADPCM_Tmpi+0;			
002E9:      	I1 = ADPCM_Tmpi+0//
            ; //	sAX	= *(__int16*)sSI;		
002EA:      	AX	= rm[I1]
            ; //	sCX	= 0x000C;			
002EB:      	CX	= 0x0C
            ; //	sAX	= sAX + sCX;			
002EC:      	AR	= CX
002ED:      	AX	+= AR
            ; //_AECA8DE46_171:;				
            _AECA8DE46_171:
            ; //	asm	AR = AX				
002EE:      	AR = AX
            ; //_AECA8DE46_172:;				
            _AECA8DE46_172:
            ; //	asm	I0 = AR				
002EF:      	I0 = AR
            ; //	
            ; //	
            ; //_AECA8DE46_173:;				
            _AECA8DE46_173:
            ; //_AECA8DE46_174:;				
            _AECA8DE46_174:
            ; //	read_I0P();				
002F0:      	AX	= rm[I0++]
            ; //	io[0x36]	= sAX;			
002F1:      	AR	= AX
002F2:      	io[0x36]	= AR
            ; //_AECA8DE46_175:;				
            _AECA8DE46_175:
            ; //_AECA8DE46_176:;				
            _AECA8DE46_176:
            ; //	read_I0P();				
002F3:      	AX	= rm[I0++]
            ; //	io[0x36]	= sAX;			
002F4:      	AR	= AX
002F5:      	io[0x36]	= AR
            ; //_AECA8DE46_177:;				
            _AECA8DE46_177:
            ; //_AECA8DE46_178:;				
            _AECA8DE46_178:
            ; //	read_I0P();				
002F6:      	AX	= rm[I0++]
            ; //	io[0x36]	= sAX;			
002F7:      	AR	= AX
002F8:      	io[0x36]	= AR
            ; //_AECA8DE46_179:;				
            _AECA8DE46_179:
            ; //_AECA8DE46_180:;				
            _AECA8DE46_180:
            ; //	read_I0P();				
002F9:      	AX	= rm[I0++]
            ; //	io[0x36]	= sAX;			
002FA:      	AR	= AX
002FB:      	io[0x36]	= AR
            ; //_AECA8DE46_181:;				
            _AECA8DE46_181:
            ; //_AECA8DE46_182:;				
            _AECA8DE46_182:
            ; //	read_I0P();				
002FC:      	AX	= rm[I0++]
            ; //	io[0x3D]	= sAX;			
002FD:      	AR	= AX
002FE:      	io[0x3D]	= AR
            ; //_AECA8DE46_183:;				
            _AECA8DE46_183:
            ; //_AECA8DE46_184:;				
            _AECA8DE46_184:
            ; //	read_I0P();				
002FF:      	AX	= rm[I0++]
            ; //	io[0x3E]	= sAX;			
00300:      	AR	= AX
00301:      	io[0x3E]	= AR
            ; //_AECA8DE46_185:;				
            _AECA8DE46_185:
            ; //	sSI	= (int)&_vol_0_4;		
00302:      	AR	= 2
00303:      	I1	= rm[BP_SAVE]
00304:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00305:      	AX	= rm[I1]
            ; //	io[0x3C]	= sAX;			
00306:      	AR	= AX
00307:      	io[0x3C]	= AR
            ; //_AECA8DE46_186:;				
            _AECA8DE46_186:
            ; //	sAX	= io[0x3C];			
00308:      	AR	= io[0x3C]
00309:      	AX	= AR
            ; //_AECA8DE46_187:;				
            _AECA8DE46_187:
            ; //	asm I1 = inbuf+0;			
0030A:      	I1 = inbuf+0//
            ; //	sAX	= *(__int16*)sSI;		
0030B:      	AX	= rm[I1]
            ; //	sSI	= (int)&_p_1_2;			
0030C:      	I1	= rm[BP_SAVE]
            ; //	*(__int16*)sSI	= sAX;			
0030D:      	rm[I1]	= AX
            ; //_AECA8DE46_188:;				
            _AECA8DE46_188:
            ; //	_i_1_4+0	= 0x20;			
0030E:      	AR	= -1
0030F:      	I1	= rm[BP_SAVE]
00310:      	I1	+= AR
00311:      	AX	= 0x20
00312:      	rm[I1]	= AX
            ; //L7F5A46A0_47:;					
            L7F5A46A0_47:
            ; //_AECA8DE46_189:;				
            _AECA8DE46_189:
            ; //	sSI	= (int)&_i_1_4;			
00313:      	AR	= -1
00314:      	I1	= rm[BP_SAVE]
00315:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00316:      	AX	= rm[I1]
            ; //	sSI	= (int)&_i_1_4;			
00317:      	AR	= -1
00318:      	I1	= rm[BP_SAVE]
00319:      	I1	+= AR
            ; //	asm AR = 0x0001;			
0031A:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
0031B:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX - AR;			
0031C:      	rm[I1] = CX - AR//
            ; //	sfx_CHECKZERO();			
0031D:      	AR	= AX
            ; //	if(__jnz__)	goto L7F5A46A0_48;	
0031E:      	if NZ	jmp L7F5A46A0_48
            ; //	goto	L7F5A46A0_46;			
0031F:      	jmp	L7F5A46A0_46
            ; //L7F5A46A0_48:;					
            L7F5A46A0_48:
            ; //	
            ; //_AECA8DE46_190:;				
            _AECA8DE46_190:
            ; //	sAX	= 0;				
00320:      	AX	= 0x00
            ; //	asm test io[0x00].b14;			
00321:      	test io[0x00].b14//
            ; //	if(__jz__) goto L7F5A46A0_49;		
00322:      	if ZR	jmp L7F5A46A0_49
            ; //	sAX	= 1;				
00323:      	AX	= 0x01
            ; //L7F5A46A0_49:;					
            L7F5A46A0_49:
            ; //	sfx_CHECKZERO();			
00324:      	AR	= AX
            ; //	if(__jz__)	goto L7F5A46A0_51;	
00325:      	if ZR	jmp L7F5A46A0_51
            ; //	goto	L7F5A46A0_50;			
00326:      	jmp	L7F5A46A0_50
            ; //L7F5A46A0_51:;					
            L7F5A46A0_51:
            ; //	
            ; //_AECA8DE46_191:;				
            _AECA8DE46_191:
            ; //_AECA8DE46_192:;				
            _AECA8DE46_192:
            ; //	_SDSP_ADPCM_4Bit_SingleCH_decoder94C4563E();
00327:      	pch	= _SDSP_ADPCM_4Bit_SingleCH_decoder94C4563E
00328:      	lcall	_SDSP_ADPCM_4Bit_SingleCH_decoder94C4563E
            ; //	sfx_CHECKZERO();			
00329:      	AR	= AX
            ; //	if(__jz__)	goto L7F5A46A0_53;	
0032A:      	if ZR	jmp L7F5A46A0_53
            ; //	goto	L7F5A46A0_52;			
0032B:      	jmp	L7F5A46A0_52
            ; //L7F5A46A0_53:;					
            L7F5A46A0_53:
            ; //	
            ; //_AECA8DE46_193:;				
            _AECA8DE46_193:
            ; //	asm I1 = ADPCM_Tmpi+0;			
0032C:      	I1 = ADPCM_Tmpi+0//
            ; //	sAX	= *(__int16*)sSI;		
0032D:      	AX	= rm[I1]
            ; //	sCX	= 0x000A;			
0032E:      	CX	= 0x0A
            ; //	sAX	= sAX + sCX;			
0032F:      	AR	= CX
00330:      	AX	+= AR
            ; //	PUSH(sAX);				
00331:      	push	AX
            ; //	sAX	= 0x0000;			
00332:      	AX	= 0x00
            ; //	sDX	= 0x0000;			
00333:      	DX	= 0x00
            ; //	sSI	= POP();			
00334:      	pop	I1
            ; //	sfx_STORSILONG();			
00335:      	rm[I1++]	= AX
00336:      	rm[I1--]	= DX
            ; //_AECA8DE46_194:;				
            _AECA8DE46_194:
            ; //	goto L7F5A46A0_43;			
00337:      	jmp	L7F5A46A0_43
            ; //L7F5A46A0_52:;					
            L7F5A46A0_52:
            ; //_AECA8DE46_195:;				
            _AECA8DE46_195:
            ; //_AECA8DE46_196:;				
            _AECA8DE46_196:
            ; //	asm I1 = ADPCM_Tmpi+0;			
00338:      	I1 = ADPCM_Tmpi+0//
            ; //	sAX	= *(__int16*)sSI;		
00339:      	AX	= rm[I1]
            ; //	sSI	= sAX;				
0033A:      	AR	= AX
0033B:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI;		
0033C:      	AX	= rm[I1]
            ; //	io[0x36]	= sAX;			
0033D:      	AR	= AX
0033E:      	io[0x36]	= AR
            ; //L7F5A46A0_50:;					
            L7F5A46A0_50:
            ; //_AECA8DE46_197:;				
            _AECA8DE46_197:
            ; //_AECA8DE46_198:;				
            _AECA8DE46_198:
            ; //	sSI	= (int)&_p_1_2;			
0033F:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
00340:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
00341:      	push	AX
            ; //	sSI	= (int)&_p_1_2;			
00342:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
00343:      	AX	= rm[I1]
            ; //	sSI	= sAX;				
00344:      	AR	= AX
00345:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI++;		
00346:      	AX	= rm[I1++]
            ; //	sDX	= *(__int16*)sSI--;		
00347:      	DX	= rm[I1--]
            ; //	PUSH(sDX);				
00348:      	push	DX
            ; //	PUSH(sAX);				
00349:      	push	AX
            ; //	sAX	= io[0x3C];			
0034A:      	AR	= io[0x3C]
0034B:      	AX	= AR
            ; //	sfx_INT2LONG_AX();			
0034C:      	DX	= 0
0034D:      	test	AX.b15
0034E:      	if ZR jmp L7E288010_0
0034F:      	DX = -1
            L7E288010_0:
            ; //	sCX	= POP();			
00350:      	pop	CX
            ; //	sBX	= POP();			
00351:      	pop	BX
            ; //	sfx_ADDLONG();				
00352:      	AR	= CX
00353:      	AX	= AX + AR
00354:      	AR	= BX
00355:      	DX	= DX + AR + C
            ; //	sSI	= POP();			
00356:      	pop	I1
            ; //	sfx_STORSILONG();			
00357:      	rm[I1++]	= AX
00358:      	rm[I1--]	= DX
            ; //	sSI	= (int)&_p_1_2;			
00359:      	I1	= rm[BP_SAVE]
            ; //	asm AR = 0x0002;			
0035A:      	AR = 0x0002//
            ; //	sAX	= *(__int16*)sSI;		
0035B:      	AX	= rm[I1]
            ; //	asm rm[I1] = AX + AR;			
0035C:      	rm[I1] = AX + AR//
            ; //_AECA8DE46_199:;				
            _AECA8DE46_199:
            ; //	goto L7F5A46A0_47;			
0035D:      	jmp	L7F5A46A0_47
            ; //L7F5A46A0_46:;					
            L7F5A46A0_46:
            ; //	
            ; //_AECA8DE46_200:;				
            _AECA8DE46_200:
            ; //	asm I1 = ADPCM_Tmpi+0;			
0035E:      	I1 = ADPCM_Tmpi+0//
            ; //	sAX	= *(__int16*)sSI;		
0035F:      	AX	= rm[I1]
            ; //	sCX	= 0x000C;			
00360:      	CX	= 0x0C
            ; //	sAX	= sAX + sCX;			
00361:      	AR	= CX
00362:      	AX	+= AR
            ; //_AECA8DE46_201:;				
            _AECA8DE46_201:
            ; //	asm	AR = AX				
00363:      	AR = AX
            ; //_AECA8DE46_202:;				
            _AECA8DE46_202:
            ; //	asm	I0 = AR				
00364:      	I0 = AR
            ; //	
            ; //	
            ; //_AECA8DE46_203:;				
            _AECA8DE46_203:
            ; //	sAX	= io[0x36];			
00365:      	AR	= io[0x36]
00366:      	AX	= AR
            ; //_AECA8DE46_204:;				
            _AECA8DE46_204:
            ; //	asm	rm[I0++] = AX			
00367:      	rm[I0++] = AX
            ; //	
            ; //_AECA8DE46_205:;				
            _AECA8DE46_205:
            ; //	sAX	= io[0x36];			
00368:      	AR	= io[0x36]
00369:      	AX	= AR
            ; //_AECA8DE46_206:;				
            _AECA8DE46_206:
            ; //	asm	rm[I0++] = AX			
0036A:      	rm[I0++] = AX
            ; //	
            ; //_AECA8DE46_207:;				
            _AECA8DE46_207:
            ; //	sAX	= io[0x36];			
0036B:      	AR	= io[0x36]
0036C:      	AX	= AR
            ; //_AECA8DE46_208:;				
            _AECA8DE46_208:
            ; //	asm	rm[I0++] = AX			
0036D:      	rm[I0++] = AX
            ; //	
            ; //_AECA8DE46_209:;				
            _AECA8DE46_209:
            ; //	sAX	= io[0x36];			
0036E:      	AR	= io[0x36]
0036F:      	AX	= AR
            ; //_AECA8DE46_210:;				
            _AECA8DE46_210:
            ; //	asm	rm[I0++] = AX			
00370:      	rm[I0++] = AX
            ; //	
            ; //_AECA8DE46_211:;				
            _AECA8DE46_211:
            ; //	sAX	= io[0x3D];			
00371:      	AR	= io[0x3D]
00372:      	AX	= AR
            ; //_AECA8DE46_212:;				
            _AECA8DE46_212:
            ; //	asm	rm[I0++] = AX			
00373:      	rm[I0++] = AX
            ; //L7F5A46A0_44:;					
            L7F5A46A0_44:
            ; //_AECA8DE46_213:;				
            _AECA8DE46_213:
            ; //L7F5A46A0_43:;					
            L7F5A46A0_43:
            ; //_AECA8DE46_214:;				
            _AECA8DE46_214:
            ; //	return;					
00374:      	AR	= 2
00375:      	BP	+= AR
00376:      	pop	AR
00377:      	rm[BP_SAVE]	= AR
00378:      	rets
            ; //L7F5A46A0_41_end:;				
            L7F5A46A0_41_end:
            ; //_AECA8DE46_215:;				
            _AECA8DE46_215:
            ; //}
            ; //
            ; //rjmp void L7F5A46A0_54()			
            L7F5A46A0_54:
            ; //{
            ; //	__int16 _i_1_2;
            ; //						
00379:      	AR	= rm[BP_SAVE]
0037A:      	push	AR
0037B:      	AR	= BP
0037C:      	rm[BP_SAVE]	= AR
0037D:      	AR	 = -1
0037E:      	BP	+= AR
            ; //_AECA8DE46_216:;				
            _AECA8DE46_216:
            ; //	
            ; //_AECA8DE46_217:;				
            _AECA8DE46_217:
            ; //	asm I1 = inbuf+0;			
0037F:      	I1 = inbuf+0//
            ; //	sAX	= *(__int16*)sSI;		
00380:      	AX	= rm[I1]
            ; //_AECA8DE46_218:;				
            _AECA8DE46_218:
            ; //	asm	AR = AX				
00381:      	AR = AX
            ; //_AECA8DE46_219:;				
            _AECA8DE46_219:
            ; //	asm	I0 = AR				
00382:      	I0 = AR
            ; //	
            ; //	
            ; //_AECA8DE46_220:;				
            _AECA8DE46_220:
            ; //	sAX	= io[0x33];			
00383:      	AR	= io[0x33]
00384:      	AX	= AR
            ; //_AECA8DE46_221:;				
            _AECA8DE46_221:
            ; //	_i_1_2+0	= 0x20;			
00385:      	I1	= rm[BP_SAVE]
00386:      	AX	= 0x20
00387:      	rm[I1]	= AX
            ; //L7F5A46A0_58:;					
            L7F5A46A0_58:
            ; //_AECA8DE46_222:;				
            _AECA8DE46_222:
            ; //	sSI	= (int)&_i_1_2;			
00388:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
00389:      	AX	= rm[I1]
            ; //	sSI	= (int)&_i_1_2;			
0038A:      	I1	= rm[BP_SAVE]
            ; //	asm AR = 0x0001;			
0038B:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
0038C:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX - AR;			
0038D:      	rm[I1] = CX - AR//
            ; //	sfx_CHECKZERO();			
0038E:      	AR	= AX
            ; //	if(__jnz__)	goto L7F5A46A0_59;	
0038F:      	if NZ	jmp L7F5A46A0_59
            ; //	goto	L7F5A46A0_57;			
00390:      	jmp	L7F5A46A0_57
            ; //L7F5A46A0_59:;					
            L7F5A46A0_59:
            ; //	
            ; //_AECA8DE46_223:;				
            _AECA8DE46_223:
            ; //_AECA8DE46_224:;				
            _AECA8DE46_224:
            ; //	read_I0P();				
00391:      	AX	= rm[I0++]
            ; //	io[0x33]	= sAX;			
00392:      	AR	= AX
00393:      	io[0x33]	= AR
            ; //_AECA8DE46_225:;				
            _AECA8DE46_225:
            ; //_AECA8DE46_226:;				
            _AECA8DE46_226:
            ; //	read_I0M();				
00394:      	AX	= rm[I0--]
            ; //	io[0x33]	= sAX;			
00395:      	AR	= AX
00396:      	io[0x33]	= AR
            ; //	
            ; //_AECA8DE46_227:;				
            _AECA8DE46_227:
            ; //	sAX	= io[0x33];			
00397:      	AR	= io[0x33]
00398:      	AX	= AR
            ; //_AECA8DE46_228:;				
            _AECA8DE46_228:
            ; //	asm	rm[I0++2] = AX			
00399:      	rm[I0++2] = AX
            ; //_AECA8DE46_229:;				
            _AECA8DE46_229:
            ; //	goto L7F5A46A0_58;			
0039A:      	jmp	L7F5A46A0_58
            ; //L7F5A46A0_57:;					
            L7F5A46A0_57:
            ; //_AECA8DE46_230:;				
            _AECA8DE46_230:
            ; //	asm I1 = inbuf+0;			
0039B:      	I1 = inbuf+0//
            ; //	asm AR = rm[I1];			
0039C:      	AR = rm[I1]//
            ; //	asm not AR.b6;				
0039D:      	not AR.b6//
            ; //	asm rm[I1] = AR;			
0039E:      	rm[I1] = AR//
            ; //L7F5A46A0_56:;					
            L7F5A46A0_56:
            ; //_AECA8DE46_231:;				
            _AECA8DE46_231:
            ; //	return;					
0039F:      	AR	= 1
003A0:      	BP	+= AR
003A1:      	pop	AR
003A2:      	rm[BP_SAVE]	= AR
003A3:      	rets
            ; //L7F5A46A0_54_end:;				
            L7F5A46A0_54_end:
            ; //_AECA8DE46_232:;				
            _AECA8DE46_232:
            ; //}
            ; //
            ; //rjmp void _DoADPCM9CD0E20D()			
            _DoADPCM9CD0E20D:
            ; //{
            ; //	__int16 _i_1_2;
            ; //	__int16 _p_1_4;
            ; //						
003A4:      	AR	= rm[BP_SAVE]
003A5:      	push	AR
003A6:      	AR	= BP
003A7:      	rm[BP_SAVE]	= AR
003A8:      	AR	 = -2
003A9:      	BP	+= AR
            ; //_AECA8DE46_233:;				
            _AECA8DE46_233:
            ; //	
            ; //_AECA8DE46_234:;				
            _AECA8DE46_234:
            ; //	asm I1 = inbuf+0;			
003AA:      	I1 = inbuf+0//
            ; //	sAX	= *(__int16*)sSI;		
003AB:      	AX	= rm[I1]
            ; //	asm I1 = outbuf+0;			
003AC:      	I1 = outbuf+0//
            ; //	asm AR = rm[I1];			
003AD:      	AR = rm[I1]//
            ; //	asm AX = AX ^ AR;			
003AE:      	AX = AX ^ AR//
            ; //	asm AR = 0x0040;			
003AF:      	AR = 0x0040//
            ; //	asm AX = AX & AR;			
003B0:      	AX = AX & AR//
            ; //	sfx_CHECKZERO();			
003B1:      	AR	= AX
            ; //	if(__jz__)	goto L7F5A46A0_62;	
003B2:      	if ZR	jmp L7F5A46A0_62
            ; //	goto	L7F5A46A0_61;			
003B3:      	jmp	L7F5A46A0_61
            ; //L7F5A46A0_62:;					
            L7F5A46A0_62:
            ; //_AECA8DE46_235:;				
            _AECA8DE46_235:
            ; //	goto L7F5A46A0_60;			
003B4:      	jmp	L7F5A46A0_60
            ; //L7F5A46A0_61:;					
            L7F5A46A0_61:
            ; //_AECA8DE46_236:;				
            _AECA8DE46_236:
            ; //_AECA8DE46_237:;				
            _AECA8DE46_237:
            ; //	asm set io[0x09].b0;			
003B5:      	set io[0x09].b0//
            ; //_AECA8DE46_238:;				
            _AECA8DE46_238:
            ; //_AECA8DE46_239:;				
            _AECA8DE46_239:
            ; //	L7F5A46A0_35();				
003B6:      	pch	= L7F5A46A0_35
003B7:      	lcall	L7F5A46A0_35
            ; //_AECA8DE46_240:;				
            _AECA8DE46_240:
            ; //	asm AX = _adpFLTG0FBE3CB5+0;		
003B8:      	AX = _adpFLTG0FBE3CB5+0//
            ; //	sSI	= (int)&_p_1_4;			
003B9:      	AR	= -1
003BA:      	I1	= rm[BP_SAVE]
003BB:      	I1	+= AR
            ; //	*(__int16*)sSI	= sAX;			
003BC:      	rm[I1]	= AX
            ; //_AECA8DE46_241:;				
            _AECA8DE46_241:
            ; //	asm AX = _adpch30670376+0;		
003BD:      	AX = _adpch30670376+0//
            ; //	asm I1 = ADPCM_Tmpi+0;			
003BE:      	I1 = ADPCM_Tmpi+0//
            ; //	*(__int16*)sSI	= sAX			
003BF:      	rm[I1]	= AX
            ; //_AECA8DE46_242:;				
            _AECA8DE46_242:
            ; //	_i_1_2+0	= 0x02;			
003C0:      	I1	= rm[BP_SAVE]
003C1:      	AX	= 0x02
003C2:      	rm[I1]	= AX
            ; //L7F5A46A0_64:;					
            L7F5A46A0_64:
            ; //_AECA8DE46_243:;				
            _AECA8DE46_243:
            ; //	sSI	= (int)&_i_1_2;			
003C3:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
003C4:      	AX	= rm[I1]
            ; //	sSI	= (int)&_i_1_2;			
003C5:      	I1	= rm[BP_SAVE]
            ; //	asm AR = 0x0001;			
003C6:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
003C7:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX - AR;			
003C8:      	rm[I1] = CX - AR//
            ; //	sfx_CHECKZERO();			
003C9:      	AR	= AX
            ; //	if(__jnz__)	goto L7F5A46A0_65;	
003CA:      	if NZ	jmp L7F5A46A0_65
            ; //	goto	L7F5A46A0_63;			
003CB:      	jmp	L7F5A46A0_63
            ; //L7F5A46A0_65:;					
            L7F5A46A0_65:
            ; //	
            ; //_AECA8DE46_244:;				
            _AECA8DE46_244:
            ; //_AECA8DE46_245:;				
            _AECA8DE46_245:
            ; //	sSI	= (int)&_p_1_4;			
003CC:      	AR	= -1
003CD:      	I1	= rm[BP_SAVE]
003CE:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
003CF:      	AX	= rm[I1]
            ; //	sSI	= (int)&_p_1_4;			
003D0:      	AR	= -1
003D1:      	I1	= rm[BP_SAVE]
003D2:      	I1	+= AR
            ; //	asm AR = 0x0001;			
003D3:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
003D4:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX + AR;			
003D5:      	rm[I1] = CX + AR//
            ; //	sSI	= sAX;				
003D6:      	AR	= AX
003D7:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI;		
003D8:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
003D9:      	push	AX
            ; //	L7F5A46A0_41(STACK[sSP + 0]);		
003DA:      	pch	= L7F5A46A0_41
003DB:      	lcall	L7F5A46A0_41
            ; //	RESTORESP(1);				
003DC:      	pop	AR
            ; //_AECA8DE46_246:;				
            _AECA8DE46_246:
            ; //	asm I1 = ADPCM_Tmpi+0;			
003DD:      	I1 = ADPCM_Tmpi+0//
            ; //	sAX	= *(__int16*)sSI;		
003DE:      	AX	= rm[I1]
            ; //	sSI	= (int)&ADPCM_Tmpi;		
003DF:      	I1	= ADPCM_Tmpi
            ; //	sCX	= *(__int16*)sSI;		
003E0:      	CX	= rm[I1]
            ; //	asm AR = 0x0012;			
003E1:      	AR = 0x0012//
            ; //	asm rm[I1] = CX + AR;			
003E2:      	rm[I1] = CX + AR//
            ; //_AECA8DE46_247:;				
            _AECA8DE46_247:
            ; //	asm set io[0x09].b0;			
003E3:      	set io[0x09].b0//
            ; //_AECA8DE46_248:;				
            _AECA8DE46_248:
            ; //	goto L7F5A46A0_64;			
003E4:      	jmp	L7F5A46A0_64
            ; //L7F5A46A0_63:;					
            L7F5A46A0_63:
            ; //_AECA8DE46_249:;				
            _AECA8DE46_249:
            ; //_AECA8DE46_250:;				
            _AECA8DE46_250:
            ; //	L7F5A46A0_54();				
003E5:      	pch	= L7F5A46A0_54
003E6:      	lcall	L7F5A46A0_54
            ; //_AECA8DE46_251:;				
            _AECA8DE46_251:
            ; //	asm clr io[0x09].b0;			
003E7:      	clr io[0x09].b0//
            ; //_AECA8DE46_252:;				
            _AECA8DE46_252:
            ; //	asm clr io[0x09].b0;			
003E8:      	clr io[0x09].b0//
            ; //L7F5A46A0_60:;					
            L7F5A46A0_60:
            ; //_AECA8DE46_253:;				
            _AECA8DE46_253:
            ; //	return;					
003E9:      	AR	= 2
003EA:      	BP	+= AR
003EB:      	pop	AR
003EC:      	rm[BP_SAVE]	= AR
003ED:      	rets
            ; //_DoADPCM9CD0E20D_end:;				
            _DoADPCM9CD0E20D_end:
            ; //_AECA8DE46_254:;				
            _AECA8DE46_254:
            ; //}
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ;=========================Include <DEPS\PLAYADP_65A00B9D.S.CODE.ASM> End=========================
            
            ;=========================Include <DEPS\KEYPAD_0E0216C1.S.CODE.ASM> Start=========================
            ; keypad.c Code Start!!;
            VarRM[0:4095]={
             L5589D4CE_67,L5589D4CE_68,L5589D4CE_69 
            };
            
            ; //
            .code
            ; //
            ; //
            ; //rjmp void _InitKey3C587B6D();
            ; //rjmp void _PollingKey3B90E3B1();
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            .code
            ; //rjmp void _InitKey3C587B6D()			
            _InitKey3C587B6D:
            ; //{
            ; //_AECA8DE46_255:;				
            _AECA8DE46_255:
            ; //	
            ; //_AECA8DE46_256:;				
            _AECA8DE46_256:
            ; //	asm clr io[0x04].b0;			
003EE:      	clr io[0x04].b0//
            ; //_AECA8DE46_257:;				
            _AECA8DE46_257:
            ; //	asm clr io[0x04].b1;			
003EF:      	clr io[0x04].b1//
            ; //_AECA8DE46_258:;				
            _AECA8DE46_258:
            ; //	asm clr io[0x04].b2;			
003F0:      	clr io[0x04].b2//
            ; //_AECA8DE46_259:;				
            _AECA8DE46_259:
            ; //	asm clr io[0x04].b3;			
003F1:      	clr io[0x04].b3//
            ; //_AECA8DE46_260:;				
            _AECA8DE46_260:
            ; //	asm set io[0x05].b2;			
003F2:      	set io[0x05].b2//
            ; //_AECA8DE46_261:;				
            _AECA8DE46_261:
            ; //	asm set io[0x05].b0;			
003F3:      	set io[0x05].b0//
            ; //_AECA8DE46_262:;				
            _AECA8DE46_262:
            ; //	io[0x1E]	= 0x0005;		
003F4:      	AR	= 0x05
003F5:      	io[0x1E]	= AR
            ; //_AECA8DE46_263:;				
            _AECA8DE46_263:
            ; //	sAX	= 0x000F;			
003F6:      	AX	= 0x0F
            ; //	sAX	= sAX | io[0x1F];		
003F7:      	AR	= io[0x1F]
003F8:      	AX	|= AR
            ; //	io[0x1F]	= sAX;			
003F9:      	AR	= AX
003FA:      	io[0x1F]	= AR
            ; //_AECA8DE46_264:;				
            _AECA8DE46_264:
            ; //	sAX	= 0x0000;			
003FB:      	AX	= 0x00
            ; //	sSI	= (int)&L5589D4CE_67;		
003FC:      	I1	= L5589D4CE_67
            ; //	*(__int16*)sSI	= sAX			
003FD:      	rm[I1]	= AX
            ; //_AECA8DE46_265:;				
            _AECA8DE46_265:
            ; //	sAX	= 0x0000;			
003FE:      	AX	= 0x00
            ; //	sSI	= (int)&L5589D4CE_68;		
003FF:      	I1	= L5589D4CE_68
            ; //	*(__int16*)sSI	= sAX			
00400:      	rm[I1]	= AX
            ; //_AECA8DE46_266:;				
            _AECA8DE46_266:
            ; //	sAX	= 0x0200;			
00401:      	AX	= 0x0200
            ; //	sSI	= (int)&L5589D4CE_69;		
00403:      	I1	= L5589D4CE_69
            ; //	*(__int16*)sSI	= sAX			
00404:      	rm[I1]	= AX
            ; //L5589D4CE_70:;					
            L5589D4CE_70:
            ; //_AECA8DE46_267:;				
            _AECA8DE46_267:
            ; //	return;					
00405:      	rets
            ; //_InitKey3C587B6D_end:;				
            _InitKey3C587B6D_end:
            ; //_AECA8DE46_268:;				
            _AECA8DE46_268:
            ; //}
            ; //
            ; //rjmp void L5589D4CE_71()			
            L5589D4CE_71:
            ; //{
            ; //	__int16 _btn_1_2;
            ; //						
00406:      	AR	= rm[BP_SAVE]
00407:      	push	AR
00408:      	AR	= BP
00409:      	rm[BP_SAVE]	= AR
0040A:      	AR	 = -1
0040B:      	BP	+= AR
            ; //_AECA8DE46_269:;				
            _AECA8DE46_269:
            ; //	
            ; //_AECA8DE46_270:;				
            _AECA8DE46_270:
            ; //	sAX	= 0x000F;			
0040C:      	AX	= 0x0F
            ; //	sAX	= sAX & io[0x07];		
0040D:      	AR	= io[0x07]
0040E:      	AX	&= AR
            ; //	sSI	= (int)&_btn_1_2;		
0040F:      	I1	= rm[BP_SAVE]
            ; //	*(__int16*)sSI	= sAX;			
00410:      	rm[I1]	= AX
            ; //_AECA8DE46_271:;				
            _AECA8DE46_271:
            ; //	sSI	= (int)&_btn_1_2;		
00411:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
00412:      	AX	= rm[I1]
            ; //	goto L5589D4CE_73;			
00413:      	jmp	L5589D4CE_73
            ; //L5589D4CE_73:;					
            L5589D4CE_73:
            ; //_AECA8DE46_272:;				
            _AECA8DE46_272:
            ; //	return;					
00414:      	AR	= 1
00415:      	BP	+= AR
00416:      	pop	AR
00417:      	rm[BP_SAVE]	= AR
00418:      	rets
            ; //L5589D4CE_71_end:;				
            L5589D4CE_71_end:
            ; //_AECA8DE46_273:;				
            _AECA8DE46_273:
            ; //}
            ; //
            ; //rjmp void _PollingKey3B90E3B1()			
            _PollingKey3B90E3B1:
            ; //{
            ; //	__int16 _keynow_1_2;
            ; //	__int16 _i_1_4;
            ; //	__int16 _bits_1_6;
            ; //	__int16 _bitp_1_8;
            ; //	__int16 _pkey_1_10;
            ; //						
00419:      	AR	= rm[BP_SAVE]
0041A:      	push	AR
0041B:      	AR	= BP
0041C:      	rm[BP_SAVE]	= AR
0041D:      	AR	 = -5
0041E:      	BP	+= AR
            ; //_AECA8DE46_274:;				
            _AECA8DE46_274:
            ; //	
            ; //_AECA8DE46_275:;				
            _AECA8DE46_275:
            ; //_AECA8DE46_276:;				
            _AECA8DE46_276:
            ; //	NEARCALL(L5589D4CE_71);			
0041F:      	call	L5589D4CE_71
            ; //	sSI	= (int)&_keynow_1_2;		
00420:      	I1	= rm[BP_SAVE]
            ; //	*(__int16*)sSI	= sAX;			
00421:      	rm[I1]	= AX
            ; //_AECA8DE46_277:;				
            _AECA8DE46_277:
            ; //	asm I1 = L5589D4CE_67+0;		
00422:      	I1 = L5589D4CE_67+0//
            ; //	sAX	= *(__int16*)sSI;		
00423:      	AX	= rm[I1]
            ; //	sSI	= (int)&_keynow_1_2;		
00424:      	I1	= rm[BP_SAVE]
            ; //	sCX	= *(__int16*)sSI;		
00425:      	CX	= rm[I1]
            ; //	sfx_CMP_AX_CX_JNE();			
00426:      	pch	= sfx_CMP_AX_CX_JNE
00427:      	lcall	sfx_CMP_AX_CX_JNE
            ; //	if(__je__)	goto L5589D4CE_76;	
00428:      	if ZR	jmp L5589D4CE_76
            ; //	goto	L5589D4CE_75;			
00429:      	jmp	L5589D4CE_75
            ; //L5589D4CE_76:;					
            L5589D4CE_76:
            ; //	
            ; //_AECA8DE46_278:;				
            _AECA8DE46_278:
            ; //	sSI	= (int)&_keynow_1_2;		
0042A:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
0042B:      	AX	= rm[I1]
            ; //	sSI	= (int)&L5589D4CE_67;		
0042C:      	I1	= L5589D4CE_67
            ; //	*(__int16*)sSI	= sAX			
0042D:      	rm[I1]	= AX
            ; //_AECA8DE46_279:;				
            _AECA8DE46_279:
            ; //	sAX	= 0x0200;			
0042E:      	AX	= 0x0200
            ; //	sSI	= (int)&L5589D4CE_69;		
00430:      	I1	= L5589D4CE_69
            ; //	*(__int16*)sSI	= sAX			
00431:      	rm[I1]	= AX
            ; //_AECA8DE46_280:;				
            _AECA8DE46_280:
            ; //	goto L5589D4CE_74;			
00432:      	jmp	L5589D4CE_74
            ; //L5589D4CE_75:;					
            L5589D4CE_75:
            ; //_AECA8DE46_281:;				
            _AECA8DE46_281:
            ; //_AECA8DE46_282:;				
            _AECA8DE46_282:
            ; //	asm I1 = L5589D4CE_69+0;		
00433:      	I1 = L5589D4CE_69+0//
            ; //	sAX	= *(__int16*)sSI;		
00434:      	AX	= rm[I1]
            ; //	sfx_CHECKZERO();			
00435:      	AR	= AX
            ; //	if(__jnz__)	goto L5589D4CE_78;	
00436:      	if NZ	jmp L5589D4CE_78
            ; //	goto	L5589D4CE_77;			
00437:      	jmp	L5589D4CE_77
            ; //L5589D4CE_78:;					
            L5589D4CE_78:
            ; //	
            ; //_AECA8DE46_283:;				
            _AECA8DE46_283:
            ; //	asm I1 = L5589D4CE_69+0;		
00438:      	I1 = L5589D4CE_69+0//
            ; //	sAX	= *(__int16*)sSI;		
00439:      	AX	= rm[I1]
            ; //	sCX	= 0x0001;			
0043A:      	CX	= 0x01
            ; //	sAX	= sAX - sCX;			
0043B:      	AR	= CX
0043C:      	AX	-= AR
            ; //	sSI	= (int)&L5589D4CE_69;		
0043D:      	I1	= L5589D4CE_69
            ; //	*(__int16*)sSI	= sAX			
0043E:      	rm[I1]	= AX
            ; //_AECA8DE46_284:;				
            _AECA8DE46_284:
            ; //	goto L5589D4CE_74;			
0043F:      	jmp	L5589D4CE_74
            ; //L5589D4CE_77:;					
            L5589D4CE_77:
            ; //_AECA8DE46_285:;				
            _AECA8DE46_285:
            ; //_AECA8DE46_286:;				
            _AECA8DE46_286:
            ; //	asm AX = #_keyfuncF06F3D55+0;		
00440:      	AX = #_keyfuncF06F3D55+0//
            ; //	sSI	= (int)&_pkey_1_10;		
00442:      	AR	= -4
00443:      	I1	= rm[BP_SAVE]
00444:      	I1	+= AR
            ; //	*(__int16*)sSI	= sAX;			
00445:      	rm[I1]	= AX
            ; //_AECA8DE46_287:;				
            _AECA8DE46_287:
            ; //	sAX	= 0x0200;			
00446:      	AX	= 0x0200
            ; //	sSI	= (int)&L5589D4CE_69;		
00448:      	I1	= L5589D4CE_69
            ; //	*(__int16*)sSI	= sAX			
00449:      	rm[I1]	= AX
            ; //_AECA8DE46_288:;				
            _AECA8DE46_288:
            ; //	asm I1 = L5589D4CE_68+0;		
0044A:      	I1 = L5589D4CE_68+0//
            ; //	sAX	= *(__int16*)sSI;		
0044B:      	AX	= rm[I1]
            ; //	asm I1 = L5589D4CE_67+0;		
0044C:      	I1 = L5589D4CE_67+0//
            ; //	asm AR = rm[I1];			
0044D:      	AR = rm[I1]//
            ; //	asm AX = AX ^ AR;			
0044E:      	AX = AX ^ AR//
            ; //	sSI	= (int)&_bits_1_6;		
0044F:      	AR	= -2
00450:      	I1	= rm[BP_SAVE]
00451:      	I1	+= AR
            ; //	*(__int16*)sSI	= sAX;			
00452:      	rm[I1]	= AX
            ; //_AECA8DE46_289:;				
            _AECA8DE46_289:
            ; //	asm I1 = L5589D4CE_68+0;		
00453:      	I1 = L5589D4CE_68+0//
            ; //	sAX	= *(__int16*)sSI;		
00454:      	AX	= rm[I1]
            ; //	sSI	= (int)&_bitp_1_8;		
00455:      	AR	= -3
00456:      	I1	= rm[BP_SAVE]
00457:      	I1	+= AR
            ; //	*(__int16*)sSI	= sAX;			
00458:      	rm[I1]	= AX
            ; //_AECA8DE46_290:;				
            _AECA8DE46_290:
            ; //	asm I1 = L5589D4CE_67+0;		
00459:      	I1 = L5589D4CE_67+0//
            ; //	sAX	= *(__int16*)sSI;		
0045A:      	AX	= rm[I1]
            ; //	sSI	= (int)&L5589D4CE_68;		
0045B:      	I1	= L5589D4CE_68
            ; //	*(__int16*)sSI	= sAX			
0045C:      	rm[I1]	= AX
            ; //_AECA8DE46_291:;				
            _AECA8DE46_291:
            ; //	_i_1_4+0	= 0x05;			
0045D:      	AR	= -1
0045E:      	I1	= rm[BP_SAVE]
0045F:      	I1	+= AR
00460:      	AX	= 0x05
00461:      	rm[I1]	= AX
            ; //L5589D4CE_80:;					
            L5589D4CE_80:
            ; //_AECA8DE46_292:;				
            _AECA8DE46_292:
            ; //	sSI	= (int)&_i_1_4;			
00462:      	AR	= -1
00463:      	I1	= rm[BP_SAVE]
00464:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00465:      	AX	= rm[I1]
            ; //	sSI	= (int)&_i_1_4;			
00466:      	AR	= -1
00467:      	I1	= rm[BP_SAVE]
00468:      	I1	+= AR
            ; //	asm AR = 0x0001;			
00469:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
0046A:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX - AR;			
0046B:      	rm[I1] = CX - AR//
            ; //	sfx_CHECKZERO();			
0046C:      	AR	= AX
            ; //	if(__jnz__)	goto L5589D4CE_81;	
0046D:      	if NZ	jmp L5589D4CE_81
            ; //	goto	L5589D4CE_79;			
0046E:      	jmp	L5589D4CE_79
            ; //L5589D4CE_81:;					
            L5589D4CE_81:
            ; //	
            ; //_AECA8DE46_293:;				
            _AECA8DE46_293:
            ; //	sAX	= 0;				
0046F:      	AX	= 0x00
            ; //	sSI	= (int)&_bits_1_6+0;		
00470:      	AR	= -2
00471:      	I1	= rm[BP_SAVE]
00472:      	I1	+= AR
            ; //	asm AR = rm[I1];			
00473:      	AR = rm[I1]//
            ; //	asm test AR.b0;				
00474:      	test AR.b0//
            ; //	if(__jz__) goto L5589D4CE_83;		
00475:      	if ZR	jmp L5589D4CE_83
            ; //	sAX	= 1;				
00476:      	AX	= 0x01
            ; //L5589D4CE_83:;					
            L5589D4CE_83:
            ; //	sfx_CHECKZERO();			
00477:      	AR	= AX
            ; //	if(__jnz__)	goto L5589D4CE_84;	
00478:      	if NZ	jmp L5589D4CE_84
            ; //	goto	L5589D4CE_82;			
00479:      	jmp	L5589D4CE_82
            ; //L5589D4CE_84:;					
            L5589D4CE_84:
            ; //	
            ; //_AECA8DE46_294:;				
            _AECA8DE46_294:
            ; //	sAX	= 0;				
0047A:      	AX	= 0x00
            ; //	sSI	= (int)&_bitp_1_8+0;		
0047B:      	AR	= -3
0047C:      	I1	= rm[BP_SAVE]
0047D:      	I1	+= AR
            ; //	asm AR = rm[I1];			
0047E:      	AR = rm[I1]//
            ; //	asm test AR.b0;				
0047F:      	test AR.b0//
            ; //	if(__jz__) goto L5589D4CE_86;		
00480:      	if ZR	jmp L5589D4CE_86
            ; //	sAX	= 1;				
00481:      	AX	= 0x01
            ; //L5589D4CE_86:;					
            L5589D4CE_86:
            ; //	sfx_CHECKZERO();			
00482:      	AR	= AX
            ; //	if(__jnz__)	goto L5589D4CE_87;	
00483:      	if NZ	jmp L5589D4CE_87
            ; //	goto	L5589D4CE_85;			
00484:      	jmp	L5589D4CE_85
            ; //L5589D4CE_87:;					
            L5589D4CE_87:
            ; //	
            ; //_AECA8DE46_295:;				
            _AECA8DE46_295:
            ; //	sSI	= (int)&_pkey_1_10;		
00485:      	AR	= -4
00486:      	I1	= rm[BP_SAVE]
00487:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00488:      	AX	= rm[I1]
            ; //	sCX	= 0x0002;			
00489:      	CX	= 0x02
            ; //	sAX	= sAX + sCX;			
0048A:      	AR	= CX
0048B:      	AX	+= AR
            ; //	sDI	= sAX;				
0048C:      	AR	= AX
0048D:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI;		
0048E:      	AX	= pm[P1]
            ; //	sfx_CHECKZERO();			
0048F:      	AR	= AX
            ; //	if(__jnz__)	goto L5589D4CE_89;	
00490:      	if NZ	jmp L5589D4CE_89
            ; //	goto	L5589D4CE_88;			
00491:      	jmp	L5589D4CE_88
            ; //L5589D4CE_89:;					
            L5589D4CE_89:
            ; //_AECA8DE46_296:;				
            _AECA8DE46_296:
            ; //_AECA8DE46_297:;				
            _AECA8DE46_297:
            ; //	sSI	= (int)&_pkey_1_10;		
00492:      	AR	= -4
00493:      	I1	= rm[BP_SAVE]
00494:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00495:      	AX	= rm[I1]
            ; //	sCX	= 0x0002;			
00496:      	CX	= 0x02
            ; //	sAX	= sAX + sCX;			
00497:      	AR	= CX
00498:      	AX	+= AR
            ; //	sDI	= sAX;				
00499:      	AR	= AX
0049A:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI;		
0049B:      	AX	= pm[P1]
            ; //	sfx_CALL_BY_AX();			
0049C:      	AR	= AX
0049D:      	P1	= AR
0049E:      	P1.hh	= 0
0049F:      	fcall	pm[P1]
            ; //L5589D4CE_88:;					
            L5589D4CE_88:
            ; //_AECA8DE46_298:;				
            _AECA8DE46_298:
            ; //	goto L5589D4CE_90;			
004A0:      	jmp	L5589D4CE_90
            ; //L5589D4CE_85:;					
            L5589D4CE_85:
            ; //	
            ; //_AECA8DE46_299:;				
            _AECA8DE46_299:
            ; //	sSI	= (int)&_pkey_1_10;		
004A1:      	AR	= -4
004A2:      	I1	= rm[BP_SAVE]
004A3:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
004A4:      	AX	= rm[I1]
            ; //	sDI	= sAX;				
004A5:      	AR	= AX
004A6:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI;		
004A7:      	AX	= pm[P1]
            ; //	sfx_CHECKZERO();			
004A8:      	AR	= AX
            ; //	if(__jnz__)	goto L5589D4CE_92;	
004A9:      	if NZ	jmp L5589D4CE_92
            ; //	goto	L5589D4CE_91;			
004AA:      	jmp	L5589D4CE_91
            ; //L5589D4CE_92:;					
            L5589D4CE_92:
            ; //_AECA8DE46_300:;				
            _AECA8DE46_300:
            ; //_AECA8DE46_301:;				
            _AECA8DE46_301:
            ; //	sSI	= (int)&_pkey_1_10;		
004AB:      	AR	= -4
004AC:      	I1	= rm[BP_SAVE]
004AD:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
004AE:      	AX	= rm[I1]
            ; //	sDI	= sAX;				
004AF:      	AR	= AX
004B0:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI;		
004B1:      	AX	= pm[P1]
            ; //	sfx_CALL_BY_AX();			
004B2:      	AR	= AX
004B3:      	P1	= AR
004B4:      	P1.hh	= 0
004B5:      	fcall	pm[P1]
            ; //L5589D4CE_91:;					
            L5589D4CE_91:
            ; //_AECA8DE46_302:;				
            _AECA8DE46_302:
            ; //L5589D4CE_90:;					
            L5589D4CE_90:
            ; //_AECA8DE46_303:;				
            _AECA8DE46_303:
            ; //	goto L5589D4CE_93;			
004B6:      	jmp	L5589D4CE_93
            ; //L5589D4CE_82:;					
            L5589D4CE_82:
            ; //	
            ; //_AECA8DE46_304:;				
            _AECA8DE46_304:
            ; //	sAX	= 0;				
004B7:      	AX	= 0x00
            ; //	sSI	= (int)&_bitp_1_8+0;		
004B8:      	AR	= -3
004B9:      	I1	= rm[BP_SAVE]
004BA:      	I1	+= AR
            ; //	asm AR = rm[I1];			
004BB:      	AR = rm[I1]//
            ; //	asm test AR.b0;				
004BC:      	test AR.b0//
            ; //	if(__jz__) goto L5589D4CE_95;		
004BD:      	if ZR	jmp L5589D4CE_95
            ; //	sAX	= 1;				
004BE:      	AX	= 0x01
            ; //L5589D4CE_95:;					
            L5589D4CE_95:
            ; //	sfx_CHECKZERO();			
004BF:      	AR	= AX
            ; //	if(__jnz__)	goto L5589D4CE_96;	
004C0:      	if NZ	jmp L5589D4CE_96
            ; //	goto	L5589D4CE_94;			
004C1:      	jmp	L5589D4CE_94
            ; //L5589D4CE_96:;					
            L5589D4CE_96:
            ; //	
            ; //_AECA8DE46_305:;				
            _AECA8DE46_305:
            ; //	sSI	= (int)&_pkey_1_10;		
004C2:      	AR	= -4
004C3:      	I1	= rm[BP_SAVE]
004C4:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
004C5:      	AX	= rm[I1]
            ; //	sCX	= 0x0001;			
004C6:      	CX	= 0x01
            ; //	sAX	= sAX + sCX;			
004C7:      	AR	= CX
004C8:      	AX	+= AR
            ; //	sDI	= sAX;				
004C9:      	AR	= AX
004CA:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI;		
004CB:      	AX	= pm[P1]
            ; //	sfx_CHECKZERO();			
004CC:      	AR	= AX
            ; //	if(__jnz__)	goto L5589D4CE_98;	
004CD:      	if NZ	jmp L5589D4CE_98
            ; //	goto	L5589D4CE_97;			
004CE:      	jmp	L5589D4CE_97
            ; //L5589D4CE_98:;					
            L5589D4CE_98:
            ; //_AECA8DE46_306:;				
            _AECA8DE46_306:
            ; //_AECA8DE46_307:;				
            _AECA8DE46_307:
            ; //	sSI	= (int)&_pkey_1_10;		
004CF:      	AR	= -4
004D0:      	I1	= rm[BP_SAVE]
004D1:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
004D2:      	AX	= rm[I1]
            ; //	sCX	= 0x0001;			
004D3:      	CX	= 0x01
            ; //	sAX	= sAX + sCX;			
004D4:      	AR	= CX
004D5:      	AX	+= AR
            ; //	sDI	= sAX;				
004D6:      	AR	= AX
004D7:      	P1	= AR
            ; //	sAX	= *(__int16*)sDI;		
004D8:      	AX	= pm[P1]
            ; //	sfx_CALL_BY_AX();			
004D9:      	AR	= AX
004DA:      	P1	= AR
004DB:      	P1.hh	= 0
004DC:      	fcall	pm[P1]
            ; //L5589D4CE_97:;					
            L5589D4CE_97:
            ; //_AECA8DE46_308:;				
            _AECA8DE46_308:
            ; //L5589D4CE_94:;					
            L5589D4CE_94:
            ; //_AECA8DE46_309:;				
            _AECA8DE46_309:
            ; //L5589D4CE_93:;					
            L5589D4CE_93:
            ; //_AECA8DE46_310:;				
            _AECA8DE46_310:
            ; //_AECA8DE46_311:;				
            _AECA8DE46_311:
            ; //	sSI	= (int)&_bits_1_6;		
004DD:      	AR	= -2
004DE:      	I1	= rm[BP_SAVE]
004DF:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
004E0:      	AX	= rm[I1]
            ; //	asm sra AX, 1;				
004E1:      	sra AX, 1//
            ; //	sSI	= (int)&_bits_1_6;		
004E2:      	AR	= -2
004E3:      	I1	= rm[BP_SAVE]
004E4:      	I1	+= AR
            ; //	*(__int16*)sSI	= sAX;			
004E5:      	rm[I1]	= AX
            ; //_AECA8DE46_312:;				
            _AECA8DE46_312:
            ; //	sSI	= (int)&_bitp_1_8;		
004E6:      	AR	= -3
004E7:      	I1	= rm[BP_SAVE]
004E8:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
004E9:      	AX	= rm[I1]
            ; //	asm sra AX, 1;				
004EA:      	sra AX, 1//
            ; //	sSI	= (int)&_bitp_1_8;		
004EB:      	AR	= -3
004EC:      	I1	= rm[BP_SAVE]
004ED:      	I1	+= AR
            ; //	*(__int16*)sSI	= sAX;			
004EE:      	rm[I1]	= AX
            ; //_AECA8DE46_313:;				
            _AECA8DE46_313:
            ; //	sSI	= (int)&_pkey_1_10;		
004EF:      	AR	= -4
004F0:      	I1	= rm[BP_SAVE]
004F1:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
004F2:      	AX	= rm[I1]
            ; //	sSI	= (int)&_pkey_1_10;		
004F3:      	AR	= -4
004F4:      	I1	= rm[BP_SAVE]
004F5:      	I1	+= AR
            ; //	asm AR = 0x0003;			
004F6:      	AR = 0x0003//
            ; //	sCX	= *(__int16*)sSI;		
004F7:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX + AR;			
004F8:      	rm[I1] = CX + AR//
            ; //_AECA8DE46_314:;				
            _AECA8DE46_314:
            ; //	goto L5589D4CE_80;			
004F9:      	jmp	L5589D4CE_80
            ; //L5589D4CE_79:;					
            L5589D4CE_79:
            ; //L5589D4CE_74:;					
            L5589D4CE_74:
            ; //_AECA8DE46_315:;				
            _AECA8DE46_315:
            ; //	return;					
004FA:      	AR	= 5
004FB:      	BP	+= AR
004FC:      	pop	AR
004FD:      	rm[BP_SAVE]	= AR
004FE:      	rets
            ; //_PollingKey3B90E3B1_end:;			
            _PollingKey3B90E3B1_end:
            ; //_AECA8DE46_316:;				
            _AECA8DE46_316:
            ; //}
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ;=========================Include <DEPS\KEYPAD_0E0216C1.S.CODE.ASM> End=========================
            
            ;=========================Include <DEPS\LINKFILE_0F894B6D.S.CODE.ASM> Start=========================
            ; linkfile.c Code Start!!;
            VarRM[0:4095]={
              
            };
            
            ; //
            .code
            ; //
            ; //
            ; //naked void ADPCM_CH0_Data();
            ; //naked void ADPCM_CH1_Data();
            ; //naked void ADPCM_CH2_Data();
            ; //naked void ADPCM_CH3_Data();
            ; //naked void ADPCM_CH4_Data();
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //__int16 _adpdata32993E3B[24] = {		
            _adpdata32993E3B:
            ; //	(int)&ADPCM_CH0_Data, (int)&ADPCM_CH0_Data.h|0x0800, 0x1FFF, 0x003F, (int)&ADPCM_CH1_Data, (int)&ADPCM_CH1_Data.h|0x0800, 0x3FFF, 0x003F, 
004FF:      DW #ADPCM_CH0_Data,#ADPCM_CH0_Data.h|0x0800,0x1FFF,0x003F,#ADPCM_CH1_Data,#ADPCM_CH1_Data.h|0x0800,0x3FFF,0x003F,
            ; //	(int)&ADPCM_CH2_Data, (int)&ADPCM_CH2_Data.h|0x0800, 0x3FFF, 0x003F, (int)&ADPCM_CH3_Data, (int)&ADPCM_CH3_Data.h|0x0800, 0x3FFF, 0x003F, 
00507:      DW #ADPCM_CH2_Data,#ADPCM_CH2_Data.h|0x0800,0x3FFF,0x003F,#ADPCM_CH3_Data,#ADPCM_CH3_Data.h|0x0800,0x3FFF,0x003F,
            ; //	(int)&ADPCM_CH4_Data, (int)&ADPCM_CH4_Data.h|0x0800, 0x3FFF, 0x003F, 0x0000, 0x0000, 0x0000, 0x0000
0050F:      DW #ADPCM_CH4_Data,#ADPCM_CH4_Data.h|0x0800,0x3FFF,0x003F,0x0000,0x0000,0x0000,0x0000,
            ; //};
            ; //
            ; //
            ; //
            ; //
            .data
            ; //
            ; //naked void ADPCM_CH0_Data()			
            ADPCM_CH0_Data:
            ; //{
            ; //	asm	DW "adpcm\Media1_8000_4-12.xam"	
00D40:      DW "adpcm\Media1_8000_4-12.xam"
            ; //}
            ; //
            ; //naked void ADPCM_CH1_Data()			
            ADPCM_CH1_Data:
            ; //{
            ; //	asm	DW "adpcm\Media1_16000_4-12.xam"
03950:      DW "adpcm\Media1_16000_4-12.xam"
            ; //}
            ; //
            ; //naked void ADPCM_CH2_Data()			
            ADPCM_CH2_Data:
            ; //{
            ; //	asm	DW "adpcm\Media2_16000_4-12.xam"
0919B:      DW "adpcm\Media2_16000_4-12.xam"
            ; //}
            ; //
            ; //naked void ADPCM_CH3_Data()			
            ADPCM_CH3_Data:
            ; //{
            ; //	asm	DW "adpcm\Media3_16000_4-12.xam"
1329C:      DW "adpcm\Media3_16000_4-12.xam"
            ; //}
            ; //
            ; //naked void ADPCM_CH4_Data()			
            ADPCM_CH4_Data:
            ; //{
            ; //	asm	DW "adpcm\Media4_16000_4-12.xam"
15534:      DW "adpcm\Media4_16000_4-12.xam"
            ; //}
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ;=========================Include <DEPS\LINKFILE_0F894B6D.S.CODE.ASM> End=========================
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\LIB\LIBIO\IO.ASM> Start=========================
            
            
            ; ~~ IO for DSP
            
            
            ; ~~ --------------------------
            ; void ClrWatchDog(void)
            ;~ ClrWatchDog:
            	;~ io[0x1D]=	AR
            	;~ rets
            
            
            ; ~~ --------------------------
            ; void dsi(void)
            ;~ dsi:
            	;~ clr		io[STATUS].b7
            	;~ nop
            	;~ rets
            
            
            ; ~~ --------------------------
            ; void eni(void)
            ;~ eni:
            	;~ set		io[STATUS].b7
            	;~ rets
            
            
            ; ~~ --------------------------
            ; int get_SATV(long value)
            get_SATV:
00517:      	AR=		BP
00518:      	AR=		AR + 1		; ~~ value
00519:      	I1=		AR
0051A:      	AR=		SATV
0051B:      	AR=		rm[I1++]
0051C:      	SATV=		AR
0051D:      	AR=		rm[I1++]
0051E:      	SATV=		AR
0051F:      	AR=		SATV
00520:      	AX=		AR
00521:      	rets
            
            #ifdef _MSPEECHDSP_
            
            set_ADPHD:
            get_ADPHD:
            set_ADPDAT:
            get_ADPDAT:
            	AX=		0
            	rets
            
            #else
            
            
            ; ~~ --------------------------
            ; void set_ADPHD(int value)
            set_ADPHD:
00522:      	AR=		BP
00523:      	AR=		AR + 1		; ~~ value
00524:      	I1=		AR
00525:      	ADPHD=		rm[I1]
00526:      	rets
            
            
            ; ~~ --------------------------
            ; int get_ADPHD(void)
            get_ADPHD:
00527:      	AR=		ADPHD
00528:      	AX=		AR
00529:      	rets
            
            
            ; ~~ --------------------------
            ; void set_ADPDAT(int value)
            set_ADPDAT:
0052A:      	AR=		BP
0052B:      	AR=		AR + 1		; ~~ value
0052C:      	I1=		AR
0052D:      	ADPDAT=		rm[I1]
0052E:      	rets
            
            
            ; ~~ --------------------------
            ; int get_ADPDAT(void)
            get_ADPDAT:
0052F:      	AR=		ADPDAT
00530:      	AX=		AR
00531:      	rets
            
            #endif
            
            
            
            ; ~~ --------------------------
            ; int get_ADPPCM(void)
            get_FLTI:
            get_ADPPCM:
00532:      	AR=		ADPPCM
00533:      	AX=		AR
00534:      	rets
            
            
            ; ~~ --------------------------
            ; int get_CBL(void)
            get_CBL:
00535:      	AR=		CBL
00536:      	AX=		AR
00537:      	rets
            
            
            ; ~~ --------------------------
            ; int get_FLTO(void)
            get_FLTO:
00538:      	AR=		FLTO
00539:      	AX=		AR
0053A:      	rets
            
            
            ; ~~ --------------------------
            ; int get_FLTA(void)
            get_FLTA:
0053B:      	AR=		FLTA
0053C:      	AX=		AR
0053D:      	rets
            
            
            ; ~~ --------------------------
            ; int get_FLTP(void)
            get_FLTP:
0053E:      	AR=		FLTP
0053F:      	AX=		AR
00540:      	rets
            
            ; ///////////////////////////////////////////////////////////////////////////
            ; ///////////////////////////////////////////////////////////////////////////
            
            ; ~~ --------------------------
            ; void set_UART(void)
            set_UART:
00541:      	set		io[STATUS].b5
00542:      	rets
            
            ; ~~ --------------------------
            ; void clr_UART(void)
            clr_UART:
00543:      	clr		io[STATUS].b5
00544:      	rets
            
            ; ~~ --------------------------
            ; void set_SPIM(void)
            set_SPIM:
00545:      	set		io[STATUS].b8
00546:      	rets
            
            ; ~~ --------------------------
            ; void clr_SPIM(void)
            clr_SPIM:
00547:      	clr		io[STATUS].b8
00548:      	rets
            
            ; ~~ --------------------------
            ; void set_SPIS(void)
            set_SPIS:
00549:      	set		io[STATUS].b9
0054A:      	rets
            
            ; ~~ --------------------------
            ; void clr_SPIS(void)
            clr_SPIS:
0054B:      	clr		io[STATUS].b9
0054C:      	rets
            
            ; ~~ --------------------------
            ; void set_IntPrWR(void)
            set_IntPrWR:
0054D:      	set		io[STATUS].b11
0054E:      	rets
            
            ; ~~ --------------------------
            ; void clr_IntPrWR(void)
            clr_IntPrWR:
0054F:      	clr		io[STATUS].b11
00550:      	rets
            
            ; ~~ --------------------------
            ; void set_IntPrWR(void)
            set_SD:
00551:      	set		io[STATUS].b12
00552:      	rets
            
            ; ~~ --------------------------
            ; void clr_IntPrWR(void)
            clr_SD:
00553:      	clr		io[STATUS].b12
00554:      	rets
            
            ; ~~ --------------------------
            ; void set_IntVWR(void)
            set_IntVWR:
00555:      	set		io[STATUS].b13
00556:      	rets
            
            ; ~~ --------------------------
            ; void clr_IntVWR(void)
            clr_IntVWR:
00557:      	clr		io[STATUS].b13
00558:      	rets
            
            ; ~~ --------------------------
            ; void set_INTENA(int value)
            set_INTENA:
00559:      	AR=		BP
0055A:      	AR=		AR + 1		; ~~ value
0055B:      	I1=		AR
0055C:      	AR=		rm[I1]
0055D:      	io[INTENA]=	AR
0055E:      	rets
            
            ; ~~ --------------------------
            ; int get_INTENA(int value)
            get_INTENA:
0055F:      	AR=		io[INTENA]
00560:      	AX=		AR
00561:      	rets
            
            ; ~~ --------------------------
            ; void set_INTREQ(int value)
            set_INTREQ:
00562:      	AR=		BP
00563:      	AR=		AR + 1		; ~~ value
00564:      	I1=		AR
00565:      	AR=		rm[I1]
00566:      	io[INTREQ]	=AR
00567:      	rets
            
            ; ~~ --------------------------
            ; int get_INTREQ(int value)
            get_INTREQ:
00568:      	AR=		io[INTREQ]
00569:      	AX=		AR
0056A:      	rets
            
            ; ~~ --------------------------
            ; void set_IntVect(int value)
            set_IntVect:
0056B:      	AR=		BP
0056C:      	AR=		AR + 1		; ~~ value
0056D:      	I1=		AR
0056E:      	AR=		rm[I1]
0056F:      	io[IntVect]	=AR
00570:      	rets
            
            ; ~~ --------------------------
            ; int get_IntVect(int value)
            get_IntVect:
00571:      	AR=		io[IntVect]
00572:      	AX=		AR
00573:      	rets
            
            
            ; ~~ --------------------------
            ; int get_IOC_PA(int value)
            get_IOC_PA:
00574:      	AR=		io[IOC_PA]
00575:      	AX=		AR
00576:      	rets
            
            
            ; ~~ --------------------------
            ; int get_IOC_PB(int value)
            get_IOC_PB:
00577:      	AR=		io[IOC_PB]
00578:      	AX=		AR
00579:      	rets
            
            
            ; ~~ --------------------------
            ; int get_IOC_PC(int value)
            get_IOC_PC:
0057A:      	AR=		io[IOC_PC]
0057B:      	AX=		AR
0057C:      	rets
            
            ; ~~ --------------------------
            ; int get_PortA(int value)
            get_PortA:
0057D:      	AR=		io[PortA]
0057E:      	AX=		AR
0057F:      	rets
            
            ; ~~ --------------------------
            ; int get_PortB(int value)
            get_PortB:
00580:      	AR=		io[PortB]
00581:      	AX=		AR
00582:      	rets
            
            
            ; ~~ --------------------------
            ; int get_PortC(int value)
            get_PortC:
00583:      	AR=		io[PortC]
00584:      	AX=		AR
00585:      	rets
            
            ; ~~ --------------------------
            ; void set_SPI_CTL(int value)
            set_SPI_CTL:
00586:      	AR=		BP
00587:      	AR=		AR + 1		; ~~ value
00588:      	I1=		AR
00589:      	AR=		rm[I1]
0058A:      	io[SPI_CTL]=	AR
0058B:      	rets
            
            ; ~~ --------------------------
            ; int get_SPI_CTL(int value)
            get_SPI_CTL:
0058C:      	AR=		io[SPI_CTL]
0058D:      	AX=		AR
0058E:      	rets
            
            ; ~~ --------------------------
            ; void set_SPI_DAT(int value)
            set_SPI_DAT:
0058F:      	AR=		BP
00590:      	AR=		AR + 1		; ~~ value
00591:      	I1=		AR
00592:      	AR=		rm[I1]
00593:      	io[SPI_DAT]=	AR
00594:      	rets
            
            ; ~~ --------------------------
            ; int get_SPI_DAT(int value)
            get_SPI_DAT:
00595:      	AR=		io[SPI_DAT]
00596:      	AX=		AR
00597:      	rets
            
            
            ; ~~ --------------------------
            ; void set_MISC(int value)
            set_MISC:
00598:      	AR=		BP
00599:      	AR=		AR + 1		; ~~ value
0059A:      	I1=		AR
0059B:      	AR=		rm[I1]
            	;~ io[0x1C]	=AR
0059C:      	rets
            
            ; ~~ --------------------------
            ; int get_MISC(int value)
            get_MISC:
0059D:      	AR=		io[MISC]
0059E:      	AX=		AR
0059F:      	rets
            
            ; ~~ --------------------------
            ; int get_Real_T(int value)
            get_Real_T:
            	;~ AR=		io[0x1D]
005A0:      	AX=		AR
005A1:      	rets
            
            
            ; ~~ --------------------------
            ; int get_MACOP(void)
            get_MACOP:
005A2:      	AR=		MACOP
005A3:      	AX=		AR
005A4:      	rets
            
            
            ; ~~ --------------------------
            ; void set_INTMASK(int value)
            ; set_INTMASK:
            	; AR=			BP
            	; AR=			AR + 1		; ~~ value
            	; I1=			AR
            	; AR=			rm[I1]
            	; io[INTMASK]=AR
            	; rets
            
            ; ~~ --------------------------
            ; int get_INTMASK(int value)
            ; get_INTMASK:
            	; AR=			io[INTMASK]
            	; AX=			AR
            	; rets
            
            ; ~~ --------------------------
            ; int vXCHG(int value)
            vXCHG:
005A5:      	AR=		BP
005A6:      	AR=		AR + 1
005A7:      	I1=		AR
005A8:      	AR=		rm[I1]
005A9:      	xchg		AR
005AA:      	AX=		AR
005AB:      	rets
            
            ; ~~ --------------------------
            ; void cpuHalt(void)
            cpuHalt:
005AC:      	halt
            
            
            #ifdef _MFDSP_
            
            ; ~~ --------------------------
            ; void setSystemSpeed(int value)
            set_SystemSpeed:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[SPEED]=	AR
            	rets
            
            
            ; ~~ --------------------------
            ; void set_SD_CTL(int value)
            set_SD_CTL:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[SD_CTL]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_SD_CTL(int value)
            get_SD_CTL:
            	AR=		io[SD_CTL]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; void set_SD_DAT(int value)
            set_SD_DAT:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[SD_DAT]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_SD_DAT(void)
            get_SD_DAT:
            	AR=		io[SD_DAT]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; void set_SD_RSP(int value)
            set_SD_RSP:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[SD_RSP]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_SD_RSP(int value)
            get_SD_RSP:
            	AR=		io[SD_RSP]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; void set_UART_CTL(int value)
            set_UART_CTL:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[UART_CTL]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_UART_CTL(int value)
            get_UART_CTL:
            	AR=		io[UART_CTL]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; void set_UART_DAT(int value)
            set_UART_DAT:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[UART_DAT]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_UART_DAT(int value)
            get_UART_DAT:
            	AR=		io[UART_DAT]
            	AX=		AR
            	rets
            
            
            ; By Tsao	20161103
            
            ; ~~ --------------------------
            ; void set_ADH_CFG0(int value)
            set_ADH_CFG0:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[ADH_CFG0]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_ADH_CFG0(void)
            get_ADH_CFG0:
            	AR=		io[ADH_CFG0]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; void set_ADH_CFG1(int value)
            set_ADH_CFG1:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[ADH_CFG1]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_ADH_CFG1(void)
            get_ADH_CFG1:
            	AR=		io[ADH_CFG1]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; int get_ADH_DO(void)
            get_ADH_DO:
            	AR=		io[ADH_DO]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; void set_SPIS_CTL(int value)
            set_SPIS_CTL:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[SPIS_CTL]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_SPIS_CTL(int value)
            get_SPIS_CTL:
            	AR=		io[SPIS_CTL]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; void set_SPIS_DAT(int value)
            set_SPIS_DAT:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[SPIS_DAT]=	AR
            	rets
            
            ; ~~ --------------------------
            ; int get_SPIS_DAT(int value)
            get_SPIS_DAT:
            	AR=		io[SPIS_DAT]
            	AX=		AR
            	rets
            
            ; ~~ --------------------------
            ; void set_GreenMode(int value)
            set_GreenMode:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[GREEN]=	AR
            	rets
            
            ; ~~ --------------------------
            ; void cpuStall(int value)
            cpuStall:
            	AR=		BP
            	AR=		AR + 1		; ~~ value
            	I1=		AR
            	AR=		rm[I1]
            	io[SLEEP]=	AR
            	rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            ; set_SPI_DMA_CTL:
            	; AR=		BP
            	; AR=		AR + 1		// ~~ value
            	; I1=		AR
            	; AR=		rm[I1]
            	; io[SPI_DMA_CTL]=	AR
            	; rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            get_SPI_DMA_CTL:
            	AR=		io[SPI_DMA_CTL]
            	AX=		AR
            	rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            ; set_SPI_DMA_RADR:
            	; AR=		BP
            	; AR=		AR + 1		// ~~ value
            	; I1=		AR
            	; AR=		rm[I1]
            	; io[SPI_DMA_RADR]=	AR
            	; rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            get_SPI_DMA_RADR:
            	AR=		io[SPI_DMA_RADR]
            	AX=		AR
            	rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            ; set_SPI_DMA_DMANUM:
            	; AR=		BP
            	; AR=		AR + 1		// ~~ value
            	; I1=		AR
            	; AR=		rm[I1]
            	; io[0x55]=	AR
            	; rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            get_SPI_DMA_DMANUM:
            	AR=		io[SPI_DMA_DMANUM]
            	AX=		AR
            	rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            
            #endif
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            read_I0:
005AD:      	AX=		rm[I0]
005AE:      	rets
            
            read_I0P:
005AF:      	AX=		rm[I0++]
005B0:      	rets
            
            read_I0P2:
005B1:      	AX=		rm[I0++2]
005B2:      	rets
            
            read_I0M:
005B3:      	AX=		rm[I0--]
005B4:      	rets
            
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            get_I0:
005B5:      	AR=		I0
005B6:      	AX=		AR
005B7:      	rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            read_P0:
005B8:      	AX=		pm[P0]
005B9:      	rets
            
            read_P0P:
005BA:      	AX=		pm[P0++]
005BB:      	rets
            
            read_P0M:
005BC:      	AX=		pm[P0--]
005BD:      	rets
            
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            get_P0:
005BE:      	AR=		P0
005BF:      	AX=		AR
005C0:      	rets
            
            ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            
            
            FA:
005C1:      	AX=		1
005C2:      	if FA jmp	@fa_label_1504
005C3:      	AX=		0
            @fa_label_1504:
005C4:      	rets
            
            
            
            
            
            
            
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\LIB\LIBIO\IO.ASM> End=========================
            
            ;=========================Include <DEPS\MEMSET_CDCF17ED.S.CODE.ASM> Start=========================
            ; C:\TRITAN\FDSP-IDE\tools\CC\lib\libc\memset.c Code Start!!;
            VarRM[0:4095]={
              
            };
            
            ; //
            .code
            ; //
            ; //
            ; //rcall rjmp void _memset_sC3E11DB1(__int16 _s_0_4, __int16 _c_0_6, __int16 _n_0_8);
            ; //rcall rjmp void _memset_rC7200006(__int16 _s_0_4, __int16 _c_0_6, __int16 _n_0_8);
            ; //rcall rjmp void _memset5A9D755A(__int16 _s_0_4_0, __int16 _s_0_4_1, __int16 _c_0_8, __int16 _n_0_10);
            ; //
            ; //
            ; //
            ; //
            .code
            ; //rcall rjmp void _memset_sC3E11DB1(__int16 _s_0_4, __int16 _c_0_6, __int16 _n_0_8)
            _memset_sC3E11DB1:
            ; //{
            ; //	__int16 _ret_1_2;
            ; //						
005C5:      	AR	= rm[BP_SAVE]
005C6:      	push	AR
005C7:      	AR	= BP
005C8:      	rm[BP_SAVE]	= AR
005C9:      	AR	 = -1
005CA:      	BP	+= AR
            ; //_AECA8DE46_317:;				
            _AECA8DE46_317:
            ; //	
            ; //_AECA8DE46_318:;				
            _AECA8DE46_318:
            ; //	sSI	= (int)&_s_0_4;			
005CB:      	AR	= 2
005CC:      	I1	= rm[BP_SAVE]
005CD:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
005CE:      	AX	= rm[I1]
            ; //	sSI	= (int)&_ret_1_2;		
005CF:      	I1	= rm[BP_SAVE]
            ; //	*(__int16*)sSI	= sAX;			
005D0:      	rm[I1]	= AX
            ; //LF2D2B0F3_102:;					
            LF2D2B0F3_102:
            ; //_AECA8DE46_319:;				
            _AECA8DE46_319:
            ; //	sSI	= (int)&_n_0_8;			
005D1:      	AR	= 4
005D2:      	I1	= rm[BP_SAVE]
005D3:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
005D4:      	AX	= rm[I1]
            ; //	sSI	= (int)&_n_0_8;			
005D5:      	AR	= 4
005D6:      	I1	= rm[BP_SAVE]
005D7:      	I1	+= AR
            ; //	asm AR = 0x0001;			
005D8:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
005D9:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX - AR;			
005DA:      	rm[I1] = CX - AR//
            ; //	sfx_CHECKZERO();			
005DB:      	AR	= AX
            ; //	if(__jnz__)	goto LF2D2B0F3_103;	
005DC:      	if NZ	jmp LF2D2B0F3_103
            ; //	goto	LF2D2B0F3_101;			
005DD:      	jmp	LF2D2B0F3_101
            ; //LF2D2B0F3_103:;					
            LF2D2B0F3_103:
            ; //_AECA8DE46_320:;				
            _AECA8DE46_320:
            ; //	sSI	= (int)&_ret_1_2;		
005DE:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
005DF:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
005E0:      	push	AX
            ; //	sSI	= (int)&_c_0_6;			
005E1:      	AR	= 3
005E2:      	I1	= rm[BP_SAVE]
005E3:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
005E4:      	AX	= rm[I1]
            ; //	sSI	= POP();			
005E5:      	pop	I1
            ; //	*(__int16*)sSI	= sAX;			
005E6:      	rm[I1]	= AX
            ; //	sSI	= (int)&_ret_1_2;		
005E7:      	I1	= rm[BP_SAVE]
            ; //	asm AR = 0x0001;			
005E8:      	AR = 0x0001//
            ; //	sAX	= *(__int16*)sSI;		
005E9:      	AX	= rm[I1]
            ; //	asm rm[I1] = AX + AR;			
005EA:      	rm[I1] = AX + AR//
            ; //_AECA8DE46_321:;				
            _AECA8DE46_321:
            ; //	goto LF2D2B0F3_102;			
005EB:      	jmp	LF2D2B0F3_102
            ; //LF2D2B0F3_101:;					
            LF2D2B0F3_101:
            ; //_AECA8DE46_322:;				
            _AECA8DE46_322:
            ; //	sSI	= (int)&_s_0_4;			
005EC:      	AR	= 2
005ED:      	I1	= rm[BP_SAVE]
005EE:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
005EF:      	AX	= rm[I1]
            ; //	goto LF2D2B0F3_100;			
005F0:      	jmp	LF2D2B0F3_100
            ; //LF2D2B0F3_100:;					
            LF2D2B0F3_100:
            ; //_AECA8DE46_323:;				
            _AECA8DE46_323:
            ; //	return;					
005F1:      	AR	= 1
005F2:      	BP	+= AR
005F3:      	pop	AR
005F4:      	rm[BP_SAVE]	= AR
005F5:      	rets
            ; //_memset_sC3E11DB1_end:;				
            _memset_sC3E11DB1_end:
            ; //_AECA8DE46_324:;				
            _AECA8DE46_324:
            ; //}
            ; //
            ; //rcall rjmp void _memset_rC7200006(__int16 _s_0_4, __int16 _c_0_6, __int16 _n_0_8)
            _memset_rC7200006:
            ; //{
            ; //	__int16 _ret_1_2;
            ; //						
005F6:      	AR	= rm[BP_SAVE]
005F7:      	push	AR
005F8:      	AR	= BP
005F9:      	rm[BP_SAVE]	= AR
005FA:      	AR	 = -1
005FB:      	BP	+= AR
            ; //_AECA8DE46_325:;				
            _AECA8DE46_325:
            ; //	
            ; //_AECA8DE46_326:;				
            _AECA8DE46_326:
            ; //	sSI	= (int)&_s_0_4;			
005FC:      	AR	= 2
005FD:      	I1	= rm[BP_SAVE]
005FE:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
005FF:      	AX	= rm[I1]
            ; //	sSI	= (int)&_ret_1_2;		
00600:      	I1	= rm[BP_SAVE]
            ; //	*(__int16*)sSI	= sAX;			
00601:      	rm[I1]	= AX
            ; //LF2D2B0F3_106:;					
            LF2D2B0F3_106:
            ; //_AECA8DE46_327:;				
            _AECA8DE46_327:
            ; //	sSI	= (int)&_n_0_8;			
00602:      	AR	= 4
00603:      	I1	= rm[BP_SAVE]
00604:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00605:      	AX	= rm[I1]
            ; //	sSI	= (int)&_n_0_8;			
00606:      	AR	= 4
00607:      	I1	= rm[BP_SAVE]
00608:      	I1	+= AR
            ; //	asm AR = 0x0001;			
00609:      	AR = 0x0001//
            ; //	sCX	= *(__int16*)sSI;		
0060A:      	CX	= rm[I1]
            ; //	asm rm[I1] = CX - AR;			
0060B:      	rm[I1] = CX - AR//
            ; //	sfx_CHECKZERO();			
0060C:      	AR	= AX
            ; //	if(__jnz__)	goto LF2D2B0F3_107;	
0060D:      	if NZ	jmp LF2D2B0F3_107
            ; //	goto	LF2D2B0F3_105;			
0060E:      	jmp	LF2D2B0F3_105
            ; //LF2D2B0F3_107:;					
            LF2D2B0F3_107:
            ; //_AECA8DE46_328:;				
            _AECA8DE46_328:
            ; //	sSI	= (int)&_ret_1_2;		
0060F:      	I1	= rm[BP_SAVE]
            ; //	sAX	= *(__int16*)sSI;		
00610:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
00611:      	push	AX
            ; //	sSI	= (int)&_c_0_6;			
00612:      	AR	= 3
00613:      	I1	= rm[BP_SAVE]
00614:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00615:      	AX	= rm[I1]
            ; //	sSI	= POP();			
00616:      	pop	I1
            ; //	*(__int16*)sSI	= sAX;			
00617:      	rm[I1]	= AX
            ; //	sSI	= (int)&_ret_1_2;		
00618:      	I1	= rm[BP_SAVE]
            ; //	asm AR = 0x0001;			
00619:      	AR = 0x0001//
            ; //	sAX	= *(__int16*)sSI;		
0061A:      	AX	= rm[I1]
            ; //	asm rm[I1] = AX + AR;			
0061B:      	rm[I1] = AX + AR//
            ; //_AECA8DE46_329:;				
            _AECA8DE46_329:
            ; //	goto LF2D2B0F3_106;			
0061C:      	jmp	LF2D2B0F3_106
            ; //LF2D2B0F3_105:;					
            LF2D2B0F3_105:
            ; //_AECA8DE46_330:;				
            _AECA8DE46_330:
            ; //	sSI	= (int)&_s_0_4;			
0061D:      	AR	= 2
0061E:      	I1	= rm[BP_SAVE]
0061F:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00620:      	AX	= rm[I1]
            ; //	goto LF2D2B0F3_104;			
00621:      	jmp	LF2D2B0F3_104
            ; //LF2D2B0F3_104:;					
            LF2D2B0F3_104:
            ; //_AECA8DE46_331:;				
            _AECA8DE46_331:
            ; //	return;					
00622:      	AR	= 1
00623:      	BP	+= AR
00624:      	pop	AR
00625:      	rm[BP_SAVE]	= AR
00626:      	rets
            ; //_memset_rC7200006_end:;				
            _memset_rC7200006_end:
            ; //_AECA8DE46_332:;				
            _AECA8DE46_332:
            ; //}
            ; //
            ; //rcall rjmp void _memset5A9D755A(__int16 _s_0_4_0, __int16 _s_0_4_1, __int16 _c_0_8, __int16 _n_0_10)
            _memset5A9D755A:
            ; //{						
00627:      	AR	= rm[BP_SAVE]
00628:      	push	AR
00629:      	AR	= BP
0062A:      	rm[BP_SAVE]	= AR
            ; //_AECA8DE46_333:;				
            _AECA8DE46_333:
            ; //	
            ; //_AECA8DE46_334:;				
            _AECA8DE46_334:
            ; //	sAX	= (int)&_s_0_4_0;		
0062B:      	AR	= 2
0062C:      	AX	= rm[BP_SAVE]
0062D:      	AX	+= AR
            ; //	sCX	= 0x0001;			
0062E:      	CX	= 0x01
            ; //	sAX	= sAX + sCX;			
0062F:      	AR	= CX
00630:      	AX	+= AR
            ; //	sSI	= sAX;				
00631:      	AR	= AX
00632:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI;		
00633:      	AX	= rm[I1]
            ; //	sfx_CHECKZERO();			
00634:      	AR	= AX
            ; //	if(__jnz__)	goto LF2D2B0F3_110;	
00635:      	if NZ	jmp LF2D2B0F3_110
            ; //	goto	LF2D2B0F3_109;			
00636:      	jmp	LF2D2B0F3_109
            ; //LF2D2B0F3_110:;					
            LF2D2B0F3_110:
            ; //_AECA8DE46_335:;				
            _AECA8DE46_335:
            ; //_AECA8DE46_336:;				
            _AECA8DE46_336:
            ; //	sSI	= (int)&_n_0_10;		
00637:      	AR	= 5
00638:      	I1	= rm[BP_SAVE]
00639:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
0063A:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
0063B:      	push	AX
            ; //	sSI	= (int)&_c_0_8;			
0063C:      	AR	= 4
0063D:      	I1	= rm[BP_SAVE]
0063E:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
0063F:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
00640:      	push	AX
            ; //	sAX	= (int)&_s_0_4_0;		
00641:      	AR	= 2
00642:      	AX	= rm[BP_SAVE]
00643:      	AX	+= AR
            ; //	sSI	= sAX;				
00644:      	AR	= AX
00645:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI;		
00646:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
00647:      	push	AX
            ; //	_memset_rC7200006(STACK[sSP + 0], STACK[sSP + 1], STACK[sSP + 2]);
00648:      	call	_memset_rC7200006
            ; //	RESTORESP(3);				
00649:      	AR	= 3
0064A:      	BP	+= AR
            ; //	sDX	= 0x0800;			
0064B:      	DX	= 0x0800
            ; //	goto LF2D2B0F3_108;			
0064D:      	jmp	LF2D2B0F3_108
            ; //LF2D2B0F3_109:;					
            LF2D2B0F3_109:
            ; //_AECA8DE46_337:;				
            _AECA8DE46_337:
            ; //_AECA8DE46_338:;				
            _AECA8DE46_338:
            ; //_AECA8DE46_339:;				
            _AECA8DE46_339:
            ; //	sSI	= (int)&_n_0_10;		
0064E:      	AR	= 5
0064F:      	I1	= rm[BP_SAVE]
00650:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00651:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
00652:      	push	AX
            ; //	sSI	= (int)&_c_0_8;			
00653:      	AR	= 4
00654:      	I1	= rm[BP_SAVE]
00655:      	I1	+= AR
            ; //	sAX	= *(__int16*)sSI;		
00656:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
00657:      	push	AX
            ; //	sAX	= (int)&_s_0_4_0;		
00658:      	AR	= 2
00659:      	AX	= rm[BP_SAVE]
0065A:      	AX	+= AR
            ; //	sSI	= sAX;				
0065B:      	AR	= AX
0065C:      	I1	= AR
            ; //	sAX	= *(__int16*)sSI;		
0065D:      	AX	= rm[I1]
            ; //	PUSH(sAX);				
0065E:      	push	AX
            ; //	_memset_sC3E11DB1(STACK[sSP + 0], STACK[sSP + 1], STACK[sSP + 2]);
0065F:      	call	_memset_sC3E11DB1
            ; //	RESTORESP(3);				
00660:      	AR	= 3
00661:      	BP	+= AR
            ; //	sDX	= 0;				
00662:      	DX	= 0x00
            ; //	goto LF2D2B0F3_108;			
00663:      	jmp	LF2D2B0F3_108
            ; //LF2D2B0F3_108:;					
            LF2D2B0F3_108:
            ; //_AECA8DE46_340:;				
            _AECA8DE46_340:
            ; //	return;					
00664:      	pop	AR
00665:      	rm[BP_SAVE]	= AR
00666:      	rets
            ; //_memset5A9D755A_end:;				
            _memset5A9D755A_end:
            ; //_AECA8DE46_341:;				
            _AECA8DE46_341:
            ; //}
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ;=========================Include <DEPS\MEMSET_CDCF17ED.S.CODE.ASM> End=========================
            
            ;=========================Include <DEPS\ADP12_EF8DA009.S.CODE.ASM> Start=========================
            ; C:\TRITAN\FDSP-IDE\tools\CC\lib\libadpcm\adp12.c Code Start!!;
            VarRM[0:4095]={
              
            };
            
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            ; //
            .data
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //	nop
            ; //
            ; //
            ;=========================Include <DEPS\ADP12_EF8DA009.S.CODE.ASM> End=========================
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\LIB\LIBADPCM\ADP12_CSHELL-E.ASM> Start=========================
            
            
            
            
            
            _SDSP_ADPCM_4Bit_SingleCH_decoder94C4563E:
            ; {
00667:      	PCH=            SDSP_ADPCM_4Bit_SingleCH_decoder
00668:              lcall           SDSP_ADPCM_4Bit_SingleCH_decoder	; Z fail
00669:              AX=		1
0066A:              if NZ jmp	L9E1082DD_0
0066B:              AX=		0
            L9E1082DD_0:
0066C:      	rets
            ; }
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\LIB\LIBADPCM\ADP12_CSHELL-E.ASM> End=========================
            
            ;
            #LINKOBJ "C:\TRITAN\FDSP-IDE\TOOLS\CC\LIB\LIBADPCM\XDSP_ADPCM_4BIT_DECV04.OBJ"
            ;
            
            ;=========================Include <DEPS\3D044B19_GINIT.S.CODE.ASM> Start=========================
            ; 3D044B19_ginit.s.c Code Start!!;
            VarRM[0:4095]={
              
            };
            
            ; //
            ; //
            ; //
            ; //
            ; //
            .code
            ; //
            ; //
            ; //naked void ginit_code(void)			
            ginit_code:
            ; //{
            ; //	return;					
009A2:      	rets
            ; //}
            ; //
            ; //
            ; //
            ;=========================Include <DEPS\3D044B19_GINIT.S.CODE.ASM> End=========================
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\CRT0\RUNTIME.ASM> Start=========================
            
            
            ; ~~ CRT0 support functions
            
            
            ; ~.~-----------------------------------------
            ; void sfx_GLOBALINIT(void)
            ; void sfx_LOCALINIT(void)
            ;
            ; in:
            ;     I1	- pointer to SRAM initial value
            ;     P1	- pointer to PROM initial data
            ;     CX	- total count (word)
            ;
            ; out:
            ;     none
            ;
            ; --------------------------------------------
            sfx_GLOBALINIT:
            sfx_LOCALINIT:
009A3:      	P1.hh=		0
009A4:      	jmp		@glinit_label_1409
            @glinit_loop_1409:
009A5:      	AR=		pm[P1++]
009A6:      	rm[I1++]=	AR
            @glinit_label_1409:
009A7:      	loop		@glinit_loop_1409
009A8:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_MUL_AX_CX(void)
            ;
            ; note:
            ;     unsigned multiply
            ;
            ; in:
            ;     AX	- operator 1
            ;     CX	- operator 2
            ;
            ; out:
            ;     DX:AX	- result (unsigned)
            ;
            ; --------------------------------------------
            sfx_MUL_AX_CX:
            
009A9:      	AR=		AX
009AA:      	MX=		AR
009AB:      	AR=		CX
            
            #ifdef _MSPEECHDSP_
            	MULUU
            #else
009AC:      	MACOP=		3
009AD:      	MR=		MX * AR
            #endif
            
009AE:      	AR=		MR0
009AF:      	AX=		AR
009B0:      	AR=		MR1
009B1:      	DX=		AR
009B2:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_IMUL_AX_CX(void)
            ;
            ; note:
            ;     signed multiply
            ;
            ; in:
            ;     AX	- operator 1
            ;     CX	- operator 2
            ;
            ; out:
            ;     DX:AX	- result (signed)
            ;
            ; --------------------------------------------
            sfx_IMUL_AX_CX:
            
009B3:      	AR=		AX
009B4:      	MX=		AR
009B5:      	AR=		CX
            
            #ifdef _MSPEECHDSP_
            	MULSS
            #else
009B6:      	MACOP=		0
009B7:      	MR=		MX * AR
            #endif
            
009B8:      	AR=		MR0
009B9:      	AX=		AR
009BA:      	AR=		MR1
009BB:      	DX=		AR
009BC:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_IMULLONG(void)
            ;
            ; note:
            ;     signed multiply
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; out:
            ;     CX:DX:AX	- result (signed)
            ;
            ; --------------------------------------------
            sfx_IMULLONG:
009BD:      	AR=		rm[BP_SAVE]
009BE:      	push		AR
009BF:      	AR=		BP
009C0:      	rm[BP_SAVE]=	AR
009C1:      	AR=		AR - 3
009C2:      	BP=		AR
            
            	; ~~ low 16-bit
            	; ~~ |   ---- oooo
            	; ~~ | x ---- oooo
            
009C3:      	AR=		CX
009C4:      	MX=		AR
009C5:      	AR=		AX
            
            #ifdef _MSPEECHDSP_
            	MULUU
            #else
009C6:      	MACOP=		3		; unsigned
009C7:      	MR=		MX * AR
            #endif
            
009C8:      	I1=		rm[BP_SAVE]
009C9:      	AR=		2
009CA:      	I1=		I1 - AR
009CB:      	rm[I1++]=	MR0
009CC:      	rm[I1++]=	MR1
009CD:      	rm[I1--]=	MR2
            
            	; ~~ |   oooo ----
            	; ~~ | x ---- oooo
            
009CE:      	AR=		DX
            
            #ifdef _MSPEECHDSP_
            	MULUS
            #else
009CF:      	MACOP=		1		; mx:unsigned / my:signed
009D0:      	MR=		MX * AR
            #endif
            
009D1:      	AR=		rm[I1]
009D2:      	AR=		AR + MR0
009D3:      	rm[I1++]=	AR
009D4:      	AR=		rm[I1]
009D5:      	AR=		AR + MR1 + C
009D6:      	rm[I1--]=	AR
            
            
            	; ~~ |   ---- oooo
            	; ~~ | x oooo ----
            
009D7:      	AR=		BX
009D8:      	MX=		AR
009D9:      	AR=		AX
            
            #ifdef _MSPEECHDSP_
            	MULSU
            #else
009DA:      	MACOP=		2		; mx:signed / my:unsigned
009DB:      	MR=		MX * AR
            #endif
            
009DC:      	AR=		rm[I1]
009DD:      	AR=		AR + MR0
009DE:      	rm[I1++]=	AR
009DF:      	AR=		rm[I1]
009E0:      	AR=		AR + MR1 + C
009E1:      	rm[I1]=		AR
            
            	; ~~ |   oooo ----
            	; ~~ | x oooo ----
            
009E2:      	AR=		DX
            
            #ifdef _MSPEECHDSP_
            	MULSS
            #else
009E3:      	MACOP=		0		; mx:signed / my:signed
009E4:      	MR=		MX * AR
            #endif
            
009E5:      	AR=		rm[I1]
009E6:      	AR=		AR + MR0
009E7:      	rm[I1]=		AR
            
009E8:      	I1=		rm[BP_SAVE]
009E9:      	CX=		rm[I1--]
009EA:      	DX=		rm[I1--]
009EB:      	AX=		rm[I1]
            
009EC:      	AR=		3
009ED:      	BP=		BP + AR
009EE:      	pop		AR
009EF:      	rm[BP_SAVE]=	AR
            
009F0:      	rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_MULLONG(void)
            ;
            ; note:
            ;     unsigned multiply
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; out:
            ;     CX:DX:AX	- result (unsigned)
            ;
            ; --------------------------------------------
            sfx_MULLONG:
009F1:      	AR=		rm[BP_SAVE]
009F2:      	push		AR
009F3:      	AR=		BP
009F4:      	rm[BP_SAVE]=	AR
009F5:      	AR=		AR - 3
009F6:      	BP=		AR
            
            	; ~~ low 16-bit
            	; ~~ |   ---- oooo
            	; ~~ | x ---- oooo
            
009F7:      	AR=		CX
009F8:      	MX=		AR
009F9:      	AR=		AX
            
            #ifdef _MSPEECHDSP_
            	MULUU
            #else
009FA:      	MACOP=		3		; unsigned
009FB:      	MR=		MX * AR
            #endif
            
009FC:      	I1=		rm[BP_SAVE]
009FD:      	AR=		2
009FE:      	I1=		I1 - AR
009FF:      	rm[I1++]=	MR0
00A00:      	rm[I1++]=	MR1
00A01:      	rm[I1--]=	MR2
            
            	; ~~ |   oooo ----
            	; ~~ | x ---- oooo
            
00A02:      	AR=		DX
            
            #ifdef _MSPEECHDSP_
            	MULUU
            #else
00A03:      	MR=		MX * AR
            #endif
            
00A04:      	AR=		rm[I1]
00A05:      	AR=		AR + MR0
00A06:      	rm[I1++]=	AR
00A07:      	AR=		rm[I1]
00A08:      	AR=		AR + MR1 + C
00A09:      	rm[I1--]=	AR
            
            
            	; ~~ |   ---- oooo
            	; ~~ | x oooo ----
            
00A0A:      	AR=		BX
00A0B:      	MX=		AR
00A0C:      	AR=		AX
            
            #ifdef _MSPEECHDSP_
            	MULUU
            #else
00A0D:      	MR=		MX * AR
            #endif
            
00A0E:      	AR=		rm[I1]
00A0F:      	AR=		AR + MR0
00A10:      	rm[I1++]=	AR
00A11:      	AR=		rm[I1]
00A12:      	AR=		AR + MR1 + C
00A13:      	rm[I1]=		AR
            
            	; ~~ |   oooo ----
            	; ~~ | x oooo ----
            
00A14:      	AR=		DX
            
            #ifdef _MSPEECHDSP_
            	MULUU
            #else
00A15:      	MR=		MX * AR
            #endif
            
00A16:      	AR=		rm[I1]
00A17:      	AR=		AR + MR0
00A18:      	rm[I1]=		AR
            
00A19:      	I1=		rm[BP_SAVE]
00A1A:      	CX=		rm[I1--]
00A1B:      	DX=		rm[I1--]
00A1C:      	AX=		rm[I1]
            
00A1D:      	AR=		3
00A1E:      	BP=		BP + AR
00A1F:      	pop		AR
00A20:      	rm[BP_SAVE]=	AR
            
00A21:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_DIV_AX_CX(void)
            ;
            ; note:
            ;     unsigned divide
            ;
            ; in:
            ;     AX	- Numerator   (x)
            ;     CX	- Denominator (y)
            ;
            ; out:
            ;     AX	- Quotient
            ;     DX	- Remainder
            ;
            ; --------------------------------------------
            sfx_DIV_AX_CX:
            	; unsigned int reste = 0;
00A22:      		DX=		0
            	; unsigned char count = 16;
00A23:      		R0=		16
            	; BOOL c;
            
            	; do
            	@divword_loop_1824:
            	; {
            		; // reste: x <- 0;
            		; c = MSB_SET(x);
            
            		; x <<= 1;
00A24:      			slz		AX, 1
            		; reste <<= 1;
00A25:      			slc		DX, 1
            
            		; if (c)
            		; {
            			; reste |= 1;
            		; }
            		@divword_label_1822:
            
            		; if (reste >= y)
00A26:      			AR=		DX
00A27:      			AR-=		CX
00A28:      			AR=		0
00A29:      			AR=		AR - 0 + C - 1
00A2A:      			if AN jmp	@divword_label_1823
            		; {
            			; reste -= y;
00A2B:      				AR=		CX
00A2C:      				DX=		DX - AR
            			; ~~ x <- (result = 1)
            			; x |= 1;
00A2D:      				set		AX.b0
            		; }
            		@divword_label_1823:
            
00A2E:      		R0--
00A2F:      		if NZ jmp	@divword_loop_1824
            	; }while (--count);
            
            	; return x;
00A30:      		rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_IDIV_AX_CX(void)
            ;
            ; note:
            ;     signed divide
            ;
            ; in:
            ;     AX	- Numerator   (x)
            ;     CX	- Denominator (y)
            ;
            ; out:
            ;     AX	- Quotient
            ;     DX	- Remainder
            ;
            ; --------------------------------------------
            sfx_IDIV_AX_CX:
            
            	; register int r;
            
            	; r = sfx_DIV_AX_CX((x < 0 ? -x : x), (y < 0 ? -y : y));
00A31:      		R1=		0
00A32:      		AR=		0
00A33:      		test		AX.b15
00A34:      		if ZR jmp	@divsword_label_1833
00A35:      			AX=		AR - AX
00A36:      			set		R1.b0
            		@divsword_label_1833:
00A37:      		test		CX.b15
00A38:      		if ZR jmp	@divsword_label_1834
00A39:      			CX=		AR - CX
00A3A:      			set		R1.b1
            		@divsword_label_1834:
00A3B:      		call		sfx_DIV_AX_CX
            
            	; if ((x < 0) ^ (y < 0))
00A3C:      		AR=		R1
00A3D:      		slz		AR, 1
00A3E:      		AR^=		R1
00A3F:      		test		AR.b1
00A40:      		if ZR jmp	@divsword_label_1835
            	; {
            		; return (0 - r);
00A41:      			AR=		0
00A42:      			AX=		AR - AX
00A43:      			DX=		AR - DX
            
            	; }
            	@divsword_label_1835:
            
            	; return r;
00A44:      		rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_DIVLONG(void)
            ;
            ; note:
            ;     unsigned divide
            ;
            ; in:
            ;     DX:AX	- Numerator   (x)
            ;     BX:CX	- Denominator (y)
            ;
            ; out:
            ;     DX:AX	- Quotient
            ;     R1:R0	- Remainder
            ;
            ; --------------------------------------------
            sfx_DIVLONG:
            	; unsigned long reste = 0L;
00A45:      		R0=		0	; L
00A46:      		R1=		0	; H
            	; unsigned char count = 32;
00A47:      		R2=		32
            	; BOOL c;
            
            	; do
            	@divulong_loop_1723:
            	; {
            		; // reste: x <- 0;
            		; c = MSB_SET(x);
            
            		; x <<= 1;
00A48:      			slz		AX, 1
00A49:      			slc		DX, 1
            		; reste <<= 1;
00A4A:      			slc		R0, 1
00A4B:      			slc		R1, 1
            
            		; if (c)
            		; {
            			; reste |= 1L;
            		; }
            		@divulong_label_1726:
            
            		; if (reste >= y)
00A4C:      			AR=		R0
00A4D:      			AR-=		CX
00A4E:      			AR=		R1
00A4F:      			AR=		AR - BX + C - 1
00A50:      			if AN jmp	@divulong_label_1734
            		; {
            			; reste -= y;
00A51:      				AR=		CX
00A52:      				R0=		R0 - AR
00A53:      				AR=		BX
00A54:      				R1=		R1 - AR + C - 1
            			; ~~ x <- (result = 1)
            			; x |= 1L;
00A55:      				set		AX.b0
            		; }
            		@divulong_label_1734:
            
00A56:      		R2--
00A57:      		if NZ jmp	@divulong_loop_1723
            	; }while (--count);
            
            	; return x;
00A58:      		rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_IDIVLONG(void)
            ;
            ; note:
            ;     signed divide
            ;
            ; in:
            ;     DX:AX	- Numerator   (x)
            ;     BX:CX	- Denominator (y)
            ;
            ; out:
            ;     DX:AX	- Quotient
            ;     BX:DX	- Remainder
            ;
            ; --------------------------------------------
            sfx_IDIVLONG:
            	; long r;
            
            	; r = divulong((x < 0 ? -x : x), (y < 0 ? -y : y));
00A59:      		R3=		0
00A5A:      		AR=		0
00A5B:      		test		DX.b15
00A5C:      		if ZR jmp	@divslong_label_1759
00A5D:      			AX=		AR - AX
00A5E:      			DX=		AR - DX + C - 1
00A5F:      			set		R3.b0
            		@divslong_label_1759:
00A60:      		test		BX.b15
00A61:      		if ZR jmp	@divslong_label_1800
00A62:      			CX=		AR - CX
00A63:      			BX=		AR - BX + C - 1
00A64:      			set		R3.b1
            		@divslong_label_1800:
00A65:      		call		sfx_DIVLONG
            
            	; if ((x < 0) ^ (y < 0))
00A66:      		AR=		R3
00A67:      		slz		AR, 1
00A68:      		AR^=		R3
00A69:      		test		AR.b1
00A6A:      		if ZR jmp	@divslong_label_1807
            	; {
            		; return -r;
00A6B:      			AR=		0
00A6C:      			AX=		AR - AX
00A6D:      			DX=		AR - DX + C - 1
00A6E:      			R0=		AR - R0
00A6F:      			R1=		AR - R1 + C - 1
            
            	; }
            	@divslong_label_1807:
            
            	; return r;
00A70:      		rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_MOD_AX_CX(void)
            ;
            ; note:
            ;     unsigned remainder
            ;
            ; in:
            ;     AX	- Numerator   (x)
            ;     CX	- Denominator (y)
            ;
            ; out:
            ;     AX	- Remainder
            ;     DX	- Remainder
            ;
            ; --------------------------------------------
            sfx_MOD_AX_CX:
00A71:      	call		sfx_DIV_AX_CX
00A72:      	AR=		DX
00A73:      	AX=		AR
00A74:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_IMOD_AX_CX(void)
            ;
            ; note:
            ;     signed remainder
            ;
            ; in:
            ;     AX	- Numerator   (x)
            ;     CX	- Denominator (y)
            ;
            ; out:
            ;     AX	- Remainder
            ;     DX	- Remainder
            ;
            ; --------------------------------------------
            sfx_IMOD_AX_CX:
00A75:      	call		sfx_IDIV_AX_CX
00A76:      	AR=		DX
00A77:      	AX=		AR
00A78:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_MODLONG(void)
            ;
            ; note:
            ;     unsigned remainder
            ;
            ; in:
            ;     AX	- Numerator   (x)
            ;     CX	- Denominator (y)
            ;
            ; out:
            ;     DX:AX	- Remainder
            ;     R1:R0	- Remainder
            ;
            ; --------------------------------------------
            sfx_MODLONG:
00A79:      	call		sfx_DIVLONG
00A7A:      	AR=		R0
00A7B:      	AX=		AR
00A7C:      	AR=		R1
00A7D:      	DX=		AR
00A7E:      	rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_IMODLONG(void)
            ;
            ; note:
            ;     signed remainder
            ;
            ; in:
            ;     AX	- Numerator   (x)
            ;     CX	- Denominator (y)
            ;
            ; out:
            ;     DX:AX	- Remainder
            ;     R1:R0	- Remainder
            ;
            ; --------------------------------------------
            sfx_IMODLONG:
00A7F:      	call		sfx_IDIVLONG
00A80:      	AR=		R0
00A81:      	AX=		AR
00A82:      	AR=		R1
00A83:      	DX=		AR
00A84:      	rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_ADDLONG(void)
            ;
            ; note:
            ;     signed add
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_ADDLONG:
            	; AR=		CX
            	; AX=		AX + AR
            	; AR=		BX
            	; DX=		DX + AR + C
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_ADDLONG_BXCX_DXAX(void)
            ;
            ; note:
            ;     signed add
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_ADDLONG_BXCX_DXAX:
            	; AR=		AX
            	; CX=		CX + AR
            	; AR=		DX
            	; BX=		BX + AR + C
            	; rets
            
            ; ~.~-----------------------------------------
            ; void sfx_SUBLONG(void)
            ;
            ; note:
            ;     signed sub
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SUBLONG:
            	; AR=		CX
            	; AX=		AX - AR
            	; AR=		BX
            	; DX=		DX - AR + C - 1
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_ADDDIOFS(void)
            ;
            ; note:
            ;     add P1 by AX
            ;
            ; in:
            ;     P1	- PROM pointer
            ;     AX	- offset
            ;
            ; out:
            ;     P1	- offset
            ;
            ; --------------------------------------------
            sfx_ADDDIOFS:
00A85:      	AR=		AX
00A86:      	P1=		P1 + AR
00A87:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_ADDSIOFS(void)
            ;
            ; note:
            ;     add I1 by AX
            ;
            ; in:
            ;     I1	- SRAM pointer
            ;     AX	- offset
            ;
            ; out:
            ;     I1	- offset
            ;
            ; --------------------------------------------
            sfx_ADDSIOFS:
00A88:      	AR=		AX
00A89:      	I1=		I1 + AR
00A8A:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_ADDAXOFS(void)
            ;
            ; note:
            ;     add AX by CX
            ;
            ; in:
            ;     AX	- PROM or SRAM pointer
            ;     CX	- offset
            ;
            ; out:
            ;     AX	- offset
            ;
            ; --------------------------------------------
            sfx_ADDAXOFS:
00A8B:      	AR=		CX
00A8C:      	AX=		AX + AR
00A8D:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SUBDIOFS(void)
            ;
            ; note:
            ;     sub P1 by AX
            ;
            ; in:
            ;     P1	- PROM pointer
            ;     AX	- offset
            ;
            ; out:
            ;     P1	- offset
            ;
            ; --------------------------------------------
            sfx_SUBDIOFS:
00A8E:      	AR=		AX
00A8F:      	P1=		P1 - AR
00A90:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SUBSIOFS(void)
            ;
            ; note:
            ;     sub I1 by AX
            ;
            ; in:
            ;     I1	- SRAM pointer
            ;     AX	- offset
            ;
            ; out:
            ;     I1	- offset
            ;
            ; --------------------------------------------
            sfx_SUBSIOFS:
00A91:      	AR=		AX
00A92:      	I1=		I1 - AR
00A93:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SUBAXOFS(void)
            ;
            ; note:
            ;     sub AX by CX
            ;
            ; in:
            ;     AX	- PROM or SRAM pointer
            ;     CX	- offset
            ;
            ; out:
            ;     AX	- offset
            ;
            ; --------------------------------------------
            sfx_SUBAXOFS:
00A94:      	AR=		CX
00A95:      	AX=		AX + AR
00A96:      	rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_GETDILONG_DXAX(void)
            ;
            ; note:
            ;     load long data from PROM to DX:AX
            ;
            ; in:
            ;     P1	- PROM pointer
            ;
            ; out:
            ;     DX:AX	- long data
            ;
            ; --------------------------------------------
            ; sfx_GETDILONG:
            ; sfx_GETDILONG_DXAX:
            	; AX=		pm[P1++]
            	; DX=		pm[P1--]
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_GETDILONG_BXCX(void)
            ;
            ; note:
            ;     load long data from PROM to BX:CX
            ;
            ; in:
            ;     P1	- PROM pointer
            ;
            ; out:
            ;     BX:CX	- long data
            ;
            ; --------------------------------------------
            ; sfx_GETDILONG_BXCX:
            	; CX=		pm[P1++]
            	; BX=		pm[P1--]
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_GETSILONG_DXAX(void)
            ; void sfx_GETSILONG_DXAX_D(void)		; for function's parameter
            ;
            ; note:
            ;     load long data from SRAM to DX:AX
            ;
            ; in:
            ;     I1	- SRAM pointer
            ;
            ; out:
            ;     DX:AX	- long data
            ;
            ; --------------------------------------------
            ; sfx_GETSILONG:
            ; sfx_GETSILONG_D:
            ; sfx_GETSILONG_DXAX:
            ; sfx_GETSILONG_DXAX_D:
            	; AX=		rm[I1++]
            	; DX=		rm[I1--]
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_GETSILONG_BXCX(void)
            ; void sfx_GETSILONG_BXCX_D(void)		; for function's parameter
            ;
            ; note:
            ;     load long data from SRAM to BX:CX
            ;
            ; in:
            ;     I1	- SRAM pointer
            ;
            ; out:
            ;     BX:CX	- long data
            ;
            ; --------------------------------------------
            ; sfx_GETSILONG_BXCX:
            ; sfx_GETSILONG_BXCX_D:
            	; CX=		rm[I1++]
            	; BX=		rm[I1--]
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_ANDLONG(void)
            ;
            ; note:
            ;     AND two 32-bit data and store result in DX:AX
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_ANDLONG:
            	; AR=		CX
            	; AX=		AX & AR
            	; AR=		BX
            	; DX=		DX & AR
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_ORLONG(void)
            ;
            ; note:
            ;     OR two 32-bit data and store result in DX:AX
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_ORLONG:
            	; AR=		CX
            	; AX=		AX | AR
            	; AR=		BX
            	; DX=		DX | AR
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_XORLONG(void)
            ;
            ; note:
            ;     XOR two 32-bit data and store result in DX:AX
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_XORLONG:
            	; AR=		CX
            	; AX=		AX ^ AR
            	; AR=		BX
            	; DX=		DX ^ AR
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SHL_AX_CX(void)
            ;
            ; note:
            ;     left shift AX data by CX and store result in AX
            ;
            ; in:
            ;     AX	- short data
            ;     CX	- shift count
            ;
            ; out:
            ;     AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SHL_AX_CX:
            	; jmp		@shlac_label_1653
            ; @shlac_loop_1653:
            	; slz		AX, 1
            ; @shlac_label_1653:
            	; loop		@shlac_loop_1653
            	; rets
            
            ; ~.~-----------------------------------------
            ; void sfx_SHLLONG(void)
            ;
            ; note:
            ;     left shift DX:AX data by CX and store result in DX:AX
            ;
            ; in:
            ;     DX:AX	- long data
            ;     CX	- shift count
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SHLLONG:
            	; jmp		@shllong_label_1653
            ; @shllong_loop_1653:
            	; slz		AX, 1
            	; slc		DX, 1
            ; @shllong_label_1653:
            	; loop		@shllong_loop_1653
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SHR_AX_CX(void)
            ;
            ; note:
            ;     unsigned right shift AX data by CX and store result in AX
            ;
            ; in:
            ;     AX	- unsigned short data
            ;     CX	- shift count
            ;
            ; out:
            ;     AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SHR_AX_CX:
            	; jmp		@shrac_label_1657
            ; @shrac_loop_1657:
            	; clr		C
            	; src		AX, 1
            ; @shrac_label_1657:
            	; loop		@shrac_loop_1657
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SAR_AX_CX(void)
            ;
            ; note:
            ;     signed right shift AX data by CX and store result in AX
            ;
            ; in:
            ;     AX	- signed short data
            ;     CX	- shift count
            ;
            ; out:
            ;     AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SAR_AX_CX:
            	; jmp		@sarac_label_1657
            ; @sarac_loop_1657:
            	; sra		AX, 1
            ; @sarac_label_1657:
            	; loop		@sarac_loop_1657
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SARLONG(void)
            ;
            ; note:
            ;     signed right shift DX:AX data by CX and store result in DX:AX
            ;
            ; in:
            ;     DX:AX	- long data
            ;     CX	- shift count
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SARLONG:
            	; jmp		@sarlong_label_1657
            ; @sarlong_loop_1657:
            	; sra		DX, 1
            	; src		AX, 1
            ; @sarlong_label_1657:
            	; loop		@sarlong_loop_1657
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SHRLONG(void)
            ;
            ; note:
            ;     unsigned right shift DX:AX data by CX and store result in DX:AX
            ;
            ; in:
            ;     DX:AX	- ulong data
            ;     CX	- shift count
            ;
            ; out:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SHRLONG:
            	; jmp		@shrlong_label_1657
            ; @shrlong_loop_1657:
            	; clr		C
            	; src		DX, 1
            	; src		AX, 1
            ; @shrlong_label_1657:
            	; loop		@shrlong_loop_1657
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SHR_AX(void)
            ;
            ; note:
            ;     unsigned right shift AX data and store result in AX
            ;
            ; in:
            ;     AX	- unsigned short data
            ;
            ; out:
            ;     AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SHR_AX:
            	; clr		C
            	; src		AX, 1
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_SAR_AX(void)
            ;
            ; note:
            ;     signed right shift AX data and store result in AX
            ;
            ; in:
            ;     AX	- signed short data
            ;
            ; out:
            ;     AX	- result
            ;
            ; --------------------------------------------
            ; sfx_SAR_AX:
            	; sra		AX, 1
            	; rets
            
            ; ~.~-----------------------------------------
            ; void sfx_STORSILONG(void)
            ; void sfx_STORSILONG_D(void)		; for function's parameter
            ;
            ; note:
            ;     store DX:AX data to SRAM (I1)
            ;
            ; in:
            ;     DX:AX	- long data
            ;     I1	- pointer
            ;
            ; result:
            ;     none
            ;
            ; --------------------------------------------
            ; sfx_STORSILONG:
            ; sfx_STORSILONG_D:
            	; rm[I1++]=	AX
            	; rm[I1--]=	DX
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_STORSILONG_BXCX(void)
            ;
            ; note:
            ;     store DX:AX data to SRAM (I1)
            ;
            ; in:
            ;     DX:AX	- long data
            ;     I1	- pointer
            ;
            ; result:
            ;     none
            ;
            ; --------------------------------------------
            ; sfx_STORSILONG_BXCX:
            	; rm[I1++]=	CX
            	; rm[I1--]=	BX
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_STORDILONG(void)
            ;
            ; note:
            ;     store DX:AX data to PROM (P1)
            ;
            ; in:
            ;     DX:AX	- long data
            ;     P1	- pointer
            ;
            ; result:
            ;     none
            ;
            ; --------------------------------------------
            sfx_STORDILONG:
00A97:      	pm[P1++]=	AX
00A98:      	pm[P1--]=	DX
00A99:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_STORDILONG(void)
            ;
            ; note:
            ;     store DX:AX data to PROM (P1)
            ;
            ; in:
            ;     DX:AX	- long data
            ;     P1	- pointer
            ;
            ; result:
            ;     none
            ;
            ; --------------------------------------------
            sfx_STORDILONG_BXCX:
00A9A:      	pm[P1++]=	CX
00A9B:      	pm[P1--]=	BX
00A9C:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_INT2LONG_CX(void)
            ;
            ; note:
            ;     extend sign bit of CX to BX
            ;
            ; in:
            ;     CX	- signed short data
            ;
            ; result:
            ;     BX:CX	- signed long data
            ;
            ; --------------------------------------------
            ; sfx_INT2LONG_CX:
            ; sfx_INT2ULONG_CX:
            	; BX=		0
            	; test		CX.b15
            	; if ZR jmp	@i2lcx_label_1756
            	; BX=		-1
            ; @i2lcx_label_1756:
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_UINT2LONG_CX(void)
            ;
            ; note:
            ;     convert short unsigned value CX to long (BX:CX)
            ;
            ; in:
            ;     CX	- unsigned short data
            ;
            ; result:
            ;     BX:CX	- signed long data
            ;
            ; --------------------------------------------
            ; sfx_UINT2LONG_CX:
            ; sfx_UINT2ULONG_CX:
            	; BX=		0
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_CHAR2LONG_CX(void)
            ;
            ; note:
            ;     extend sign bit of CL to BX:CH
            ;
            ; in:
            ;     CX	- signed char data
            ;
            ; result:
            ;     BX:CX	- signed long data
            ;
            ; --------------------------------------------
            sfx_CHAR2LONG_CX:
00A9D:      	BX=		0
00A9E:      	CX.h=		0
00A9F:      	test		CX.b7
00AA0:      	if ZR jmp	@c2lcx_label_1800
00AA1:      	CX.h=		0xFF
00AA2:      	BX=		-1
            @c2lcx_label_1800:
00AA3:      	rets
            
            ; ~.~-----------------------------------------
            ; void sfx_UCHAR2LONG_CX(void)
            ;
            ; note:
            ;     convert unsigned char value CL to long (BX:CX)
            ;
            ; in:
            ;     CL	- unsigned char data
            ;
            ; result:
            ;     BX:CX	- signed long data
            ;
            ; --------------------------------------------
            ; sfx_UCHAR2LONG_CX:
            	; CX.h=		0
            	; BX=		0
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_INT2LONG_AX(void)
            ;
            ; note:
            ;     extend sign bit of AX to DX
            ;
            ; in:
            ;     AX	- signed short data
            ;
            ; result:
            ;     DX:AX	- signed long data
            ;
            ; --------------------------------------------
            ; sfx_INT2LONG_AX:
            ; sfx_INT2ULONG_AX:
            	; DX=		0
            	; test		AX.b15
            	; if ZR jmp	@i2lax_label_1756
            	; DX=		-1
            ; @i2lax_label_1756:
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_UINT2LONG_AX(void)
            ;
            ; note:
            ;     convert short unsigned value AX to long (DX:AX)
            ;
            ; in:
            ;     AX	- unsigned short data
            ;
            ; result:
            ;     DX:AX	- signed long data
            ;
            ; --------------------------------------------
            ; sfx_UINT2LONG_AX:
            ; sfx_UINT2ULONG_AX:
            	; DX=		0
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_CHAR2LONG_AX(void)
            ;
            ; note:
            ;     extend sign bit of AL to DX:AH
            ;
            ; in:
            ;     AX	- signed char data
            ;
            ; result:
            ;     DX:AX	- signed long data
            ;
            ; --------------------------------------------
            sfx_CHAR2LONG_AX:
00AA4:      	DX=		0
00AA5:      	AX.h=		0
00AA6:      	test		AX.b7
00AA7:      	if ZR jmp	@c2lax_label_1800
00AA8:      	AX.h=		0xFF
00AA9:      	DX=		-1
            @c2lax_label_1800:
00AAA:      	rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_UCHAR2LONG_AX(void)
            ;
            ; note:
            ;     convert unsigned char value AL to long (DX:AX)
            ;
            ; in:
            ;     AL	- unsigned char data
            ;
            ; result:
            ;     DX:AX	- signed long data
            ;
            ; --------------------------------------------
            ; sfx_UCHAR2LONG_AX:
            	; AX.h=		0
            	; DX=		0
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_CALL_BY_AX(void)
            ;
            ; note:
            ;     call sub routine in AX (address)
            ;
            ; in:
            ;     AX	- sub routine address
            ;
            ; result:
            ;     none
            ;
            ; --------------------------------------------
            ; sfx_CALL_BY_AX:
            	; AR=		AX
            	; P1=		AR
            	; P1.hh=		0
            	; fjmp		pm[P1]
            
            
            ; ~.~-----------------------------------------
            ; void sfx_XCHG_AX_CX(void)
            ;
            ; note:
            ;     exchange AX CX value
            ;
            ; in:
            ;     AX	- operator 1
            ;     CX	- operator 2
            ;
            ; result:
            ;     AX <-> CX
            ;
            ; --------------------------------------------
            ; sfx_XCHG_AX_CX:
            	; push		AX
            	; push		CX
            	; pop		AX
            	; pop		CX
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_XCHGLONG(void)
            ;
            ; note:
            ;     exchange DX:AX BX:CX value
            ;
            ; in:
            ;     DX:AX	- operator 1
            ;     BX:CX	- operator 2
            ;
            ; result:
            ;     DX:AX <-> BX:CX
            ;
            ; --------------------------------------------
            sfx_XCHGLONG:
00AAB:      	push		AX
00AAC:      	push		CX
00AAD:      	pop		AX
00AAE:      	pop		CX
00AAF:      	push		DX
00AB0:      	push		BX
00AB1:      	pop		DX
00AB2:      	pop		BX
00AB3:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_NEG_AX(void)
            ;
            ; note:
            ;     negative AX
            ;
            ; in:
            ;     AX	- operator 1
            ;
            ; result:
            ;     AX	- result
            ;
            ; --------------------------------------------
            ; sfx_NEG_AX:
            	; AR=		0
            	; AX=		AR - AX
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_NEGLONG(void)
            ;
            ; note:
            ;     negative DX:AX
            ;
            ; in:
            ;     DX:AX	- operator
            ;
            ; result:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_NEGLONG:
            	; AR=		0
            	; AX=		AR - AX
            	; DX=		AR - DX + C - 1
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_NOT_AX(void)
            ;
            ; note:
            ;     not AX
            ;
            ; in:
            ;     AX	- operator
            ;
            ; result:
            ;     AX	- result
            ;
            ; --------------------------------------------
            ; sfx_NOT_AX:
            	; AR=		-1
            	; AX=		AX ^ AR
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_NOTLONG(void)
            ;
            ; note:
            ;     not DX:AX
            ;
            ; in:
            ;     DX:AX	- operator
            ;
            ; result:
            ;     DX:AX	- result
            ;
            ; --------------------------------------------
            ; sfx_NOTLONG:
            	; AR=		-1
            	; AX=		AX ^ AR
            	; DX=		DX ^ AR
            	; rets
            
            
            
            ; ~.~-----------------------------------------
            ; void sfx_LOGNOT_AX(void)
            ;
            ; note:
            ;     logical NOT
            ;
            ; in:
            ;     AX	- value
            ;
            ; result:
            ;     AX	- result (0 or 1)
            ;
            ; --------------------------------------------
            ; sfx_LOGNOT_AX:
            	;; x86 code
            	;;   neg AX
            	;;   sbb AX,AX
            	;;   inc AX
            	; AR=		0
            	; AR=		AR - AX
            	; AX=		AR
            	; AX=		AR - AX + C - 1
            	; AX++
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_LOGNOTLONG(void)
            ;
            ; note:
            ;     logical NOT (long)
            ;
            ; in:
            ;     DX:AX	- value
            ;
            ; result:
            ;     DX:AX	- result (0 or 1)
            ;
            ; --------------------------------------------
            sfx_LOGNOTLONG:
            	; x86 code
            	;   neg AX
            	;   sbb AX,AX
            	;   inc AX
00AB4:      	AR=		DX
00AB5:      	DX=		0
00AB6:      	AR=		AR | AX
00AB7:      	AX=		1
00AB8:      	if ZR jmp	@longnotl_label_1120
00AB9:      	AX=		0
            @longnotl_label_1120:
00ABA:      	rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_BOOL_AX(void)
            ;
            ; note:
            ;     logical BOOL
            ;
            ; in:
            ;     AX	- value
            ;
            ; result:
            ;     AX	- result (0 or 1)
            ;
            ; --------------------------------------------
            ; sfx_BOOL_AX:
            	;; x86 code
            	;;   neg ax
            	;;   sbb ax,ax
            	;;   neg ax
            	; AR=		AX
            	; AX=		0
            	; if ZR jmp	@boolax_label_1758
            	; AX=		1
            ; @boolax_label_1758:
            	; rets
            
            	; AR=		-1
            	; AR=		AR + AX
            	; AX=		0
            	; AX += C
            
            
            ; ~.~-----------------------------------------
            ; void sfx_BOOLLONG(void)
            ;
            ; note:
            ;     logical BOOL (long)
            ;
            ; in:
            ;     DX:AX	- value
            ;
            ; result:
            ;     DX:AX	- result (0 or 1)
            ;
            ; --------------------------------------------
            ; sfx_BOOLLONG:
            	; AR=		DX
            	; DX=		0
            	; AR=		AR | AX
            	; AX=		0
            	; if ZR jmp	@boollong_label_1801
            	; AX=		1
            ; @boollong_label_1801:
            	; rets
            
            
            ; ~.~-----------------------------------------
            ; void sfx_INITSISTOR(void)
            ;
            ; note:
            ;     for used in global/local variable initial
            ;
            ; in:
            ;     AX	- value
            ;
            ; result:
            ;     I1 + 1
            ;
            ; --------------------------------------------
            ; sfx_INITSISTOR:
            	; rm[I1++]=	AX
            	; rets
            
            ; --------------------------------------------
            
            ; sfx_INITSISTORLONG:
            	; rm[I1++]=	AX
            	; rm[I1++]=	DX
            	; rets
            
            
            ; ~~ condition assistant functions ~~
            
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
            ; JNE group
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
            
            sfx_CMP_AX_CX_U_JNE:
00ABB:      	DX=		0
00ABC:      	BX=		0
            sfx_CMPLONG_JNE:
00ABD:      	AR=		CX
00ABE:      	AX=		AX - AR
00ABF:      	AR=		BX
00AC0:      	AR=		DX - AR + C - 1
00AC1:      	AR=		AR | AX
00AC2:      	if EQ jmp	@sfx_cl_jne_f
00AC3:      	set		Z		; true
00AC4:      	rets
            @sfx_cl_jne_f:
00AC5:      	clr		Z		; false
00AC6:      	rets
            
            ; ---------
            
            sfx_CMP_CX_AX_U_JNE:
00AC7:      	DX=		0
00AC8:      	BX=		0
            sfx_CMPLONG_BCDA_JNE:
00AC9:      	AR=		AX
00ACA:      	CX=		CX - AR
00ACB:      	AR=		DX
00ACC:      	AR=		BX - AR + C - 1
00ACD:      	AR=		AR | CX
00ACE:      	if EQ jmp	@sfx_clbcda_jne_f
00ACF:      	set		Z		; true
00AD0:      	rets
            @sfx_clbcda_jne_f:
00AD1:      	clr		Z		; false
00AD2:      	rets
            
            ; ---------
            
            sfx_CMP_AX_CX_JNE:
00AD3:      	AR=		CX
00AD4:      	SF=		AX - AR
00AD5:      	if EQ jmp	@sfx_ac_jne_f
00AD6:      	set		Z
00AD7:      	rets
            @sfx_ac_jne_f:
00AD8:      	clr		Z
00AD9:      	rets
            
            ; ---------
            
            sfx_CMP_CX_AX_JNE:
00ADA:      	AR=		AX
00ADB:      	SF=		CX - AR
00ADC:      	if EQ jmp	@sfx_ca_jne_f
00ADD:      	set		Z
00ADE:      	rets
            @sfx_ca_jne_f:
00ADF:      	clr		Z
00AE0:      	rets
            
            
            
            ; JE group
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
            
            
            sfx_CMP_AX_CX_U_JE:
00AE1:      	DX=		0
00AE2:      	BX=		0
            sfx_CMPLONG_JE:
00AE3:      	AR=		CX
00AE4:      	AX=		AX - AR
00AE5:      	AR=		BX
00AE6:      	AR=		DX - AR + C - 1
00AE7:      	AR=		AR | AX
00AE8:      	if NE jmp	@sfx_cl_jz_f
00AE9:      	set		Z		; true
00AEA:      	rets
            @sfx_cl_jz_f:
00AEB:      	clr		Z		; false
00AEC:      	rets
            
            ; ---------
            
            sfx_CMP_CX_AX_U_JE:
00AED:      	DX=		0
00AEE:      	BX=		0
            sfx_CMPLONG_BCDA_JE:
00AEF:      	AR=		AX
00AF0:      	CX=		CX - AR
00AF1:      	AR=		DX
00AF2:      	AR=		BX - AR + C - 1
00AF3:      	AR=		AR | CX
00AF4:      	if NE jmp	@sfx_clbcda_jz_f
00AF5:      	set		Z		; true
00AF6:      	rets
            @sfx_clbcda_jz_f:
00AF7:      	clr		Z		; false
00AF8:      	rets
            
            ; ---------
            
            ; sfx_CMP_AX_CX_JE:
            	; AR=		CX
            	; SF=		AX - AR
            	; if NE jmp	@sfx_ac_je_f
            	; set		Z
            	; rets
            ; @sfx_ac_je_f:
            	; clr		Z
            	; rets
            
            ; ---------
            
            ; sfx_CMP_CX_AX_JE:
            	; AR=		AX
            	; SF=		CX - AR
            	; if NE jmp	@sfx_ca_je_f
            	; set		Z
            	; rets
            ; @sfx_ca_je_f:
            	; clr		Z
            	; rets
            
            
            
            ; JG group
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
            ; A - above (unsigned)
            ; G - greater (signed)
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
            
            ; ~~ using 32-bit to correct flag
            
            sfx_CMP_AX_CX_U_JA:
            sfx_CMP_AX_CX_JA:
00AF9:      	DX=		0
00AFA:      	BX=		0
            sfx_CMPLONG_JG:
00AFB:      	AR=		CX
00AFC:      	AX=		AX - AR
00AFD:      	AR=		BX
00AFE:      	AR=		DX - AR + C - 1
00AFF:      	if AN jmp	@sfx_cl_jg_f
            
            	; exclude EQU condition
00B00:      	AR=		AR | AX
00B01:      	if ZR jmp	@sfx_cl_jg_f
            
00B02:      	set		Z		; true
00B03:      	rets
            @sfx_cl_jg_f:
00B04:      	clr		Z		; false
00B05:      	rets
            
            ; ~~ using 48-bit to correct flag
            
            sfx_CMPLONG_JA:
00B06:      	AR=		CX
00B07:      	AX=		AX - AR
00B08:      	AR=		BX
00B09:      	DX=		DX - AR + C - 1
00B0A:      	AR=		0
00B0B:      	AR=		AR - 0 + C - 1
00B0C:      	if AN jmp	@sfx_cl_jg_f
            
00B0D:      	AR=		AR | DX		; exclude EQU condition
00B0E:      	AR=		AR | AX
00B0F:      	if ZR jmp	@sfx_cl_jg_f
            
00B10:      	set		Z		; true
00B11:      	rets
            
            ; ---------
            
            ; ~~ using 32-bit to correct flag
            
            sfx_CMP_CX_AX_U_JA:
            sfx_CMP_CX_AX_JA:
00B12:      	DX=		0
00B13:      	BX=		0
            sfx_CMPLONG_BCDA_JG:
00B14:      	AR=		AX
00B15:      	CX=		CX - AR
00B16:      	AR=		DX
00B17:      	AR=		BX - AR + C - 1
00B18:      	if AN jmp	@sfx_clbcda_jg_f
            
00B19:      	AR=		AR | CX		; exclude EQU condition
00B1A:      	if ZR jmp	@sfx_clbcda_jg_f
            
00B1B:      	set		Z		; true
00B1C:      	rets
            @sfx_clbcda_jg_f:
00B1D:      	clr		Z		; false
00B1E:      	rets
            
            ; ~~---------
            ; ~~ using 48-bit to correct flag
            
            sfx_CMPLONG_BCDA_JA:
00B1F:      	AR=		AX
00B20:      	CX=		CX - AR
00B21:      	AR=		DX
00B22:      	BX=		BX - AR + C - 1
00B23:      	AR=		0
00B24:      	AR=		AR - 0 + C - 1
00B25:      	if AN jmp	@sfx_clbcda_jg_f
            
00B26:      	AR=		AR | BX		; exclude EQU condition
00B27:      	AR=		AR | CX
00B28:      	if ZR jmp	@sfx_clbcda_jg_f
            
00B29:      	set		Z		; true
00B2A:      	rets
            
            
            ; ---------
            
            sfx_CMP_AX_CX_JG:
00B2B:      	AR=		CX
00B2C:      	SF=		AX - AR
00B2D:      	if LE jmp	@sfx_cmp_ac_jg_f
00B2E:      	set		Z
00B2F:      	rets
            @sfx_cmp_ac_jg_f:
00B30:      	clr		Z
00B31:      	rets
            
            ; ---------
            
            sfx_CMP_CX_AX_JG:
00B32:      	AR=		AX
00B33:      	SF=		CX - AR
00B34:      	if LE jmp	@sfx_cmp_ca_jg_f
00B35:      	set		Z
00B36:      	rets
            @sfx_cmp_ca_jg_f:
00B37:      	clr		Z
00B38:      	rets
            
            
            ; JGE group
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
            ; ~~ using 32-bit to correct flag
            
            sfx_CMP_AX_CX_U_JAE:
            sfx_CMP_AX_CX_JAE:
00B39:      	DX=		0
00B3A:      	BX=		0
            sfx_CMPLONG_JGE:
00B3B:      	AR=		CX
00B3C:      	AX=		AX - AR
00B3D:      	AR=		BX
00B3E:      	DX=		DX - AR + C - 1
00B3F:      	if AN jmp	@sfx_cl_jge_f
            
            	; ~~ ignore equ condition
            
00B40:      	set		Z		; true
00B41:      	rets
            @sfx_cl_jge_f:
00B42:      	clr		Z		; false
00B43:      	rets
            
            ; ~~-----------
            ; ~~ using 48-bit to correct flag
            
            sfx_CMPLONG_JAE:
00B44:      	AR=		CX
00B45:      	AX=		AX - AR
00B46:      	AR=		BX
00B47:      	DX=		DX - AR + C - 1
00B48:      	AR=		0
00B49:      	AR=		AR - 0 + C - 1
00B4A:      	if AN jmp	@sfx_cl_jge_f
            
            	; ~~ ignore equ condition
00B4B:      	set		Z		; true
00B4C:      	rets
            
            ; ---------
            ; ~~ using 32-bit to correct flag
            
            sfx_CMP_CX_AX_U_JAE:
            sfx_CMP_CX_AX_JAE:
00B4D:      	DX=		0
00B4E:      	BX=		0
            sfx_CMPLONG_BCDA_JGE:
00B4F:      	AR=		AX
00B50:      	CX=		CX - AR
00B51:      	AR=		DX
00B52:      	BX=		BX - AR + C - 1
00B53:      	if AN jmp	@sfx_clbcda_jge_f
            
            	; ~~ ignore equ condition
            
00B54:      	set		Z		; true
00B55:      	rets
            @sfx_clbcda_jge_f:
00B56:      	clr		Z		; false
00B57:      	rets
            
            ; ---------
            ; ~~ using 48-bit to correct flag
            
            sfx_CMPLONG_BCDA_JAE:
00B58:      	AR=		AX
00B59:      	CX=		CX - AR
00B5A:      	AR=		DX
00B5B:      	BX=		BX - AR + C - 1
00B5C:      	AR=		0
00B5D:      	AR=		AR - 0 + C - 1
00B5E:      	if AN jmp	@sfx_clbcda_jge_f
            
            	; ~~ ignore equ condition
00B5F:      	set		Z		; true
00B60:      	rets
            
            ; ---------
            
            sfx_CMP_AX_CX_JGE:
00B61:      	AR=		CX
00B62:      	SF=		AX - AR
00B63:      	if AN jmp	@sfx_cmp_ac_jge_f
00B64:      	set		Z
00B65:      	rets
            @sfx_cmp_ac_jge_f:
00B66:      	clr		Z
00B67:      	rets
            
            ; ---------
            
            sfx_CMP_CX_AX_JGE:
00B68:      	AR=		AX
00B69:      	SF=		CX - AR
00B6A:      	if AN jmp	@sfx_cmp_ca_jge_f
00B6B:      	set		Z
00B6C:      	rets
            @sfx_cmp_ca_jge_f:
00B6D:      	clr		Z
00B6E:      	rets
            
            
            ; JL group
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
            ; B - below (unsigned)
            ; L - less (signed)
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
            
            ; ~~ using 32-bit to correct flag
            
            sfx_CMP_AX_CX_U_JB:
            sfx_CMP_AX_CX_JB:
00B6F:      	DX=		0
00B70:      	BX=		0
            sfx_CMPLONG_JL:
00B71:      	AR=		CX
00B72:      	AX=		AX - AR
00B73:      	AR=		BX
00B74:      	AR=		DX - AR + C - 1
00B75:      	if AN jmp	@sfx_cl_jl_chk
            
            @sfx_cl_jl_f:
00B76:      	clr		Z		; false
00B77:      	rets
            
            @sfx_cl_jl_chk:
00B78:      	AR=		AR | AX		; exclude EQU condition
00B79:      	if ZR jmp	@sfx_cl_jl_f
00B7A:      	set		Z
00B7B:      	rets
            
            
            ; ~~ using 48-bit to correct flag
            
            sfx_CMPLONG_JB:
00B7C:      	AR=		CX
00B7D:      	AX=		AX - AR
00B7E:      	AR=		BX
00B7F:      	DX=		DX - AR + C - 1
00B80:      	AR=		0
00B81:      	AR=		AR - 0 + C - 1
00B82:      	if AN jmp	@sfx_cl_jb_chk
            
            @sfx_cl_jb_f:
00B83:      	clr		Z		; false
00B84:      	rets
            
            @sfx_cl_jb_chk:
00B85:      	AR=		AR | DX
00B86:      	AR=		AR | AX		; exclude EQU condition
00B87:      	if ZR jmp	@sfx_cl_jb_f
00B88:      	set		Z
00B89:      	rets
            
            
            ; ---------
            
            ; ~~ using 32-bit to correct flag
            
            sfx_CMP_CX_AX_U_JB:
            sfx_CMP_CX_AX_JB:
00B8A:      	DX=		0
00B8B:      	BX=		0
            sfx_CMPLONG_BCDA_JL:
00B8C:      	AR=		AX
00B8D:      	CX=		CX - AR
00B8E:      	AR=		DX
00B8F:      	AR=		BX - AR + C - 1
00B90:      	if AN jmp	@sfx_clbcda_jl_chk
            
            @sfx_clbcda_jl_f:
00B91:      	clr		Z		; false
00B92:      	rets
            
            @sfx_clbcda_jl_chk:
00B93:      	AR=		AR | CX		; exclude EQU condition
00B94:      	if ZR jmp	@sfx_clbcda_jl_f
00B95:      	set		Z		; true
00B96:      	rets
            
            ; ~~ using 48-bit to correct flag
            
            sfx_CMPLONG_BCDA_JB:
00B97:      	AR=		AX
00B98:      	CX=		CX - AR
00B99:      	AR=		DX
00B9A:      	BX=		BX - AR + C - 1
00B9B:      	AR=		0
00B9C:      	AR=		AR - 0 + C - 1
00B9D:      	if AN jmp	@sfx_clbcda_jb_chk
            
            @sfx_clbcda_jb_f:
00B9E:      	clr		Z		; false
00B9F:      	rets
            
            @sfx_clbcda_jb_chk:
00BA0:      	AR=		AR | CX
00BA1:      	AR=		AR | BX
00BA2:      	if ZR jmp	@sfx_clbcda_jb_f
00BA3:      	set		Z		; true
00BA4:      	rets
            
            
            ; ---------
            
            sfx_CMP_AX_CX_JL:
00BA5:      	AR=		CX
00BA6:      	SF=		AX - AR
00BA7:      	if GE jmp	@sfx_cmp_ac_jl_f
00BA8:      	set		Z
00BA9:      	rets
            @sfx_cmp_ac_jl_f:
00BAA:      	clr		Z
00BAB:      	rets
            
            ; ---------
            
            sfx_CMP_CX_AX_JL:
00BAC:      	AR=		AX
00BAD:      	SF=		CX - AR
00BAE:      	if GE jmp	@sfx_cmp_ca_jl_f
00BAF:      	set		Z
00BB0:      	rets
            @sfx_cmp_ca_jl_f:
00BB1:      	clr		Z
00BB2:      	rets
            
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
            
            ; ~~ using 32-bit to correct flag
            
            sfx_CMP_AX_CX_U_JBE:
            sfx_CMP_AX_CX_JBE:
00BB3:      	DX=		0
00BB4:      	BX=		0
            sfx_CMPLONG_JLE:
00BB5:      	AR=		CX
00BB6:      	AX=		AX - AR
00BB7:      	AR=		BX
00BB8:      	AR=		DX - AR + C - 1
00BB9:      	if AN jmp	@sfx_cl_jle_t
            
00BBA:      	AR=		AR | AX		; include EQU condition
00BBB:      	if ZR jmp	@sfx_cl_jle_t
            
00BBC:      	clr		Z		; false
00BBD:      	rets
            @sfx_cl_jle_t:
00BBE:      	set		Z		; true
00BBF:      	rets
            
            ; ~~ using 48-bit to correct flag
            
            sfx_CMPLONG_JBE:
00BC0:      	AR=		CX
00BC1:      	AX=		AX - AR
00BC2:      	AR=		BX
00BC3:      	DX=		DX - AR + C - 1
00BC4:      	AR=		0
00BC5:      	AR=		AR - 0 + C - 1
00BC6:      	if AN jmp	@sfx_cl_jle_t
            
00BC7:      	AR=		AR | DX
00BC8:      	AR=		AR | AX
00BC9:      	if ZR jmp	@sfx_cl_jle_t
            
00BCA:      	clr		Z		; false
00BCB:      	rets
            
            ; ---------
            
            ; ~~ using 32-bit to correct flag
            
            sfx_CMP_CX_AX_U_JBE:
            sfx_CMP_CX_AX_JBE:
00BCC:      	DX=		0
00BCD:      	BX=		0
            sfx_CMPLONG_BCDA_JLE:
00BCE:      	AR=		AX
00BCF:      	CX=		CX - AR
00BD0:      	AR=		DX
00BD1:      	AR=		BX - AR + C - 1
00BD2:      	if AN jmp	@sfx_clbcda_jle_t
            
00BD3:      	AR=		AR | CX		; include EQU condition
00BD4:      	if ZR jmp	@sfx_clbcda_jle_t
            
00BD5:      	clr		Z		; false
00BD6:      	rets
            @sfx_clbcda_jle_t:
00BD7:      	set		Z		; true
00BD8:      	rets
            
            ; ~~ using 48-bit to correct flag
            
            sfx_CMPLONG_BCDA_JBE:
00BD9:      	AR=		AX
00BDA:      	CX=		CX - AR
00BDB:      	AR=		DX
00BDC:      	BX=		BX - AR + C - 1
00BDD:      	AR=		0
00BDE:      	AR=		AR - 0 + C - 1
00BDF:      	if AN jmp	@sfx_clbcda_jle_t
            
00BE0:      	AR=		AR | BX
00BE1:      	AR=		AR | CX
00BE2:      	if ZR jmp	@sfx_clbcda_jle_t
            
00BE3:      	clr		Z		; false
00BE4:      	rets
            
            ; ---------
            
            sfx_CMP_AX_CX_JLE:
00BE5:      	AR=		CX
00BE6:      	SF=		AX - AR
00BE7:      	if LE jmp	@sfx_cmp_ac_jl_t
00BE8:      	clr		Z
00BE9:      	rets
            @sfx_cmp_ac_jl_t:
00BEA:      	set		Z
00BEB:      	rets
            
            ; ---------
            
            sfx_CMP_CX_AX_JLE:
00BEC:      	AR=		AX
00BED:      	SF=		CX - AR
00BEE:      	if LE jmp	@sfx_cmp_ca_jl_t
00BEF:      	clr		Z
00BF0:      	rets
            @sfx_cmp_ca_jl_t:
00BF1:      	set		Z
00BF2:      	rets
            
            
            ; ~!~ bit-field support
            
            @sfx_ortable_0:
00BF3:      	DW 0xFFFE
            @sfx_ortable_1:
00BF4:      	DW 0xFFFC
            @sfx_ortable_2:
00BF5:      	DW 0xFFF8
            @sfx_ortable_3:
00BF6:      	DW 0xFFF0
            @sfx_ortable_4:
00BF7:      	DW 0xFFE0
            @sfx_ortable_5:
00BF8:      	DW 0xFFC0
            @sfx_ortable_6:
00BF9:      	DW 0xFF80
            @sfx_ortable_7:
00BFA:      	DW 0xFF00
            @sfx_ortable_8:
00BFB:      	DW 0xFE00
            @sfx_ortable_9:
00BFC:      	DW 0xFC00
            @sfx_ortable_10:
00BFD:      	DW 0xF800
            @sfx_ortable_11:
00BFE:      	DW 0xF000
            @sfx_ortable_12:
00BFF:      	DW 0xE000
            @sfx_ortable_13:
00C00:      	DW 0xC000
            @sfx_ortable_14:
00C01:      	DW 0x8000
            
            ; ~!~
            
            @sfx_orhigh:
00C02:      	AR=		pm[P1]
00C03:      	DX=		DX | AR
00C04:      	rets
            
            @sfx_orhigh_dx:
00C05:      	DX=		-1
            @sfx_orlow:
00C06:      	AR=		pm[P1]
00C07:      	AX=		AX | AR
            @sfx_sextw_rets:
00C08:      	rets
            
            ; ~!~ signed short
            
            sfx_SignExtW0:
00C09:      	P1=		#@sfx_ortable_0
00C0C:      	test		AX.b0
00C0D:      	if ZR jmp	@sfx_sextw_rets
00C0E:      	jmp		@sfx_orlow
            
            sfx_SignExtW1:
00C0F:      	P1=		#@sfx_ortable_1
00C12:      	test		AX.b1
00C13:      	if ZR jmp	@sfx_sextw_rets
00C14:      	jmp		@sfx_orlow
            
            sfx_SignExtW2:
00C15:      	P1=		#@sfx_ortable_2
00C18:      	test		AX.b2
00C19:      	if ZR jmp	@sfx_sextw_rets
00C1A:      	jmp		@sfx_orlow
            
            sfx_SignExtW3:
00C1B:      	P1=		#@sfx_ortable_3
00C1E:      	test		AX.b3
00C1F:      	if ZR jmp	@sfx_sextw_rets
00C20:      	jmp		@sfx_orlow
            
            sfx_SignExtW4:
00C21:      	P1=		#@sfx_ortable_4
00C24:      	test		AX.b4
00C25:      	if ZR jmp	@sfx_sextw_rets
00C26:      	jmp		@sfx_orlow
            
            sfx_SignExtW5:
00C27:      	P1=		#@sfx_ortable_5
00C2A:      	test		AX.b5
00C2B:      	if ZR jmp	@sfx_sextw_rets
00C2C:      	jmp		@sfx_orlow
            
            sfx_SignExtW6:
00C2D:      	P1=		#@sfx_ortable_6
00C30:      	test		AX.b6
00C31:      	if ZR jmp	@sfx_sextw_rets
00C32:      	jmp		@sfx_orlow
            
            sfx_SignExtW7:
00C33:      	P1=		#@sfx_ortable_7
00C36:      	test		AX.b7
00C37:      	if ZR jmp	@sfx_sextw_rets
00C38:      	jmp		@sfx_orlow
            
            sfx_SignExtW8:
00C39:      	P1=		#@sfx_ortable_8
00C3C:      	test		AX.b8
00C3D:      	if ZR jmp	@sfx_sextw_rets
00C3E:      	jmp		@sfx_orlow
            
            sfx_SignExtW9:
00C3F:      	P1=		#@sfx_ortable_9
00C42:      	test		AX.b9
00C43:      	if ZR jmp	@sfx_sextw_rets
00C44:      	jmp		@sfx_orlow
            
            sfx_SignExtW10:
00C45:      	P1=		#@sfx_ortable_10
00C48:      	test		AX.b10
00C49:      	if ZR jmp	@sfx_sextw_rets
00C4A:      	jmp		@sfx_orlow
            
            sfx_SignExtW11:
00C4B:      	P1=		#@sfx_ortable_11
00C4E:      	test		AX.b11
00C4F:      	if ZR jmp	@sfx_sextw_rets
00C50:      	jmp		@sfx_orlow
            
            sfx_SignExtW12:
00C51:      	P1=		#@sfx_ortable_12
00C54:      	test		AX.b12
00C55:      	if ZR jmp	@sfx_sextw_rets
00C56:      	jmp		@sfx_orlow
            
            sfx_SignExtW13:
00C57:      	P1=		#@sfx_ortable_13
00C5A:      	test		AX.b13
00C5B:      	if ZR jmp	@sfx_sextw_rets
00C5C:      	jmp		@sfx_orlow
            
            sfx_SignExtW14:
00C5D:      	P1=		#@sfx_ortable_14
00C60:      	test		AX.b14
00C61:      	if ZR jmp	@sfx_sextw_rets
00C62:      	jmp		@sfx_orlow
            
            ; ~!~ signed long
            
            sfx_SignExtL0:
00C63:      	P1=		#@sfx_ortable_0
00C66:      	test		AX.b0
00C67:      	if ZR jmp	@sfx_sextw_rets
00C68:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL1:
00C69:      	P1=		#@sfx_ortable_1
00C6C:      	test		AX.b1
00C6D:      	if ZR jmp	@sfx_sextw_rets
00C6E:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL2:
00C6F:      	P1=		#@sfx_ortable_2
00C72:      	test		AX.b2
00C73:      	if ZR jmp	@sfx_sextw_rets
00C74:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL3:
00C75:      	P1=		#@sfx_ortable_3
00C78:      	test		AX.b3
00C79:      	if ZR jmp	@sfx_sextw_rets
00C7A:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL4:
00C7B:      	P1=		#@sfx_ortable_4
00C7E:      	test		AX.b4
00C7F:      	if ZR jmp	@sfx_sextw_rets
00C80:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL5:
00C81:      	P1=		#@sfx_ortable_5
00C84:      	test		AX.b5
00C85:      	if ZR jmp	@sfx_sextw_rets
00C86:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL6:
00C87:      	P1=		#@sfx_ortable_6
00C8A:      	test		AX.b6
00C8B:      	if ZR jmp	@sfx_sextw_rets
00C8C:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL7:
00C8D:      	P1=		#@sfx_ortable_7
00C90:      	test		AX.b7
00C91:      	if ZR jmp	@sfx_sextw_rets
00C92:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL8:
00C93:      	P1=		#@sfx_ortable_8
00C96:      	test		AX.b8
00C97:      	if ZR jmp	@sfx_sextw_rets
00C98:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL9:
00C99:      	P1=		#@sfx_ortable_9
00C9C:      	test		AX.b9
00C9D:      	if ZR jmp	@sfx_sextw_rets
00C9E:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL10:
00C9F:      	P1=		#@sfx_ortable_10
00CA2:      	test		AX.b10
00CA3:      	if ZR jmp	@sfx_sextw_rets
00CA4:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL11:
00CA5:      	P1=		#@sfx_ortable_11
00CA8:      	test		AX.b11
00CA9:      	if ZR jmp	@sfx_sextw_rets
00CAA:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL12:
00CAB:      	P1=		#@sfx_ortable_12
00CAE:      	test		AX.b12
00CAF:      	if ZR jmp	@sfx_sextw_rets
00CB0:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL13:
00CB1:      	P1=		#@sfx_ortable_13
00CB4:      	test		AX.b13
00CB5:      	if ZR jmp	@sfx_sextw_rets
00CB6:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL14:
00CB7:      	P1=		#@sfx_ortable_14
00CBA:      	test		AX.b14
00CBB:      	if ZR jmp	@sfx_sextw_rets
00CBC:      	jmp		@sfx_orhigh_dx
            
            sfx_SignExtL15:
00CBD:      	test		AX.b15
00CBE:      	if ZR jmp	@sfx_sextw_rets
00CBF:      	DX=		-1
00CC0:      	rets
            
            sfx_SignExtL16:
00CC1:      	P1=		#@sfx_ortable_0
00CC4:      	test		DX.b0
00CC5:      	if ZR jmp	@sfx_sextw_rets
00CC6:      	jmp		@sfx_orhigh
            
            sfx_SignExtL17:
00CC7:      	P1=		#@sfx_ortable_1
00CCA:      	test		DX.b1
00CCB:      	if ZR jmp	@sfx_sextw_rets
00CCC:      	jmp		@sfx_orhigh
            
            sfx_SignExtL18:
00CCD:      	P1=		#@sfx_ortable_2
00CD0:      	test		DX.b2
00CD1:      	if ZR jmp	@sfx_sextw_rets
00CD2:      	jmp		@sfx_orhigh
            
            sfx_SignExtL19:
00CD3:      	P1=		#@sfx_ortable_3
00CD6:      	test		DX.b3
00CD7:      	if ZR jmp	@sfx_sextw_rets
00CD8:      	jmp		@sfx_orhigh
            
            sfx_SignExtL20:
00CD9:      	P1=		#@sfx_ortable_4
00CDC:      	test		DX.b4
00CDD:      	if ZR jmp	@sfx_sextw_rets
00CDE:      	jmp		@sfx_orhigh
            
            sfx_SignExtL21:
00CDF:      	P1=		#@sfx_ortable_5
00CE2:      	test		DX.b5
00CE3:      	if ZR jmp	@sfx_sextw_rets
00CE4:      	jmp		@sfx_orhigh
            
            sfx_SignExtL22:
00CE5:      	P1=		#@sfx_ortable_6
00CE8:      	test		DX.b6
00CE9:      	if ZR jmp	@sfx_sextw_rets
00CEA:      	jmp		@sfx_orhigh
            
            sfx_SignExtL23:
00CEB:      	P1=		#@sfx_ortable_7
00CEE:      	test		DX.b7
00CEF:      	if ZR jmp	@sfx_sextw_rets
00CF0:      	jmp		@sfx_orhigh
            
            sfx_SignExtL24:
00CF1:      	P1=		#@sfx_ortable_8
00CF4:      	test		DX.b8
00CF5:      	if ZR jmp	@sfx_sextw_rets
00CF6:      	jmp		@sfx_orhigh
            
            sfx_SignExtL25:
00CF7:      	P1=		#@sfx_ortable_9
00CFA:      	test		DX.b9
00CFB:      	if ZR jmp	@sfx_sextw_rets
00CFC:      	jmp		@sfx_orhigh
            
            sfx_SignExtL26:
00CFD:      	P1=		#@sfx_ortable_10
00D00:      	test		DX.b10
00D01:      	if ZR jmp	@sfx_sextw_rets
00D02:      	jmp		@sfx_orhigh
            
            sfx_SignExtL27:
00D03:      	P1=		#@sfx_ortable_11
00D06:      	test		DX.b11
00D07:      	if ZR jmp	@sfx_sextw_rets
00D08:      	jmp		@sfx_orhigh
            
            sfx_SignExtL28:
00D09:      	P1=		#@sfx_ortable_12
00D0C:      	test		DX.b12
00D0D:      	if ZR jmp	@sfx_sextw_rets
00D0E:      	jmp		@sfx_orhigh
            
            sfx_SignExtL29:
00D0F:      	P1=		#@sfx_ortable_13
00D12:      	test		DX.b13
00D13:      	if ZR jmp	@sfx_sextw_rets
00D14:      	jmp		@sfx_orhigh
            
            sfx_SignExtL30:
00D15:      	P1=		#@sfx_ortable_14
00D18:      	test		DX.b14
00D19:      	if ZR jmp	@sfx_sextw_rets
00D1A:      	jmp		@sfx_orhigh
            
            
            ; ~.~--------------------
            ; I1, AX
            
            sfx_REPMOV_SS:
            @sfx_repmov_ss_loop_1804:
00D1B:      	push		I1
00D1C:      	AR=		AX
00D1D:      	I1=		AR
00D1E:      	AR=		rm[I1]
00D1F:      	pop		I1
00D20:      	rm[I1++]=	AR
00D21:      	AX++
00D22:      	loop		@sfx_repmov_ss_loop_1804
00D23:      	rets
            
            ; ~~
            
            sfx_REPMOV_SR:
00D24:      	AR=		AX
00D25:      	P1=		AR
            @sfx_repmov_sr_loop_1804:
00D26:      	rm[I1++]=	pm[P1++]
00D27:      	loop		@sfx_repmov_sr_loop_1804
00D28:      	rets
            
            
            ; ~~
            
            sfx_REPMOV_RS:
00D29:      	AR=		AX
00D2A:      	I1=		AR
            @sfx_repmov_rs_loop_1804:
00D2B:      	AR=		rm[I1++]
00D2C:      	pm[P1++]=	AR
00D2D:      	loop		@sfx_repmov_rs_loop_1804
00D2E:      	rets
            
            ; ~~
            
            sfx_REPMOV_RR:
            @sfx_repmov_rr_loop_1804:
00D2F:      	push		P1
00D30:      	AR=		AX
00D31:      	P1=		AR
00D32:      	AR=		pm[P1]
00D33:      	pop		P1
00D34:      	pm[P1++]=	AR
00D35:      	AX++
00D36:      	loop		@sfx_repmov_rr_loop_1804
00D37:      	rets
            
            ; ~~
            
            ; sfx_CHECKZERO:
            	; AR=		AX
            	; rets
            
            ; ~~
            
            ; sfx_CHECKZEROLONG:
            	; AR=		AX
            	; AR=		AR | DX
            	; rets
            
            ; ~~
            
            
            #ifdef PRAM_BANK
            
            ;  ~~ simple link list for PRAM allocate
            
            ;  +---------+---------+
            ;  | field 0 | field 1 |
            ;  +---------+---------+
            ;  |   PROM  |  next   |
            ;  +---------+---------+
            
            sfx_DynFastCallInit:
            ; {
            	P1.hh=		PRAM_BANK
            	P1=		PRAM_OFFSET
            	AR=		0
            	pm[P1++]=	AR
            	pm[P1]=		AR
            	P1.hh=		0
            	rets
            ; }
            
            
            ; ~~ for C / ASM progam compatible used
            
            ; -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
            ; bool sfx_DynFindPrg(PRGADR)
            ;
            ; in:
            ;    P1		- function start address
            ;
            ; out:
            ;     Z		- found, P0 = program entry address at PRAM
            ;     NZ	- not found, P0 = free space (list) start at PRAM
            ; ----------------------------------------------------------------
            
            sfx_DynFindPrg:
            ; {
            	P0.hh=		PRAM_BANK
            	P0=		PRAM_OFFSET
            @sfxdfp_loop_1320:
            	AR=		pm[P0++]	; program address
            	if ZR jmp	@sfxdfp_label_1321
            	SF=		AR - P1
            	if NE jmp	@sfxdfp_label_1323
            
            	P0++
            	set		Z
            	rets
            
            @sfxdfp_label_1323:
            	AR=		pm[P0]		; next
            	P0=		0xFC00
            	P0=		P0 & AR
            	if NZ jmp	@sfxdfp_label_1655
            	P0=		AR
            	jmp		@sfxdfp_loop_1320
            
            @sfxdfp_label_1321:
            	P0--				; list
            	clr		Z
            	rets
            
            @sfxdfp_label_1655:
            ; ~~ list broken...
            	P0=		PRAM_OFFSET
            	clr		Z
            	rets
            ; }
            
            ; --------------------------------------------------------
            
            ; P1 = function start address
            ; P0 = free link start
            ; AX = function end address
            
            
            sfx_DynBooking:
            ; {
            	; check if PRG to big to fit in PRAM
            
            	AR=		AX
            	AR=		AR - P1		; PRG length
            	AR=		AR + 5		; 2 list space + 1 inst (P0.hh = 0)
            	CX=		AR
            
            	; ~~ can not cache PRG (total PRAM_SIZE) ??
            
            	AR=		PRAM_SIZE
            	SF=		AR - CX
            	if AN jmp	@sfxdb_label_1345
            
            	; ~~ look up remain free space
            
            	AR=		PRAM_OFFSET
            	AR=		P0 - AR
            	DX=		PRAM_SIZE
            	AR=		DX - AR
            
            	SF=		AR - CX
            	if GE jmp	@sfxdb_label_1349
            
            	; ~~ reset link list
            
            	P0=		PRAM_OFFSET
            
            @sfxdb_label_1349:
            	; create link list
            
            	AR=		P1
            	pm[P0++]=	AR		; PRG
            	AR=		P0
            	AR=		AR - 3		; remove 1 list and 1 next
            	CX=		CX + AR
            	pm[P0++]=	CX		; next
            
            	push		P1
            	P1=		#@sfxdfc_label_1840
            	AR=		pm[P1]		; inst -> P1.hh = 0
            	pm[P0++]=	AR
            	AR=		CX
            	P1=		AR
            	P1.hh=		PRAM_BANK
            	AR=		0
            	pm[P1++]=	AR
            	pm[P1]=		AR
            	P1.hh=		0
            	pop		P1
            
            	set		Z
            	rets
            
            @sfxdb_label_1345:
            	P0.hh=		0
            	clr		Z
            	rets
            ; }
            
            
            ; --------------------------------------------------------
            
            ; P1 = function start address
            ; P0 = free PRG entry
            ; AX = function end address
            
            sfx_DynCache:
            	push		P0
            	AR=		AX
            	AR=		AR - P1
            	CX=		AR
            	jmp		@sfxdynch_label_1650
            @sfxdynch_loop_1650:
            	AR=		pm[P1++]
            	pm[P0++]=	AR
            @sfxdynch_label_1650:
            	loop		@sfxdynch_loop_1650
            	pop		P0
            	P0--
            	rets
            
            ; --------------------------------------------------------
            
            
            ; ~~ for C
            
            ; P1 = function start address
            ; AX = function end address
            
            sfx_DynFastCall:
            ; {
            	; look up function entry by prom address (P1)
            
            	P0.hh=		PRAM_BANK
            	P0=		PRAM_OFFSET
            @sfxdfc_label_1759:
            
            	; 0      1      2
            	; +------+------+------+
            	; | ID   | Next | Real |
            	; +------+------+------+
            
            	AR=		pm[P0++]		; next
            	if ZR jmp	@sfxdfc_label_1758
            	SF=		AR - P1
            	if EQ jmp	@sfxdfc_label_1722
            	AR=		pm[P0]
            
            	#if _OPT_PRAMSize_ == 2048
            		P0=		0xFC00
            	#else
            		P0=		0xF800
            	#endif
            	P0=		P0 & AR
            	if NZ jmp	@sfxdfc_label_2035
            	P0=		AR
            	jmp		@sfxdfc_label_1759
            
            @sfxdfc_label_2035:
            	P0=		PRAM_OFFSET + 1
            
            ; -----
            
            @sfxdfc_label_1758:
            
            	; look for remain free space
            	AR=		AX
            	AR=		AR - P1		; PRG length
            	AR=		AR + 5		; 2 list space + 1 inst (P0.hh = 0)
            	CX=		AR
            
            	P0--
            
            	AR=		PRAM_SIZE
            	SF=		AR - CX
            	if AN jmp	@sfxdfc_label_1840
            
            	; ~~ look up remain free space
            
            	AR=		PRAM_OFFSET
            	AR=		P0 - AR
            	DX=		PRAM_SIZE
            	AR=		DX - AR
            
            	SF=		AR - CX
            	if GE jmp	@sfxdfc_label_1817
            
            	; ~~ reset link list
            
            	P0=		PRAM_OFFSET
            
            @sfxdfc_label_1817:
            
            	; copy program to pram
            
            	; ~~ PROM field
            		AR=		P1
            		pm[P0++]=	AR
            	; ~~ next field
            		AR=		P0
            		AR=		AR - 3		; remove 1 list and 1 next
            		CX=		CX + AR
            		pm[P0++]=	CX		; next
            
            	; ~~ booking
            		push		P1
            		P1=		#@sfxdfc_label_1840
            		AR=		pm[P1]		; inst -> P1.hh = 0
            		pm[P0++]=	AR
            		AR=		CX
            		P1=		AR
            		P1.hh=		PRAM_BANK
            		AR=		0
            		pm[P1++]=	AR
            		pm[P1]=		AR
            		P1.hh=		0
            		pop		P1
            
            	; copy instruction  "P0.hh = 0"
            		push		P0		; save exec address
            	@sfxdfc_loop_1829:
            		AR=		pm[P1++]
            		pm[P0++]=	AR
            		AR=		P0
            		SF=		AR - CX
            		if AN jmp	@sfxdfc_loop_1829
            		pop		P0
            		P0--
            		fjmp		pm[P0]
            
            @sfxdfc_label_1722:
            	P0++			; program entry
            	fjmp		pm[P0]
            
            @sfxdfc_label_1840:
            	P0.hh=		0
            
            @sfxdfc_label_1733:
            	; free space too small, direct run
            	fjmp		pm[P1]
            ; }
            
            
            
            
            #endif
            
            
            
            
            
            
            
            
            
            
            
            ;=========================Include <C:\TRITAN\FDSP-IDE\TOOLS\CC\CRT0\RUNTIME.ASM> End=========================
            
            
            
            // .code segment
            
            WAKEUP_PROC:
00D38:      	PCH=	SYS_PROG_ENTRY
00D39:      	ljmp	SYS_PROG_ENTRY
            
            IntVectTable:
00D3A:      	DW #EMPTY_INTENTRY
00D3B:      	DW #EMPTY_INTENTRY
00D3C:      	DW #EMPTY_INTENTRY
00D3D:      	DW #EMPTY_INTENTRY
00D3E:      	DW #EMPTY_INTENTRY
00D3F:      	DW #_PWM_Entry4EB0B003
            
            // .code ends
            ;;FDSP-IDE V2.64
            _SYSTEM_MAIN_PROGRAM_END_ADDRESS: 
