Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: picoBlazeAluFloat.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "picoBlazeAluFloat.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "picoBlazeAluFloat"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : picoBlazeAluFloat
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/FPGA/AluFloat/ParametrosFloat.vhd" in Library Float.
Architecture parametros of Entity parametros is up to date.
Compiling vhdl file "C:/FPGA/AluFloat/VerificacionSumRes.vhd" in Library work.
Architecture behavioral of Entity verificacionsumres is up to date.
Compiling vhdl file "C:/FPGA/AluFloat/OpSumaResta.vhd" in Library work.
Architecture behavioral of Entity operacionsumrest is up to date.
Compiling vhdl file "C:/FPGA/AluFloat/FloatMultiplicacion.vhd" in Library work.
Architecture behavioral of Entity floatmultiplicacion is up to date.
Compiling vhdl file "C:/FPGA/AluFloat/FloatSumaResta.vhd" in Library work.
Architecture behavioral of Entity floatsumaresta is up to date.
Compiling vhdl file "C:/FPGA/AluFloat/MuxAlu.vhd" in Library work.
Architecture behavioral of Entity muxalu is up to date.
Compiling vhdl file "C:/FPGA/Practica05/coregen/ipcore_dir/program.vhd" in Library work.
Architecture program_a of Entity program is up to date.
Compiling vhdl file "C:/FPGA/Practica05/coregen/kcpsm3.vhd" in Library work.
Architecture low_level_definition of Entity kcpsm3 is up to date.
Compiling vhdl file "C:/FPGA/AluFloat/AluFloat.vhd" in Library work.
Architecture behavioral of Entity alufloat is up to date.
Compiling vhdl file "C:/FPGA/Practica05/coregen/loopback.vhd" in Library work.
Entity <picoblazealufloat> compiled.
Entity <picoblazealufloat> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <picoBlazeAluFloat> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kcpsm3> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <AluFloat> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FloatMultiplicacion> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FloatSumaResta> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MuxAlu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VerificacionSumRes> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OperacionSumRest> in library <work> (architecture <behavioral>).

WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 289: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1200: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 452: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 483: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 606: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 614: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 381: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 423: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 525: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 597: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 682: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1109: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1136: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1220: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1269: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 332: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 371: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 403: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 413: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 432: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 442: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 468: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 493: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 554: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 587: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 794: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 871: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 886: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 937: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 956: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1244: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1301: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1311: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1327: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1415: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1448: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 828: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 1368: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/Practica05/coregen/kcpsm3.vhd" line 906: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <picoBlazeAluFloat> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/FPGA/Practica05/coregen/loopback.vhd" line 84: Instantiating black box module <program>.
Entity <picoBlazeAluFloat> analyzed. Unit <picoBlazeAluFloat> generated.

Analyzing Entity <kcpsm3> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[8].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[9].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[0].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[1].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[2].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[3].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[4].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[5].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[6].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[7].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[0].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[0].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[1].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[1].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[2].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[2].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[3].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[3].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[4].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[4].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[5].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[5].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[6].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[6].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[7].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[7].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[0].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[0].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[1].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[1].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[2].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[2].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[3].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[3].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[4].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[4].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[5].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[5].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[6].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[6].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[7].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[7].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[0].lsb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[0].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[1].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[1].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[2].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[2].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[3].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[3].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[4].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[4].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[5].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[5].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[6].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[6].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[7].msb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[7].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6C" for instance <arith_loop[0].lsb_arith.arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[0].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[0].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[1].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[1].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[2].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[2].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[3].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[3].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[4].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[4].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[5].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[5].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[6].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[6].arith_flop> in unit <kcpsm3>.
WARNING:Xst:1961 - The length of the hex value for the attribute INIT on instance arith_loop[7].msb_arith.arith_carry_out_lut should be 2 bits long. The current value set is 4 bits long.  Value has been truncated
    Set user-defined property "INIT =  2" for instance <arith_loop[7].msb_arith.arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].msb_arith.arith_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[7].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[0].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[0].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[1].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[1].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[2].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[2].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[3].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[3].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[4].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[4].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[5].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[5].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[6].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[6].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[7].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[7].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[0].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[0].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[1].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[1].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[2].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[2].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[3].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[3].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[4].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[4].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[5].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[5].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[6].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[6].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[7].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[7].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[8].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[8].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[9].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[9].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  6555" for instance <stack_count_loop[0].lsb_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[1].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[2].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[3].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[4].msb_stack_count.count_lut> in unit <kcpsm3>.
Entity <kcpsm3> analyzed. Unit <kcpsm3> generated.

Analyzing Entity <AluFloat> in library <work> (Architecture <behavioral>).
Entity <AluFloat> analyzed. Unit <AluFloat> generated.

Analyzing Entity <FloatMultiplicacion> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/FPGA/AluFloat/FloatMultiplicacion.vhd" line 69: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <expA>
WARNING:Xst:1610 - "C:/FPGA/AluFloat/FloatMultiplicacion.vhd" line 156: Width mismatch. <resultMul> has a width of 47 bits but assigned expression is 48-bit wide.
WARNING:Xst:1610 - "C:/FPGA/AluFloat/FloatMultiplicacion.vhd" line 158: Width mismatch. <resultMulAux> has a width of 47 bits but assigned expression is 48-bit wide.
Entity <FloatMultiplicacion> analyzed. Unit <FloatMultiplicacion> generated.

Analyzing Entity <FloatSumaResta> in library <work> (Architecture <behavioral>).
Entity <FloatSumaResta> analyzed. Unit <FloatSumaResta> generated.

Analyzing Entity <VerificacionSumRes> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/FPGA/AluFloat/VerificacionSumRes.vhd" line 67: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <expA>
INFO:Xst:2679 - Register <expC> in unit <VerificacionSumRes> has a constant value of 11111111 during circuit operation. The register is replaced by logic.
Entity <VerificacionSumRes> analyzed. Unit <VerificacionSumRes> generated.

Analyzing Entity <OperacionSumRest> in library <work> (Architecture <behavioral>).
Entity <OperacionSumRest> analyzed. Unit <OperacionSumRest> generated.

Analyzing Entity <MuxAlu> in library <work> (Architecture <behavioral>).
Entity <MuxAlu> analyzed. Unit <MuxAlu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FloatMultiplicacion>.
    Related source file is "C:/FPGA/AluFloat/FloatMultiplicacion.vhd".
WARNING:Xst:646 - Signal <resultMulAux> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resultMul> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resta<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <resta<6:0>> is used but never assigned. This sourceless signal will be automatically connected to value 1111111.
WARNING:Xst:653 - Signal <matisaFF0> is used but never assigned. This sourceless signal will be automatically connected to value 11111111111111111111111.
WARNING:Xst:653 - Signal <matisaFF> is used but never assigned. This sourceless signal will be automatically connected to value 11111111111111111111111.
WARNING:Xst:646 - Signal <manB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <manA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <expFF1> is used but never assigned. This sourceless signal will be automatically connected to value 11111111.
WARNING:Xst:653 - Signal <expFF0> is used but never assigned. This sourceless signal will be automatically connected to value 11111111.
WARNING:Xst:653 - Signal <expFF> is used but never assigned. This sourceless signal will be automatically connected to value 11111111.
WARNING:Xst:646 - Signal <aux> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <selA>.
    Using one-hot encoding for signal <selB>.
    Using one-hot encoding for signal <tipo>.
WARNING:Xst:737 - Found 6-bit latch for signal <correr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 9-bit adder for signal <aux$addsub0000> created at line 127.
    Found 9-bit subtractor for signal <aux$sub0001> created at line 127.
    Found 8-bit adder for signal <expC$addsub0000> created at line 132.
    Found 9-bit comparator greater for signal <expC$cmp_gt0000> created at line 128.
    Found 1-bit xor2 for signal <signoC$xor0000> created at line 110.
    Found 24x24-bit multiplier for signal <vector$mult0001> created at line 156.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <FloatMultiplicacion> synthesized.


Synthesizing Unit <MuxAlu>.
    Related source file is "C:/FPGA/AluFloat/MuxAlu.vhd".
Unit <MuxAlu> synthesized.


Synthesizing Unit <VerificacionSumRes>.
    Related source file is "C:/FPGA/AluFloat/VerificacionSumRes.vhd".
WARNING:Xst:646 - Signal <signoC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <matisaFF0> is used but never assigned. This sourceless signal will be automatically connected to value 11111111111111111111111.
WARNING:Xst:653 - Signal <matisaFF> is used but never assigned. This sourceless signal will be automatically connected to value 11111111111111111111111.
WARNING:Xst:646 - Signal <mantisaC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <expFF0> is used but never assigned. This sourceless signal will be automatically connected to value 11111111.
WARNING:Xst:653 - Signal <expFF> is used but never assigned. This sourceless signal will be automatically connected to value 11111111.
WARNING:Xst:646 - Signal <expC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <selA>.
    Using one-hot encoding for signal <selB>.
    Using one-hot encoding for signal <tipo>.
Unit <VerificacionSumRes> synthesized.


Synthesizing Unit <OperacionSumRest>.
    Related source file is "C:/FPGA/AluFloat/OpSumaResta.vhd".
    Found 8-bit addsub for signal <expC$share0000> created at line 118.
    Found 24-bit shifter logical right for signal <mB0$shift0001> created at line 117.
    Found 8-bit subtractor for signal <mB0$sub0000> created at line 116.
    Found 1-bit xor2 for signal <opInterna$xor0000> created at line 104.
    Found 8-bit comparator greater for signal <opP$cmp_gt0000> created at line 62.
    Found 8-bit comparator less for signal <opP$cmp_lt0000> created at line 70.
    Found 23-bit comparator less for signal <opP$cmp_lt0001> created at line 82.
    Found 24-bit shifter logical left for signal <resultResta$shift0001> created at line 132.
    Found 25-bit adder for signal <resultSuma$add0000> created at line 120.
    Found 1-bit xor2 for signal <signoA$xor0000> created at line 73.
    Found 24-bit subtractor for signal <vector$sub0000> created at line 130.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <OperacionSumRest> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "C:/FPGA/Practica05/coregen/kcpsm3.vhd".
Unit <kcpsm3> synthesized.


Synthesizing Unit <FloatSumaResta>.
    Related source file is "C:/FPGA/AluFloat/FloatSumaResta.vhd".
Unit <FloatSumaResta> synthesized.


Synthesizing Unit <AluFloat>.
    Related source file is "C:/FPGA/AluFloat/AluFloat.vhd".
Unit <AluFloat> synthesized.


Synthesizing Unit <picoBlazeAluFloat>.
    Related source file is "C:/FPGA/Practica05/coregen/loopback.vhd".
WARNING:Xst:646 - Signal <read_strobe> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <a>.
    Found 11-bit adder for signal <a_20$add0000> created at line 136.
    Found 11-bit comparator greater for signal <a_20$cmp_gt0000> created at line 136.
    Found 8-bit comparator greater for signal <a_20$cmp_gt0001> created at line 134.
    Found 32-bit register for signal <b>.
    Found 11-bit adder for signal <b_8$add0000> created at line 141.
    Found 11-bit comparator greater for signal <b_8$cmp_gt0000> created at line 141.
    Found 8-bit comparator greater for signal <b_8$cmp_gt0001> created at line 137.
    Found 8-bit comparator lessequal for signal <b_8$cmp_le0000> created at line 134.
    Found 8-bit register for signal <in_port>.
    Found 8-bit comparator greater for signal <in_port$cmp_gt0000> created at line 157.
    Found 8-bit comparator lessequal for signal <in_port$cmp_le0000> created at line 157.
    Found 8-bit 4-to-1 multiplexer for signal <in_port$mux0001> created at line 162.
    Found 1-bit register for signal <interrupt>.
    Found 1-bit register for signal <interrupt_AluFloat>.
    Found 2-bit register for signal <op>.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <picoBlazeAluFloat> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 9
 11-bit adder                                          : 2
 24-bit subtractor                                     : 1
 25-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 68
 1-bit register                                        : 66
 2-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 1
 6-bit latch                                           : 1
# Comparators                                          : 11
 11-bit comparator greater                             : 2
 23-bit comparator less                                : 1
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/program.ngc>.
Loading core <program> for timing and area information for instance <my_program>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 9
 11-bit adder                                          : 2
 24-bit subtractor                                     : 1
 25-bit adder                                          : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 152
 Flip-Flops                                            : 152
# Latches                                              : 1
 6-bit latch                                           : 1
# Comparators                                          : 11
 11-bit comparator greater                             : 2
 23-bit comparator less                                : 1
 8-bit comparator greater                              : 4
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <picoBlazeAluFloat> ...

Optimizing unit <VerificacionSumRes> ...

Optimizing unit <OperacionSumRest> ...

Optimizing unit <kcpsm3> ...

Optimizing unit <FloatMultiplicacion> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block picoBlazeAluFloat, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : picoBlazeAluFloat.ngr
Top Level Output File Name         : picoBlazeAluFloat
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 2428
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 15
#      LUT2                        : 202
#      LUT2_D                      : 5
#      LUT2_L                      : 21
#      LUT3                        : 340
#      LUT3_D                      : 12
#      LUT3_L                      : 47
#      LUT4                        : 983
#      LUT4_D                      : 40
#      LUT4_L                      : 185
#      MUXCY                       : 245
#      MUXF5                       : 128
#      MUXF6                       : 8
#      VCC                         : 2
#      XORCY                       : 187
# FlipFlops/Latches                : 158
#      FD                          : 24
#      FDE                         : 10
#      FDR                         : 31
#      FDRE                        : 75
#      FDRSE                       : 10
#      FDS                         : 2
#      LD_1                        : 6
# RAMS                             : 27
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16_S18_S18              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1017  out of   4656    21%  
 Number of Slice Flip Flops:            158  out of   9312     1%  
 Number of 4 input LUTs:               1924  out of   9312    20%  
    Number used as logic:              1856
    Number used as RAMs:                 68
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    232     0%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                             | Clock buffer(FF name)                                                                                                            | Load  |
-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                      | BUFGP                                                                                                                            | 179   |
my_program/N1                                                                            | NONE(my_program/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp18x18.ram)| 1     |
Inst_AluFloat/Multiplicacion/correr_or0000(Inst_AluFloat/Multiplicacion/correr_or00001:O)| NONE(*)(Inst_AluFloat/Multiplicacion/correr_5)                                                                                   | 6     |
-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 28.377ns (Maximum Frequency: 35.240MHz)
   Minimum input arrival time before clock: 5.790ns
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 28.377ns (frequency: 35.240MHz)
  Total number of paths / destination ports: 2769695403 / 528
-------------------------------------------------------------------------
Delay:               28.377ns (Levels of Logic = 61)
  Source:            a_0 (FF)
  Destination:       in_port_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: a_0 to in_port_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.591   1.057  a_0 (a_0)
     LUT2:I0->O            1   0.704   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_lut<0> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<0> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<1> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<2> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<3> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<4> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<5> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<6> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<7> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<8> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<9> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<10> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<11> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<12> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<13> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<14> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<15> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<16> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<17> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<18> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<19> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<20> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<21> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<21>)
     MUXCY:CI->O          20   0.459   1.137  Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<22> (Inst_AluFloat/SumaResta/Operacion/Mcompar_opP_cmp_lt0001_cy<22>)
     LUT4:I2->O            3   0.704   0.610  Inst_AluFloat/SumaResta/Operacion/expA<0>1 (Inst_AluFloat/SumaResta/Operacion/expA<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_mB0_sub0000_lut<0> (Inst_AluFloat/SumaResta/Operacion/Msub_mB0_sub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_mB0_sub0000_cy<0> (Inst_AluFloat/SumaResta/Operacion/Msub_mB0_sub0000_cy<0>)
     XORCY:CI->O          50   0.804   1.268  Inst_AluFloat/SumaResta/Operacion/Msub_mB0_sub0000_xor<1> (Inst_AluFloat/SumaResta/Operacion/mB0_sub0000<1>1)
     MUXF5:S->O            1   0.739   0.499  Inst_AluFloat/SumaResta/Operacion/Sh80 (Inst_AluFloat/SumaResta/Operacion/Sh80)
     LUT3:I1->O            1   0.704   0.000  Inst_AluFloat/SumaResta/Operacion/mB0_shift0000<0>161_G (N654)
     MUXF5:I1->O           1   0.321   0.455  Inst_AluFloat/SumaResta/Operacion/mB0_shift0000<0>161 (Inst_AluFloat/SumaResta/Operacion/mB0_shift0000<0>161)
     LUT4:I2->O            2   0.704   0.526  Inst_AluFloat/SumaResta/Operacion/mB0_shift0000<0>207 (Inst_AluFloat/SumaResta/Operacion/mB0_shift0000<0>)
     LUT2:I1->O            1   0.704   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_lut<0> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<0> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<1> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<2> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<3> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<4> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<5> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<6> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<7> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<8> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<9> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<10> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<11> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<12> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<13> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<14> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<15> (Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_cy<15>)
     XORCY:CI->O          13   0.804   1.158  Inst_AluFloat/SumaResta/Operacion/Msub_vector_sub0000_xor<16> (Inst_AluFloat/SumaResta/Operacion/vector_sub0000<16>)
     LUT2:I0->O            1   0.704   0.424  Inst_AluFloat/SumaResta/Operacion/cont_mux0024<1>1 (Inst_AluFloat/SumaResta/Operacion/cont_mux0024<1>11)
     LUT4:I3->O            1   0.704   0.000  Inst_AluFloat/SumaResta/Operacion/cont_mux0024<1>94_SW0_F (N789)
     MUXF5:I0->O           4   0.321   0.591  Inst_AluFloat/SumaResta/Operacion/cont_mux0024<1>94_SW0 (N365)
     LUT4:I3->O           14   0.704   1.035  Inst_AluFloat/SumaResta/Operacion/cont_mux0024<1>140_1 (Inst_AluFloat/SumaResta/Operacion/cont_mux0024<1>140)
     LUT3:I2->O            4   0.704   0.591  Inst_AluFloat/SumaResta/Operacion/Sh13_SW1 (N123)
     LUT4:I3->O            1   0.704   0.000  Inst_AluFloat/Mux/c<20>96_F (N667)
     MUXF5:I0->O           1   0.321   0.424  Inst_AluFloat/Mux/c<20>96 (Inst_AluFloat/Mux/c<20>96)
     LUT4:I3->O            1   0.704   0.424  Inst_AluFloat/Mux/c<20>139 (Inst_AluFloat/Mux/c<20>139)
     LUT4:I3->O            1   0.704   0.000  Inst_AluFloat/Mux/c<20>713 (c<20>)
     MUXF5:I0->O           1   0.321   0.000  Mmux_in_port_mux0001_34 (Mmux_in_port_mux0001_34)
     MUXF6:I1->O           1   0.521   0.000  Mmux_in_port_mux0001_2_f5_3 (in_port_mux0001<4>)
     FDE:D                     0.308          in_port_4
    ----------------------------------------
    Total                     28.377ns (18.178ns logic, 10.199ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 77 / 77
-------------------------------------------------------------------------
Offset:              5.790ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       in_port_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to in_port_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.218   1.353  rst_IBUF (rst_IBUF)
     LUT4:I1->O            1   0.704   0.499  in_port_not000126 (in_port_not000126)
     LUT2:I1->O            8   0.704   0.757  in_port_not000127 (in_port_not0001)
     FDE:CE                    0.555          in_port_0
    ----------------------------------------
    Total                      5.790ns (3.181ns logic, 2.609ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================


Total REAL time to Xst completion: 87.00 secs
Total CPU time to Xst completion: 86.98 secs
 
--> 

Total memory usage is 341800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    4 (   0 filtered)

