$date
	Tue Jul 15 15:56:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $endcdxszoa
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module add1 $end
$var wire 1 # a $end
$var wire 1 % arry $end
$var wire 1 $ b $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
1$
1#
0"
z!
$end
