0.6
2017.4
Dec 15 2017
20:57:24
/home/ggjiji/Project/Accelator/Accelator.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_act_ram.v,1543560561,verilog,,,,sim_act_ram,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_controller.v,1547794221,verilog,,,,sim_controller,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_decode.v,1547997012,verilog,,,,sim_decode,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_kernel_address.v,1544683234,verilog,,,,sim_kernel_address,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_kernel_ram.v,1544794490,verilog,,,,sim_kernel_ram,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_output_sram.v,1545563376,verilog,,,,sim_output_sram,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_pe_array.v,1544707141,verilog,,,,sim_pe_array,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_pe_unit.v,1544946566,verilog,,,,sim_pe_unit,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_shift_reg_act.v,1547888316,verilog,,,,sim_shift_reg_act,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_top_accelator.v,1546871620,verilog,,,,sim_top_accelator,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_window_address.v,1544586857,verilog,,,,sim_windows_address,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/blk_mem_act_gen/sim/blk_mem_act_gen.v,1547986410,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/blk_mem_kernel_gen/sim/blk_mem_kernel_gen.v,,blk_mem_act_gen,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/blk_mem_kernel_gen/sim/blk_mem_kernel_gen.v,1546348312,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/parameter_sram/sim/parameter_sram.v,,blk_mem_kernel_gen,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/blk_mem_output_gen/sim/blk_mem_output_gen.v,1547911015,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/blk_mem_act_gen/sim/blk_mem_act_gen.v,,blk_mem_output_gen,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/parameter_sram/sim/parameter_sram.v,1547608286,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/MAX_output_sram.v,,parameter_sram,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/MAX_output_sram.v,1547967824,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/comparator2.v,,MAX_output_sram,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/comparator2.v,1546460544,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/control_logic2.v,,comparator2,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/control_logic2.v,1548011576,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/controller.v,,control_logic2,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/controller.v,1547923370,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/decode.v,,controller,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/decode.v,1547873613,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/decode_sram.v,,decode,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/decode_sram.v,1547983577,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/input_mux.v,,decode_sram,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/get_kernel_address.v,1544799041,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/get_windows_address.v,,get_kernel_address,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/get_windows_address.v,1544858927,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pe_array.v,,get_windows_address,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/input_mux.v,1546460544,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/max_reg.v,,input_mux,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/max_reg.v,1547990132,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pe_array.v,,max_reg,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pe_array.v,1544946328,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pe_unit.v,,pe_array,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pe_unit.v,1544753715,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pool_contorller.v,,pe_unit,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pool_contorller.v,1548039810,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pooler.v,,pooler_controller,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pooler.v,1548000943,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/save_unit.v,,pooler,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/save_unit.v,1547916567,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shift_reg_act.v,,save_unit,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shift_reg_act.v,1546349011,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shift_reg_kernel.v,,shift_reg_act,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shift_reg_kernel.v,1547888271,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shifter_row.v,,shift_reg_kernel,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shifter_row.v,1547943978,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_decode.v,,shifter_row,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/test_controller.v,1547918865,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_decode.v,,test_controller,,,,,,,,
/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/top_accelator.v,1546873932,verilog,,/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_top_accelator.v,,top_accelator,,,,,,,,
