// Seed: 1027187784
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2
);
  wire id_4;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd61,
    parameter id_23 = 32'd28
) (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri1 id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri id_14,
    input tri0 id_15,
    input supply0 id_16,
    input supply1 id_17,
    input wand id_18,
    output wor id_19,
    output tri1 _id_20,
    output tri id_21,
    input tri0 id_22
    , id_28,
    input supply1 _id_23,
    input tri1 id_24,
    input wor id_25,
    input uwire id_26
);
  logic [id_23 : -1  ==  ~  1  +  id_20  -  -1] id_29 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_14
  );
endmodule
