<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p433" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_433{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_433{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_433{left:761px;bottom:1141px;letter-spacing:-0.14px;}
#t4_433{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_433{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t6_433{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t7_433{left:70px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t8_433{left:70px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-1.1px;}
#t9_433{left:70px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_433{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_433{left:70px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tc_433{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#td_433{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_433{left:70px;bottom:853px;letter-spacing:0.15px;}
#tf_433{left:151px;bottom:853px;letter-spacing:0.19px;word-spacing:-0.03px;}
#tg_433{left:70px;bottom:828px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_433{left:70px;bottom:811px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#ti_433{left:70px;bottom:794px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_433{left:736px;bottom:794px;letter-spacing:-0.15px;}
#tk_433{left:778px;bottom:794px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tl_433{left:70px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tm_433{left:201px;bottom:778px;letter-spacing:-0.17px;}
#tn_433{left:251px;bottom:778px;}
#to_433{left:70px;bottom:753px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_433{left:70px;bottom:736px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tq_433{left:70px;bottom:719px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_433{left:70px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_433{left:70px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_433{left:70px;bottom:669px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_433{left:70px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_433{left:70px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_433{left:70px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_433{left:70px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_433{left:70px;bottom:577px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#tz_433{left:70px;bottom:561px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t10_433{left:483px;bottom:567px;}
#t11_433{left:498px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t12_433{left:70px;bottom:544px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t13_433{left:70px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_433{left:70px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_433{left:721px;bottom:509px;}
#t16_433{left:735px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_433{left:70px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_433{left:70px;bottom:461px;letter-spacing:-0.18px;word-spacing:-0.61px;}
#t19_433{left:70px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_433{left:70px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_433{left:70px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_433{left:70px;bottom:394px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1d_433{left:70px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_433{left:70px;bottom:343px;}
#t1f_433{left:96px;bottom:347px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1g_433{left:96px;bottom:330px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1h_433{left:70px;bottom:304px;}
#t1i_433{left:96px;bottom:307px;letter-spacing:-0.16px;word-spacing:-0.45px;}

.s1_433{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_433{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_433{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_433{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_433{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_433{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_433{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts433" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg433Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg433" style="-webkit-user-select: none;"><object width="935" height="1210" data="433/433.svg" type="image/svg+xml" id="pdf433" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_433" class="t s1_433">Vol. 1 </span><span id="t2_433" class="t s1_433">19-5 </span>
<span id="t3_433" class="t s2_433">INPUT/OUTPUT </span>
<span id="t4_433" class="t s3_433">Because I/O port addresses are not necessarily aligned to word and doubleword boundaries, the processor reads </span>
<span id="t5_433" class="t s3_433">two bytes from the I/O permission bit map for every access to an I/O port. To prevent exceptions from being gener- </span>
<span id="t6_433" class="t s3_433">ated when the ports with the highest addresses are accessed, an extra byte needs to be included in the TSS imme- </span>
<span id="t7_433" class="t s3_433">diately after the table. This byte must have all of its bits set, and it must be within the segment limit. </span>
<span id="t8_433" class="t s3_433">It is not necessary for the I/O permission bit map to represent all the I/O addresses. I/O addresses not spanned by </span>
<span id="t9_433" class="t s3_433">the map are treated as if they had set bits in the map. For example, if the TSS segment limit is 10 bytes past the </span>
<span id="ta_433" class="t s3_433">bit-map base address, the map has 11 bytes and the first 80 I/O ports are mapped. Higher addresses in the I/O </span>
<span id="tb_433" class="t s3_433">address space generate exceptions. </span>
<span id="tc_433" class="t s3_433">If the I/O bit map base address is greater than or equal to the TSS segment limit, there is no I/O permission map, </span>
<span id="td_433" class="t s3_433">and all I/O instructions generate exceptions when the CPL is greater than the current IOPL. </span>
<span id="te_433" class="t s4_433">19.6 </span><span id="tf_433" class="t s4_433">ORDERING I/O </span>
<span id="tg_433" class="t s3_433">When controlling I/O devices it is often important that memory and I/O operations be carried out in precisely the </span>
<span id="th_433" class="t s3_433">order programmed. For example, a program may write a command to an I/O port, then read the status of the I/O </span>
<span id="ti_433" class="t s3_433">device from another I/O port. It is important that the status returned be the status of the device </span><span id="tj_433" class="t s5_433">after </span><span id="tk_433" class="t s3_433">it receives </span>
<span id="tl_433" class="t s3_433">the command, not </span><span id="tm_433" class="t s5_433">before</span><span id="tn_433" class="t s3_433">. </span>
<span id="to_433" class="t s3_433">When using memory-mapped I/O, caution should be taken to avoid situations in which the programmed order is </span>
<span id="tp_433" class="t s3_433">not preserved by the processor. To optimize performance, the processor allows cacheable memory reads to be </span>
<span id="tq_433" class="t s3_433">reordered ahead of buffered writes in most situations. Internally, processor reads (cache hits) can be reordered </span>
<span id="tr_433" class="t s3_433">around buffered writes. When using memory-mapped I/O, therefore, it is possible that an I/O read might be </span>
<span id="ts_433" class="t s3_433">performed before the memory write of a previous instruction. The recommended method of enforcing program </span>
<span id="tt_433" class="t s3_433">ordering of memory-mapped I/O accesses with the Pentium 4, Intel Xeon, and P6 family processors is to use the </span>
<span id="tu_433" class="t s3_433">MTRRs to make the memory mapped I/O address space uncacheable; for the Pentium and Intel486 processors, </span>
<span id="tv_433" class="t s3_433">either the KEN# pin or the PCD flags can be used for this purpose (see Section 19.3.1, “Memory-Mapped I/O”). </span>
<span id="tw_433" class="t s3_433">When the target of a read or write is in an uncacheable region of memory, memory reordering does not occur </span>
<span id="tx_433" class="t s3_433">externally at the processor’s pins (that is, reads and writes appear in-order). Designating a memory mapped I/O </span>
<span id="ty_433" class="t s3_433">region of the address space as uncacheable ensures that reads and writes of I/O devices are carried out in program </span>
<span id="tz_433" class="t s3_433">order. See Chapter 12, “Memory Cache Control,” in the Intel </span>
<span id="t10_433" class="t s6_433">® </span>
<span id="t11_433" class="t s3_433">64 and IA-32 Architectures Software Developer’s </span>
<span id="t12_433" class="t s3_433">Manual, Volume 3A, for more information on using MTRRs. </span>
<span id="t13_433" class="t s3_433">Another method of enforcing program order is to insert one of the serializing instructions, such as the CPUID </span>
<span id="t14_433" class="t s3_433">instruction, between operations. See Chapter 9, “Multiple-Processor Management,” in the Intel </span>
<span id="t15_433" class="t s6_433">® </span>
<span id="t16_433" class="t s3_433">64 and IA-32 </span>
<span id="t17_433" class="t s3_433">Architectures Software Developer’s Manual, Volume 3A, for more information on serialization of instructions. </span>
<span id="t18_433" class="t s3_433">It should be noted that the chipset being used to support the processor (bus controller, memory controller, and/or </span>
<span id="t19_433" class="t s3_433">I/O controller) may post writes to uncacheable memory which can lead to out-of-order execution of memory </span>
<span id="t1a_433" class="t s3_433">accesses. In situations where out-of-order processing of memory accesses by the chipset can potentially cause </span>
<span id="t1b_433" class="t s3_433">faulty memory-mapped I/O processing, code must be written to force synchronization and ordering of I/O opera- </span>
<span id="t1c_433" class="t s3_433">tions. Serializing instructions can often be used for this purpose. </span>
<span id="t1d_433" class="t s3_433">When the I/O address space is used instead of memory-mapped I/O, the situation is different in two respects: </span>
<span id="t1e_433" class="t s7_433">• </span><span id="t1f_433" class="t s3_433">The processor never buffers I/O writes. Therefore, strict ordering of I/O operations is enforced by the </span>
<span id="t1g_433" class="t s3_433">processor. (As with memory-mapped I/O, it is possible for a chipset to post writes in certain I/O ranges.) </span>
<span id="t1h_433" class="t s7_433">• </span><span id="t1i_433" class="t s3_433">The processor synchronizes I/O instruction execution with external bus activity (see Table 19-1). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
