<profile>

<section name = "Vitis HLS Report for 'decode_decision_Pipeline_VITIS_LOOP_53_1'" level="0">
<item name = "Date">Thu Mar 30 10:45:20 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.757 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_53_1">?, ?, 1, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 378, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 115, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_8_1_1_U21">mux_42_8_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_332_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln16_fu_356_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln6_fu_310_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln24_fu_290_p2">and, 0, 0, 8, 8, 8</column>
<column name="icmp_ln1072_fu_232_p2">icmp, 0, 0, 15, 24, 1</column>
<column name="icmp_ln13_fu_264_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="retVal_1_fu_342_p2">lshr, 0, 0, 100, 32, 32</column>
<column name="or_ln1543_fu_406_p2">or, 0, 0, 9, 9, 9</column>
<column name="retVal_3_fu_370_p3">select, 0, 0, 8, 1, 8</column>
<column name="retVal_6_fu_386_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln13_2_fu_378_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln13_fu_362_p3">select, 0, 0, 8, 1, 3</column>
<column name="shl_ln23_fu_274_p2">shl, 0, 0, 100, 8, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln23_fu_284_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="phi_ln59_fu_88">9, 2, 32, 64</column>
<column name="state_bstate_currIdx_0_i_fu_92">9, 2, 32, 64</column>
<column name="state_bstate_held_aligned_word_0_i_fu_96">9, 2, 8, 16</column>
<column name="state_bstate_n_bits_held_0_i_fu_100">9, 2, 8, 16</column>
<column name="state_ivlCurrRange_1_i_fu_84">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="phi_ln59_fu_88">32, 0, 32, 0</column>
<column name="state_bstate_currIdx_0_i_fu_92">32, 0, 32, 0</column>
<column name="state_bstate_held_aligned_word_0_i_fu_96">8, 0, 8, 0</column>
<column name="state_bstate_n_bits_held_0_i_fu_100">8, 0, 8, 0</column>
<column name="state_ivlCurrRange_1_i_fu_84">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, decode_decision_Pipeline_VITIS_LOOP_53_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, decode_decision_Pipeline_VITIS_LOOP_53_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, decode_decision_Pipeline_VITIS_LOOP_53_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, decode_decision_Pipeline_VITIS_LOOP_53_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, decode_decision_Pipeline_VITIS_LOOP_53_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, decode_decision_Pipeline_VITIS_LOOP_53_1, return value</column>
<column name="state_bstate_n_bits_held_read_assign">in, 8, ap_none, state_bstate_n_bits_held_read_assign, scalar</column>
<column name="state_bstate_held_aligned_word_read_assign">in, 8, ap_none, state_bstate_held_aligned_word_read_assign, scalar</column>
<column name="state_bstate_currIdx_read_assign">in, 32, ap_none, state_bstate_currIdx_read_assign, scalar</column>
<column name="select_ln1076_2">in, 32, ap_none, select_ln1076_2, scalar</column>
<column name="select_ln1076">in, 32, ap_none, select_ln1076, scalar</column>
<column name="bStream_load_2">in, 8, ap_none, bStream_load_2, scalar</column>
<column name="bStream1_load_2">in, 8, ap_none, bStream1_load_2, scalar</column>
<column name="p_read">in, 8, ap_none, p_read, scalar</column>
<column name="p_read1">in, 8, ap_none, p_read1, scalar</column>
<column name="state_bstate_n_bits_held_0_i_out">out, 8, ap_vld, state_bstate_n_bits_held_0_i_out, pointer</column>
<column name="state_bstate_n_bits_held_0_i_out_ap_vld">out, 1, ap_vld, state_bstate_n_bits_held_0_i_out, pointer</column>
<column name="state_bstate_held_aligned_word_0_i_out">out, 8, ap_vld, state_bstate_held_aligned_word_0_i_out, pointer</column>
<column name="state_bstate_held_aligned_word_0_i_out_ap_vld">out, 1, ap_vld, state_bstate_held_aligned_word_0_i_out, pointer</column>
<column name="state_bstate_currIdx_0_i_out">out, 32, ap_vld, state_bstate_currIdx_0_i_out, pointer</column>
<column name="state_bstate_currIdx_0_i_out_ap_vld">out, 1, ap_vld, state_bstate_currIdx_0_i_out, pointer</column>
<column name="phi_ln59_out">out, 32, ap_vld, phi_ln59_out, pointer</column>
<column name="phi_ln59_out_ap_vld">out, 1, ap_vld, phi_ln59_out, pointer</column>
<column name="state_ivlCurrRange_1_i_out">out, 32, ap_vld, state_ivlCurrRange_1_i_out, pointer</column>
<column name="state_ivlCurrRange_1_i_out_ap_vld">out, 1, ap_vld, state_ivlCurrRange_1_i_out, pointer</column>
</table>
</item>
</section>
</profile>
