Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Wed Jun  9 15:59:34 2021
| Host             : JAMES-FLOOR4 running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
| Design           : top_level_wrapper
| Device           : xczu29dr-ffvf1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 9.256        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 8.083        |
| Device Static (W)        | 1.173        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 92.9         |
| Junction Temperature (C) | 32.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.396 |       16 |       --- |             --- |
| CLB Logic                |     0.200 |   110528 |       --- |             --- |
|   LUT as Logic           |     0.094 |    34285 |    425280 |            8.06 |
|   LUT as Shift Register  |     0.071 |     5845 |    213600 |            2.74 |
|   LUT as Distributed RAM |     0.021 |      754 |    213600 |            0.35 |
|   Register               |     0.010 |    52831 |    850560 |            6.21 |
|   CARRY8                 |     0.003 |      539 |     53160 |            1.01 |
|   Others                 |     0.000 |     3104 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      949 |    425280 |            0.22 |
|   BUFG                   |     0.000 |        2 |        64 |            3.13 |
| Signals                  |     0.310 |    92003 |       --- |             --- |
| Block RAM                |     0.594 |      339 |      1080 |           31.39 |
| RFAMS                    |     6.581 |        8 |       --- |             --- |
|   RFADC                  |     3.598 |        4 |         4 |          100.00 |
|   RFDAC                  |     2.983 |        4 |         4 |          100.00 |
| I/O                      |     0.002 |        8 |       408 |            1.96 |
| PS8                      |     1.438 |        1 |       --- |             --- |
| Static Power             |     1.173 |          |           |                 |
|   PS Static              |     0.000 |          |           |                 |
|   PL Static              |     1.173 |          |           |                 |
| Total                    |    10.694 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     2.065 |       1.706 |      0.359 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.072 |       0.000 |      0.072 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.098 |       0.058 |      0.040 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.276 |       0.000 |      0.276 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.059 |       0.001 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCCINT_AMS |       0.850 |     0.015 |       0.000 |      0.015 |       NA    | Unspecified | NA         |
| DACAVCC    |       0.925 |     1.596 |       1.579 |      0.017 |       NA    | Unspecified | NA         |
| DACAVCCAUX |       1.800 |     0.291 |       0.290 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT    |       2.500 |     0.411 |       0.400 |      0.011 |       NA    | Unspecified | NA         |
| ADCAVCC    |       0.925 |     1.536 |       1.522 |      0.013 |       NA    | Unspecified | NA         |
| ADCAVCCAUX |       1.800 |     1.265 |       1.216 |      0.048 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                 | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+
| RFDAC0_CLK                                                                                          | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_clk_n_1 |             4.0 |
| clk_pl_0                                                                                            | top_level_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                      |            50.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top_level_wrapper           |     9.521 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
|   top_level_i               |     9.516 |
|     axi_dma_0               |     0.009 |
|       U0                    |     0.009 |
|     axi_smc                 |     0.050 |
|       inst                  |     0.050 |
|     axis_data_pl_to_ps_fifo |     0.002 |
|       inst                  |     0.002 |
|     axis_data_ps_to_pl_fifo |     0.005 |
|       inst                  |     0.005 |
|     axis_gpio_async_fifo    |     0.003 |
|       inst                  |     0.003 |
|     ps8_0_axi_periph        |     0.012 |
|       s00_couplers          |     0.011 |
|       xbar                  |     0.001 |
|     rfsoc_pl_ctrl_verilo_0  |     0.838 |
|       inst                  |     0.838 |
|     system_ila_pl           |     0.377 |
|       inst                  |     0.377 |
|     system_ila_ps           |     0.012 |
|       inst                  |     0.012 |
|     usp_rf_data_converter_0 |     6.769 |
|       inst                  |     6.769 |
|     zynq_ultra_ps_e_0       |     1.439 |
|       inst                  |     1.439 |
+-----------------------------+-----------+


