Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  3 15:01:19 2024
| Host         : supercomputerjr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_main_timing_summary_routed.rpt -pb stopwatch_main_timing_summary_routed.pb -rpx stopwatch_main_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (12)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: c1/divider_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: c1/divider_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.656        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.656        0.000                      0                   20        0.254        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    c1/divider_reg[8]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    c1/divider_reg[12]_i_1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.478 r  c1/divider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.478    c1/divider_reg[16]_i_1_n_6
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    c1/clk
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[17]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.109    15.134    c1/divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    c1/divider_reg[8]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    c1/divider_reg[12]_i_1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.470 r  c1/divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.470    c1/divider_reg[16]_i_1_n_4
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    c1/clk
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[19]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.109    15.134    c1/divider_reg[19]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    c1/divider_reg[8]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    c1/divider_reg[12]_i_1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.394 r  c1/divider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.394    c1/divider_reg[16]_i_1_n_5
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    c1/clk
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[18]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.109    15.134    c1/divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    c1/divider_reg[8]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  c1/divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    c1/divider_reg[12]_i_1_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.374 r  c1/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.374    c1/divider_reg[16]_i_1_n_7
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.445    14.786    c1/clk
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[16]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y16         FDRE (Setup_fdre_C_D)        0.109    15.134    c1/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    c1/divider_reg[8]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.361 r  c1/divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.361    c1/divider_reg[12]_i_1_n_6
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    c1/clk
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[13]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.109    15.135    c1/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    c1/divider_reg[8]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.353 r  c1/divider_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.353    c1/divider_reg[12]_i_1_n_4
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    c1/clk
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[15]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.109    15.135    c1/divider_reg[15]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    c1/divider_reg[8]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.277 r  c1/divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.277    c1/divider_reg[12]_i_1_n_5
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    c1/clk
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[14]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.109    15.135    c1/divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  7.858    

Slack (MET) :             7.878ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.038 r  c1/divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    c1/divider_reg[8]_i_1_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.257 r  c1/divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.257    c1/divider_reg[12]_i_1_n_7
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.446    14.787    c1/clk
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[12]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y15         FDRE (Setup_fdre_C_D)        0.109    15.135    c1/divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  7.878    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.244 r  c1/divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.244    c1/divider_reg[8]_i_1_n_6
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    c1/clk
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[9]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y14         FDRE (Setup_fdre_C_D)        0.109    15.136    c1/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.567     5.088    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.541     6.147    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.804 r  c1/divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.804    c1/divider_reg[0]_i_1_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.921 r  c1/divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    c1/divider_reg[4]_i_1_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.236 r  c1/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.236    c1/divider_reg[8]_i_1_n_4
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.447    14.788    c1/clk
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[11]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y14         FDRE (Setup_fdre_C_D)        0.109    15.136    c1/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  7.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c1/divider_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.561     1.444    c1/clk
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  c1/divider_reg[18]/Q
                         net (fo=1, routed)           0.114     1.723    c1/divider_reg_n_0_[18]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  c1/divider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    c1/divider_reg[16]_i_1_n_5
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.957    c1/clk
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[18]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    c1/divider_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 c1/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.274ns (65.820%)  route 0.142ns (34.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c1/divider_reg[10]/Q
                         net (fo=11, routed)          0.142     1.751    c1/out[0]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  c1/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    c1/divider_reg[8]_i_1_n_5
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    c1/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 c1/divider_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.561     1.444    c1/clk
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  c1/divider_reg[18]/Q
                         net (fo=1, routed)           0.114     1.723    c1/divider_reg_n_0_[18]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.869 r  c1/divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    c1/divider_reg[16]_i_1_n_4
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.957    c1/clk
    SLICE_X52Y16         FDRE                                         r  c1/divider_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    c1/divider_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 c1/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  c1/divider_reg[0]/Q
                         net (fo=1, routed)           0.163     1.773    c1/divider_reg_n_0_[0]
    SLICE_X52Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  c1/divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.818    c1/divider[0]_i_2_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  c1/divider_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    c1/divider_reg[0]_i_1_n_7
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X52Y12         FDRE (Hold_fdre_C_D)         0.134     1.580    c1/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 c1/divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X52Y13         FDRE                                         r  c1/divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c1/divider_reg[5]/Q
                         net (fo=1, routed)           0.175     1.784    c1/divider_reg_n_0_[5]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.895 r  c1/divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    c1/divider_reg[4]_i_1_n_6
    SLICE_X52Y13         FDRE                                         r  c1/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X52Y13         FDRE                                         r  c1/divider_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    c1/divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 c1/divider_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c1/divider_reg[9]/Q
                         net (fo=1, routed)           0.175     1.784    c1/divider_reg_n_0_[9]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.895 r  c1/divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    c1/divider_reg[8]_i_1_n_6
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[9]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    c1/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 c1/divider_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c1/divider_reg[13]/Q
                         net (fo=1, routed)           0.175     1.784    c1/divider_reg_n_0_[13]
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.895 r  c1/divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    c1/divider_reg[12]_i_1_n_6
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.831     1.958    c1/clk
    SLICE_X52Y15         FDRE                                         r  c1/divider_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.134     1.579    c1/divider_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 c1/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.563     1.446    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  c1/divider_reg[1]/Q
                         net (fo=1, routed)           0.175     1.785    c1/divider_reg_n_0_[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.896 r  c1/divider_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.896    c1/divider_reg[0]_i_1_n_6
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.833     1.960    c1/clk
    SLICE_X52Y12         FDRE                                         r  c1/divider_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X52Y12         FDRE (Hold_fdre_C_D)         0.134     1.580    c1/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 c1/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.310ns (68.541%)  route 0.142ns (31.459%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c1/divider_reg[10]/Q
                         net (fo=11, routed)          0.142     1.751    c1/out[0]
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.897 r  c1/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    c1/divider_reg[8]_i_1_n_4
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X52Y14         FDRE                                         r  c1/divider_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y14         FDRE (Hold_fdre_C_D)         0.134     1.579    c1/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 c1/divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.562     1.445    c1/clk
    SLICE_X52Y13         FDRE                                         r  c1/divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c1/divider_reg[7]/Q
                         net (fo=1, routed)           0.199     1.808    c1/divider_reg_n_0_[7]
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.917 r  c1/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    c1/divider_reg[4]_i_1_n_4
    SLICE_X52Y13         FDRE                                         r  c1/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.832     1.959    c1/clk
    SLICE_X52Y13         FDRE                                         r  c1/divider_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.134     1.579    c1/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y12   c1/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y14   c1/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y14   c1/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y15   c1/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y15   c1/divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y15   c1/divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y15   c1/divider_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y16   c1/divider_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y16   c1/divider_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   c1/divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   c1/divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   c1/divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   c1/divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   c1/divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   c1/divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   c1/divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   c1/divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   c1/divider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   c1/divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   c1/divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   c1/divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   c1/divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   c1/divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   c1/divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y14   c1/divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   c1/divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   c1/divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   c1/divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   c1/divider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.268ns  (logic 4.270ns (46.076%)  route 4.998ns (53.924%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  c6/counter_reg[13]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/counter_reg[13]/Q
                         net (fo=15, routed)          1.913     2.431    c6/counter_reg_n_0_[13]
    SLICE_X57Y19         LUT6 (Prop_lut6_I3_O)        0.124     2.555 r  c6/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.881     3.436    c6/sseg_OBUF[1]_inst_i_2_n_0
    SLICE_X56Y19         LUT4 (Prop_lut4_I0_O)        0.124     3.560 r  c6/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.204     5.764    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.268 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.268    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.983ns  (logic 4.286ns (47.712%)  route 4.697ns (52.288%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          1.820     2.338    c6/state[0]
    SLICE_X55Y20         LUT6 (Prop_lut6_I1_O)        0.124     2.462 r  c6/sseg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.670     3.133    c6/sseg_OBUF[2]_inst_i_3_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.257 r  c6/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.206     5.463    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.983 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.983    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 4.277ns (47.823%)  route 4.666ns (52.177%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          1.743     2.261    c6/state[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I1_O)        0.124     2.385 r  c6/sseg_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.811     3.196    c6/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I3_O)        0.124     3.320 r  c6/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.112     5.432    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.943 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.943    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.928ns  (logic 4.301ns (48.174%)  route 4.627ns (51.826%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          1.801     2.319    c6/state[0]
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     2.443 r  c6/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.689     3.132    c6/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X54Y20         LUT4 (Prop_lut4_I0_O)        0.124     3.256 r  c6/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.137     5.393    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.928 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.928    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.295ns (48.499%)  route 4.561ns (51.501%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  c6/counter_reg[13]/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/counter_reg[13]/Q
                         net (fo=15, routed)          1.925     2.443    c6/counter_reg_n_0_[13]
    SLICE_X55Y19         LUT6 (Prop_lut6_I1_O)        0.124     2.567 r  c6/sseg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.526     3.093    c6/sseg_OBUF[5]_inst_i_3_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I1_O)        0.124     3.217 r  c6/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.110     5.327    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.856 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.856    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.696ns  (logic 4.388ns (50.466%)  route 4.307ns (49.534%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          2.500     3.018    c6/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     3.170 r  c6/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.977    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.696 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.696    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 4.240ns (49.184%)  route 4.380ns (50.816%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE                         0.000     0.000 r  c6/counter_reg[9]/C
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  c6/counter_reg[9]/Q
                         net (fo=18, routed)          1.330     1.786    c6/counter_reg_n_0_[9]
    SLICE_X57Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.910 r  c6/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.881     2.791    c6/sseg_OBUF[3]_inst_i_2_n_0
    SLICE_X56Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.915 r  c6/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.169     5.084    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.620 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.620    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 4.375ns (50.918%)  route 4.217ns (49.082%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          2.501     3.019    c6/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     3.171 r  c6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.887    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.592 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.592    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.314ns  (logic 4.141ns (49.809%)  route 4.173ns (50.191%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          2.501     3.019    c6/state[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     3.143 r  c6/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.815    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.314 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.314    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 4.428ns (53.944%)  route 3.781ns (46.056%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[1]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  c6/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          0.940     1.418    c6/state[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.295     1.713 r  c6/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.383    c6/sseg_OBUF[0]_inst_i_2_n_0
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.507 r  c6/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.171     4.678    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.209 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.209    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c6/button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/button_debounce_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.995%)  route 0.152ns (45.005%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE                         0.000     0.000 r  c6/button_debounce_reg[0]/C
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.152     0.293    c6/button_debounce[0]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.045     0.338 r  c6/button_debounce[1]_i_1/O
                         net (fo=1, routed)           0.000     0.338    c6/button_debounce[1]_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  c6/button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.220%)  route 0.163ns (46.780%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  c6/counter_reg[2]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[2]/Q
                         net (fo=14, routed)          0.163     0.304    c6/counter_reg_n_0_[2]
    SLICE_X55Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.349 r  c6/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    c6/counter[2]_i_1_n_0
    SLICE_X55Y18         FDRE                                         r  c6/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/start_count_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/start_count_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  c6/start_count_reg/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/start_count_reg/Q
                         net (fo=2, routed)           0.168     0.309    c6/start_count
    SLICE_X53Y17         LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  c6/start_count_i_1/O
                         net (fo=1, routed)           0.000     0.354    c6/start_count_i_1_n_0
    SLICE_X53Y17         FDRE                                         r  c6/start_count_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/button_debounce_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/button_debounce_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE                         0.000     0.000 r  c6/button_debounce_reg[1]/C
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/button_debounce_reg[1]/Q
                         net (fo=3, routed)           0.174     0.338    c6/button_debounce[1]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.043     0.381 r  c6/button_debounce[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    c6/button_debounce[2]_i_1_n_0
    SLICE_X52Y17         FDRE                                         r  c6/button_debounce_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.199     0.363    c6/state[0]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.043     0.406 r  c6/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    c6/next_state[1]
    SLICE_X56Y17         FDRE                                         r  c6/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDRE                         0.000     0.000 r  c6/FSM_sequential_state_reg[0]/C
    SLICE_X56Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  c6/FSM_sequential_state_reg[0]/Q
                         net (fo=34, routed)          0.199     0.363    c6/state[0]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.408 r  c6/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    c6/next_state[0]
    SLICE_X56Y17         FDRE                                         r  c6/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.209ns (49.240%)  route 0.215ns (50.760%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE                         0.000     0.000 r  c6/counter_reg[4]/C
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c6/counter_reg[4]/Q
                         net (fo=15, routed)          0.215     0.379    c6/p_0_in[0]
    SLICE_X55Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.424 r  c6/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.424    c6/counter[6]_i_1_n_0
    SLICE_X55Y16         FDRE                                         r  c6/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.306%)  route 0.244ns (56.694%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE                         0.000     0.000 r  c6/counter_reg[12]/C
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  c6/counter_reg[12]/Q
                         net (fo=16, routed)          0.244     0.385    c6/counter_reg_n_0_[12]
    SLICE_X55Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.430 r  c6/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.430    c6/p_1_in[12]
    SLICE_X55Y14         FDRE                                         r  c6/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.131%)  route 0.255ns (57.869%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  c6/counter_reg[1]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[1]/Q
                         net (fo=15, routed)          0.255     0.396    c6/counter_reg_n_0_[1]
    SLICE_X55Y18         LUT5 (Prop_lut5_I2_O)        0.045     0.441 r  c6/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.441    c6/p_1_in[1]
    SLICE_X55Y18         FDRE                                         r  c6/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c6/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c6/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.231ns (43.851%)  route 0.296ns (56.149%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE                         0.000     0.000 r  c6/counter_reg[1]/C
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c6/counter_reg[1]/Q
                         net (fo=15, routed)          0.160     0.301    c6/counter_reg_n_0_[1]
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  c6/counter[3]_i_3/O
                         net (fo=1, routed)           0.135     0.482    c6/counter[3]_i_3_n_0
    SLICE_X55Y18         LUT5 (Prop_lut5_I2_O)        0.045     0.527 r  c6/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.527    c6/p_1_in[3]
    SLICE_X55Y18         FDRE                                         r  c6/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





