Info: Generated by version: 19.1 build 240
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_clk_0.ip --synthesis=VHDL --output-directory=F:\GitHub\KBandGlobalPSA\Quartus\designFiles\ip\KBandIPsubPro\KBandIPsubPro_clk_0 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: KBandIPsubPro_clk_0: "Transforming system: KBandIPsubPro_clk_0"
Info: KBandIPsubPro_clk_0: "Naming system components in system: KBandIPsubPro_clk_0"
Info: KBandIPsubPro_clk_0: "Processing generation queue"
Info: KBandIPsubPro_clk_0: "Generating: KBandIPsubPro_clk_0"
Info: KBandIPsubPro_clk_0: Done "KBandIPsubPro_clk_0" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
