$date
	Fri Mar  7 13:11:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_testbench $end
$var wire 1 ! ZERO $end
$var wire 4 " ALUResult [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ ALUControl [3:0] $end
$var reg 4 % B [3:0] $end
$scope module ALU_module $end
$var wire 4 & alu_control [3:0] $end
$var wire 4 ' in1 [3:0] $end
$var wire 4 ( in2 [3:0] $end
$var reg 4 ) alu_result [3:0] $end
$var reg 1 ! zero_flag $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 )
b1010 (
b11 '
b0 &
b1010 %
b0 $
b11 #
b10 "
0!
$end
#20
b1011 "
b1011 )
b1 $
b1 &
#40
b100 "
b100 )
b10 $
b10 &
b1 %
b1 (
#60
b111 "
b111 )
b100 $
b100 &
b11 %
b11 (
b1010 #
b1010 '
#80
b1 "
b1 )
b1000 $
b1000 &
b110 %
b110 (
b11 #
b11 '
#100
b1000 "
b1000 )
b11 $
b11 &
b10 %
b10 (
b110 #
b110 '
#120
b1 "
b1 )
b101 $
b101 &
#140
b11 "
b11 )
b110 $
b110 &
b1 %
b1 (
b11 #
b11 '
#160
b1111 "
b1111 )
b111 $
b111 &
b101 %
b101 (
b1010 #
b1010 '
#180
