

================================================================
== Vitis HLS Report for 'system_top'
================================================================
* Date:           Tue Jul  9 11:01:13 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PartitionAcceleratorHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.120 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_shadowquilt_main_loop_make_verticle_strip_fu_283  |p_shadowquilt_main_loop_make_verticle_strip  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          1|          1|     3|       yes|
        |- Loop 2  |        3|        3|         2|          1|          1|     3|       yes|
        |- Loop 3  |        3|        3|         2|          1|          1|     3|       yes|
        |- Loop 4  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       80|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       12|    34|    19028|    55166|    -|
|Memory               |        2|     -|      899|       77|    -|
|Multiplexer          |        -|     -|        -|      388|    -|
|Register             |        -|     -|       68|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       14|    34|    19995|    55711|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|        2|       12|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-------+-------+-----+
    |grp_p_shadowquilt_main_loop_make_verticle_strip_fu_283  |p_shadowquilt_main_loop_make_verticle_strip  |       12|  34|  19028|  55166|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                   |                                             |       12|  34|  19028|  55166|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                     Memory                                    |                                    Module                                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |a_corner_0_U                                                                   |a_corner_0                                                                   |        0|  52|   2|    0|     3|   26|     1|           78|
    |b_corner_0_U                                                                   |a_corner_0                                                                   |        0|  52|   2|    0|     3|   26|     1|           78|
    |d_corner_0_U                                                                   |a_corner_0                                                                   |        0|  52|   2|    0|     3|   26|     1|           78|
    |a_corner_1_U                                                                   |a_corner_1                                                                   |        0|  64|   2|    0|     3|   32|     1|           96|
    |b_corner_1_U                                                                   |a_corner_1                                                                   |        0|  64|   2|    0|     3|   32|     1|           96|
    |c_corner_1_U                                                                   |a_corner_1                                                                   |        0|  64|   2|    0|     3|   32|     1|           96|
    |d_corner_1_U                                                                   |a_corner_1                                                                   |        0|  64|   2|    0|     3|   32|     1|           96|
    |c_corner_0_U                                                                   |c_corner_0                                                                   |        0|  52|   2|    0|     3|   26|     1|           78|
    |flatTop_U                                                                      |flatTop                                                                      |        0|   2|   1|    0|     3|    1|     1|            3|
    |pSlope_U                                                                       |pSlope                                                                       |        0|  64|   8|    0|    15|   32|     1|          480|
    |patch_buffer_U                                                                 |patch_buffer                                                                 |        2|   0|   0|    0|   240|   32|     1|         7680|
    |shadow_bottomL_jR_U                                                            |shadow_bottomL_jR                                                            |        0|  64|   8|    0|    15|   32|     1|          480|
    |shadow_bottomR_jR_U                                                            |shadow_bottomL_jR                                                            |        0|  64|   8|    0|    15|   32|     1|          480|
    |shadow_bottomL_jL_U                                                            |shadow_bottomL_jR                                                            |        0|  64|   8|    0|    15|   32|     1|          480|
    |shadow_bottomR_jL_U                                                            |shadow_bottomL_jR                                                            |        0|  64|   8|    0|    15|   32|     1|          480|
    |squareAcceptance_U                                                             |squareAcceptance                                                             |        0|   2|   1|    0|     3|    1|     1|            3|
    |flatBottom_U                                                                   |squareAcceptance                                                             |        0|   2|   1|    0|     3|    1|     1|            3|
    |triangleAcceptance_U                                                           |squareAcceptance                                                             |        0|   2|   1|    0|     3|    1|     1|            3|
    |system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_U  |system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance  |        0|   1|   1|    0|     3|    1|     1|            3|
    |system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_U           |system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance  |        0|   1|   1|    0|     3|    1|     1|            3|
    |system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_U        |system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance  |        0|   1|   1|    0|     3|    1|     1|            3|
    |z1_min_U                                                                       |z1_min                                                                       |        0|  52|   7|    0|    15|   26|     1|          390|
    |z1_max_U                                                                       |z1_min                                                                       |        0|  52|   7|    0|    15|   26|     1|          390|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                          |                                                                             |        2| 899|  77|    0|   390|  483|    23|        11577|
    +-------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |empty_56_fu_356_p2       |         +|   0|  0|   9|           2|           1|
    |empty_58_fu_373_p2       |         +|   0|  0|   9|           2|           1|
    |empty_61_fu_390_p2       |         +|   0|  0|   9|           2|           1|
    |empty_fu_339_p2          |         +|   0|  0|   9|           2|           1|
    |exitcond1_fu_396_p2      |      icmp|   0|  0|   8|           2|           2|
    |exitcond812_fu_379_p2    |      icmp|   0|  0|   8|           2|           2|
    |exitcond823_fu_362_p2    |      icmp|   0|  0|   8|           2|           2|
    |exitcond834_fu_345_p2    |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  80|          25|          21|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |  14|          3|    1|          3|
    |empty_60_reg_272              |   9|          2|    2|          4|
    |flatBottom_address0           |  14|          3|    2|          6|
    |flatBottom_ce0                |  14|          3|    1|          3|
    |flatBottom_d0                 |  14|          3|    1|          3|
    |flatBottom_we0                |  14|          3|    1|          3|
    |flatTop_address0              |  14|          3|    2|          6|
    |flatTop_ce0                   |  14|          3|    1|          3|
    |flatTop_d0                    |  14|          3|    1|          3|
    |flatTop_we0                   |  14|          3|    1|          3|
    |latest_patch_index_constprop  |   9|          2|    2|          4|
    |loop_index77_reg_250          |   9|          2|    2|          4|
    |loop_index80_reg_239          |   9|          2|    2|          4|
    |loop_index_reg_261            |   9|          2|    2|          4|
    |num_patches_constprop         |   9|          2|   32|         64|
    |patch_stream_V_write          |   9|          2|    1|          2|
    |squareAcceptance_address0     |  14|          3|    2|          6|
    |squareAcceptance_ce0          |  14|          3|    1|          3|
    |squareAcceptance_d0           |  14|          3|    1|          3|
    |squareAcceptance_we0          |  14|          3|    1|          3|
    |triangleAcceptance_address0   |  14|          3|    2|          6|
    |triangleAcceptance_ce0        |  14|          3|    1|          3|
    |triangleAcceptance_d0         |  14|          3|    1|          3|
    |triangleAcceptance_we0        |  14|          3|    1|          3|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 388|         82|   67|        166|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                            |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                              |   1|   0|    1|          0|
    |empty_60_reg_272                                                     |   2|   0|    2|          0|
    |exitcond812_reg_450                                                  |   1|   0|    1|          0|
    |exitcond823_reg_431                                                  |   1|   0|    1|          0|
    |exitcond834_reg_412                                                  |   1|   0|    1|          0|
    |grp_p_shadowquilt_main_loop_make_verticle_strip_fu_283_ap_start_reg  |   1|   0|    1|          0|
    |latest_patch_index_constprop                                         |   2|   0|    2|          0|
    |loop_index77_cast_reg_435                                            |   2|   0|   64|         62|
    |loop_index77_reg_250                                                 |   2|   0|    2|          0|
    |loop_index80_cast_reg_416                                            |   2|   0|   64|         62|
    |loop_index80_reg_239                                                 |   2|   0|    2|          0|
    |loop_index_cast_reg_454                                              |   2|   0|   64|         62|
    |loop_index_reg_261                                                   |   2|   0|    2|          0|
    |num_patches_constprop                                                |  32|   0|   32|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                |  68|   0|  254|        186|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|      system_top|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|      system_top|  return value|
|points_address0        |  out|   12|   ap_memory|          points|         array|
|points_ce0             |  out|    1|   ap_memory|          points|         array|
|points_q0              |   in|  128|   ap_memory|          points|         array|
|points_address1        |  out|   12|   ap_memory|          points|         array|
|points_ce1             |  out|    1|   ap_memory|          points|         array|
|points_q1              |   in|  128|   ap_memory|          points|         array|
|num_points_address0    |  out|    3|   ap_memory|      num_points|         array|
|num_points_ce0         |  out|    1|   ap_memory|      num_points|         array|
|num_points_q0          |   in|   32|   ap_memory|      num_points|         array|
|num_points_address1    |  out|    3|   ap_memory|      num_points|         array|
|num_points_ce1         |  out|    1|   ap_memory|      num_points|         array|
|num_points_q1          |   in|   32|   ap_memory|      num_points|         array|
|patch_stream_V_din     |  out|   96|     ap_fifo|  patch_stream_V|       pointer|
|patch_stream_V_full_n  |   in|    1|     ap_fifo|  patch_stream_V|       pointer|
|patch_stream_V_write   |  out|    1|     ap_fifo|  patch_stream_V|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

