{:input (genetic.crossover/dumb-crossover 684541214 (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 246339862 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_11_:missing , wire1_25, wire2_25, \\wire:missing_edge , \\wire20_28_30_:missing , wire22_41);\n  wire \\:missing_edge ;\n  input \\wire0_9_11_:missing ;\n  wire \\wire0_9_11_:missing ;\n  wire \\wire10_:missing ;\n  wire \\wire13_14_:missing_15 ;\n  wire \\wire13_14_:missing_44 ;\n  wire \\wire13_:missing ;\n  wire wire16;\n  wire wire18;\n  output wire1_25;\n  wire wire1_25;\n  input \\wire20_28_30_:missing ;\n  wire \\wire20_28_30_:missing ;\n  output wire22_41;\n  wire wire22_41;\n  wire \\wire24_37_42_:missing ;\n  wire wire25_30;\n  wire wire25_31;\n  wire wire26_25_47;\n  wire wire27_25;\n  wire \\wire28_10_:missing_12 ;\n  wire wire28_15;\n  wire wire28_29;\n  wire \\wire28_30_:missing ;\n  wire wire28_31;\n  wire wire28_9_11_12;\n  wire \\wire28_:missing_18 ;\n  wire \\wire28_:missing_43_45_46 ;\n  output wire2_25;\n  wire wire2_25;\n  wire \\wire31_:missing ;\n  wire wire32_33_34_36;\n  wire wire32_33_34_44;\n  wire wire32_39;\n  wire wire37;\n  wire \\wire3_16_17_:missing ;\n  wire wire41_25;\n  wire wire42;\n  wire wire45;\n  wire wire46;\n  wire wire4_11;\n  wire \\wire4_:missing ;\n  wire wire5_25;\n  wire \\wire5_:missing ;\n  wire wire6_12;\n  wire \\wire6_:missing ;\n  wire \\wire7_25_:missing ;\n  wire \\wire7_:missing ;\n  wire wire8_25;\n  wire \\wire8_:missing ;\n  wire wire9_10;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_25_19 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_35 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 2'h1 >> wire4_11;\n  assign \\wire13_:missing  = 4'h4 >> { \\wire13_14_:missing_15 , \\wire13_14_:missing_44  };\n  assign \\wire:missing_14  = 4'h8 >> { \\wire13_14_:missing_15 , \\wire13_14_:missing_44  };\n  assign wire18 = 2'hx >> \\wire28_:missing_18 ;\n  assign \\wire:missing_25  = 2'h1 >> wire25_30;\n  assign \\wire:missing_edge  = 2'h1 >> wire26_25_47;\n  assign \\wire:missing_edge  = 2'h1 >> wire27_25;\n  assign \\wire5_:missing  = 2'h1 >> wire5_25;\n  assign wire28_9_11_12 = 4'h2 >> { \\wire20_28_30_:missing , \\wire28_30_:missing  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , wire28_29 };\n  assign wire25_30 = 4'h8 >> { \\wire20_28_30_:missing , \\wire28_30_:missing  };\n  assign \\wire31_:missing  = 4'h8 >> { wire28_31, wire25_31 };\n  assign wire32_39 = 4'h2 >> { wire32_33_34_36, wire32_33_34_44 };\n  assign \\wire:missing_33  = 4'h8 >> { wire32_33_34_36, wire32_33_34_44 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire32_33_34_36, wire32_33_34_44 };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_12;\n  assign wire45 = 2'hx >> \\wire28_:missing_43_45_46 ;\n  assign wire46 = 2'hx >> \\wire28_:missing_43_45_46 ;\n  assign \\wire7_:missing  = 2'h1 >> \\wire7_25_:missing ;\n  assign \\wire8_:missing  = 2'h1 >> wire8_25;\n  assign wire9_10 = 4'h6 >> { wire28_9_11_12, \\wire0_9_11_:missing  };\n  assign \\wire10_:missing  = 4'h6 >> { \\wire28_10_:missing_12 , wire9_10 };\n  assign wire4_11 = 4'h8 >> { wire28_9_11_12, \\wire0_9_11_:missing  };\n  assign wire6_12 = 4'h8 >> { \\wire28_10_:missing_12 , wire28_9_11_12 };\n  assign \\wire3_16_17_:missing  = 1'h0;\n  assign \\wire24_37_42_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire26_25_47;\n  assign \\wire13_14_:missing_44  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire28_:missing_43_45_46 ;\n  assign wire42 = \\wire24_37_42_:missing ;\n  assign wire22_41 = wire41_25;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire32_39;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire37 = \\wire24_37_42_:missing ;\n  assign wire32_33_34_36 = \\wire:missing_edge ;\n  assign \\wire:missing_19  = \\wire:missing_25_19 ;\n  assign \\wire:missing_edge  = \\wire3_16_17_:missing ;\n  assign wire16 = \\wire3_16_17_:missing ;\n  assign \\wire13_14_:missing_15  = wire28_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:3.1-105.10\" *)\nmodule postsynth(\\wire0_9_11_:missing , wire1_25, wire2_25, \\wire:missing_edge , \\wire20_28_30_:missing , wire22_41);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:5.9-5.29\" *)\n  input \\wire0_9_11_:missing ;\n  wire \\wire0_9_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:9.8-9.30\" *)\n  wire \\wire13_14_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:11.8-11.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:13.10-13.18\" *)\n  output wire1_25;\n  wire wire1_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:15.9-15.31\" *)\n  input \\wire20_28_30_:missing ;\n  wire \\wire20_28_30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:17.10-17.19\" *)\n  output wire22_41;\n  wire wire22_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:19.8-19.30\" *)\n  wire \\wire24_37_42_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:22.8-22.20\" *)\n  wire wire26_25_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:31.8-31.33\" *)\n  wire \\wire28_:missing_43_45_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:32.10-32.18\" *)\n  output wire2_25;\n  wire wire2_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:35.8-35.23\" *)\n  wire wire32_33_34_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:37.8-37.17\" *)\n  wire wire32_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:38.8-38.14\" *)\n  wire wire37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:39.8-39.29\" *)\n  wire \\wire3_16_17_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:40.8-40.17\" *)\n  wire wire41_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:41.8-41.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:42.8-42.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:43.8-43.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:60.8-60.24\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/C94E6100.v:61.9-61.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire13_14_:missing_44  = 1'h0;\n  assign wire16 = 1'h0;\n  assign wire1_25 = 1'hx;\n  assign wire22_41 = 1'hx;\n  assign \\wire24_37_42_:missing  = 1'h1;\n  assign wire26_25_47 = 1'h0;\n  assign \\wire28_:missing_43_45_46  = 1'h0;\n  assign wire2_25 = 1'hx;\n  assign wire32_33_34_36 = 1'h0;\n  assign wire32_39 = 1'h0;\n  assign wire37 = 1'h1;\n  assign \\wire3_16_17_:missing  = 1'h0;\n  assign wire41_25 = 1'hx;\n  assign wire42 = 1'h1;\n  assign wire45 = 1'hx;\n  assign wire46 = 1'hx;\n  assign \\wire:missing_35  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu/src/top.v'.\nSBY  3:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] Copy '/tmp/fuzzmount2DDF5D8C/C94E6100.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu/src/C94E6100.v'.\nSBY  3:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] Copy '/tmp/fuzzmount2DDF5D8C/C94E6100.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu/src/C94E6100.post.v'.\nSBY  3:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] engine_0: abc pdr\nSBY  3:13:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:13:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C94E6100.v:77$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C94E6100.v:77$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:13:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C94E6100.v:75$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C94E6100.v:75$42.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:13:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C94E6100.v:72$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C94E6100.v:72$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:13:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/C94E6100.v:69$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/C94E6100.v:69$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:13:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: Warning: Wire presynth.\\wire2_25 is used but has no driver.\nSBY  3:13:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: Warning: Wire presynth.\\wire22_41 is used but has no driver.\nSBY  3:13:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: Warning: Wire presynth.\\wire1_25 is used but has no driver.\nSBY  3:13:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] base: finished (returncode=0)\nSBY  3:13:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:13:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] aig: Warning: Wire presynth.\\wire2_25 is used but has no driver.\nSBY  3:13:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] aig: Warning: Wire presynth.\\wire22_41 is used but has no driver.\nSBY  3:13:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] aig: Warning: Wire presynth.\\wire1_25 is used but has no driver.\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] aig: finished (returncode=0)\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] engine_0: Warning: The network has no constraints.\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] engine_0: finished (returncode=0)\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] engine_0: Status returned by engine: FAIL\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu'.\nSBY  3:13:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp2uyd0edu] DONE (FAIL, rc=2)\n", :err ""}}}