Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Sat Aug 22 22:24:34 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
| Design       : top
| Device       : xczu28drffvg1517-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |  919 |     0 |    425280 |  0.22 |
|   LUT as Logic          |  919 |     0 |    425280 |  0.22 |
|   LUT as Memory         |    0 |     0 |    213600 |  0.00 |
| CLB Registers           | 1942 |     0 |    850560 |  0.23 |
|   Register as Flip Flop | 1942 |     0 |    850560 |  0.23 |
|   Register as Latch     |    0 |     0 |    850560 |  0.00 |
| CARRY8                  |    0 |     0 |     53160 |  0.00 |
| F7 Muxes                |   38 |     0 |    212640 |  0.02 |
| F8 Muxes                |    0 |     0 |    106320 |  0.00 |
| F9 Muxes                |    0 |     0 |     53160 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 16    |          Yes |           - |          Set |
| 737   |          Yes |           - |        Reset |
| 4     |          Yes |         Set |            - |
| 1185  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |      1080 |  0.37 |
|   RAMB36/FIFO*    |    4 |     0 |      1080 |  0.37 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    2 |     0 |       347 |  0.58 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       696 |  0.57 |
|   BUFGCE             |    4 |     0 |       216 |  1.85 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         2 |  0.00 |
| FE              |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| HSADC           |    0 |     0 |         4 |  0.00 |
| HSDAC           |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 1185 |            Register |
| FDCE       |  737 |            Register |
| LUT3       |  387 |                 CLB |
| LUT2       |  361 |                 CLB |
| LUT6       |  258 |                 CLB |
| LUT5       |  108 |                 CLB |
| LUT4       |   57 |                 CLB |
| MUXF7      |   38 |                 CLB |
| LUT1       |   34 |                 CLB |
| FDPE       |   16 |            Register |
| RAMB36E2   |    4 |           Block Ram |
| FDSE       |    4 |            Register |
| BUFGCE     |    4 |               Clock |
| MMCME4_ADV |    1 |               Clock |
| IBUFCTRL   |    1 |              Others |
| DIFFINBUF  |    1 |                 I/O |
+------------+------+---------------------+


9. Black Boxes
--------------

+--------------------------------------------------------+------+
|                        Ref Name                        | Used |
+--------------------------------------------------------+------+
| rfdc_one_adc_4096gsps_no_led_c_counter_binary_v12_0_i1 |    4 |
| rfdc_one_adc_4096gsps_no_led_c_counter_binary_v12_0_i0 |    4 |
| zcu111_zynq_ultra_ps_e_0_0                             |    1 |
| zcu111_xbar_0                                          |    1 |
| zcu111_proc_sys_reset_0_0                              |    1 |
| zcu111_axi_protocol_convert_2_0                        |    1 |
| zcu111_axi_protocol_convert_1_0                        |    1 |
| zcu111_auto_ds_1                                       |    1 |
| zcu111_auto_ds_0                                       |    1 |
| ADC1_R2R_4096                                          |    1 |
+--------------------------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


