module dflip(
    input d,
    input clk,
    input rstn,
    output reg q
    );

always @ (posedge clk or negedge rstn)  
       if (!rstn)  
          q <= 0;  
       else  
          q <= d;  
endmodule
