strict digraph "" {
	node [label="\N"];
	"285:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adb4d0>",
		fillcolor=firebrick,
		label="285:NS
ReceivedPauseFrmWAddr <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adb4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_279:AL"	 [def_var="['ReceivedPauseFrmWAddr']",
		label="Leaf_279:AL"];
	"285:NS" -> "Leaf_279:AL"	 [cond="[]",
		lineno=None];
	"287:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5adbd90>",
		fillcolor=springgreen,
		label="287:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"288:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbe50>",
		fillcolor=firebrick,
		label="288:NS
ReceivedPauseFrmWAddr <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5adbe50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"287:IF" -> "288:NS"	 [cond="['ByteCntEq16', 'TypeLengthOK', 'OpCodeOK', 'AddressOK']",
		label="(ByteCntEq16 & TypeLengthOK & OpCodeOK & AddressOK)",
		lineno=287];
	"288:NS" -> "Leaf_279:AL"	 [cond="[]",
		lineno=None];
	"279:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2ba5b024d0>",
		clk_sens=True,
		fillcolor=gold,
		label="279:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['OpCodeOK', 'ReceiveEnd', 'TypeLengthOK', 'RxReset', 'ByteCntEq16', 'AddressOK']"];
	"280:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2ba5b02390>",
		fillcolor=turquoise,
		label="280:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"279:AL" -> "280:BL"	 [cond="[]",
		lineno=None];
	"281:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b023d0>",
		fillcolor=springgreen,
		label="281:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"280:BL" -> "281:IF"	 [cond="[]",
		lineno=None];
	"284:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2ba5b02410>",
		fillcolor=springgreen,
		label="284:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"281:IF" -> "284:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=281];
	"282:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b02210>",
		fillcolor=firebrick,
		label="282:NS
ReceivedPauseFrmWAddr <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2ba5b02210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"281:IF" -> "282:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=281];
	"284:IF" -> "285:NS"	 [cond="['ReceiveEnd']",
		label=ReceiveEnd,
		lineno=284];
	"284:IF" -> "287:IF"	 [cond="['ReceiveEnd']",
		label="!(ReceiveEnd)",
		lineno=284];
	"282:NS" -> "Leaf_279:AL"	 [cond="[]",
		lineno=None];
}
