ENTRADAS:
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011

SALIDAS:
00110011100000010
11110011000110000
11111100010000100
11001100010000100
11110011000110000
00000000000110000
11011101000110000
11111111000000000
11000011000100000
11001100010000100
11110011000110000
00000000000000000


=======SWICTH VHDL==========
when "0000" => display <= "00110011100000010";
when "0001" => display <= "11110011000110000";
when "0010" => display <= "11111100010000100";
when "0011" => display <= "11001100010000100";
when "0100" => display <= "11110011000110000";
when "0101" => display <= "00000000000110000";
when "0110" => display <= "11011101000110000";
when "0111" => display <= "11111111000000000";
when "1000" => display <= "11000011000100000";
when "1001" => display <= "11001100010000100";
when "1010" => display <= "11110011000110000";
when "1011" => display <= "00000000000000000";
