{
 "builder": {
  "_logger": "hdl_checker.builders.ghdl",
  "_builtin_libraries": [
   {
    "name": "std",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "vendors",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "src",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "_added_libraries": [
   {
    "name": "floating_point_v7_1_10",
    "case_sensitive": false,
    "__class__": "VhdlIdentifier"
   },
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   },
   {
    "name": "ieee_proposed",
    "case_sensitive": false,
    "__class__": "VhdlIdentifier"
   }
  ],
  "_version": "1.0-dev",
  "_work_folder": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker",
  "__class__": "GHDL"
 },
 "config_file": [
  {
   "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/.hdl_checker.config",
   "__class__": "Path"
  },
  1619727537.4010382,
  "user"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/tmp/tmp542he9s6.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915940.4110355,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp542he9s6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp542he9s6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp542he9s6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp542he9s6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp542he9s6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp542he9s6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9zub5eye.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234659.9916558,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9zub5eye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9zub5eye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9zub5eye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9zub5eye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9zub5eye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9zub5eye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpy8rb2cjr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912520.6244488,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpy8rb2cjr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy8rb2cjr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy8rb2cjr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy8rb2cjr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy8rb2cjr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy8rb2cjr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphtcdua95.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228887.1215558,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphtcdua95.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphtcdua95.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphtcdua95.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphtcdua95.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphtcdua95.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphtcdua95.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpz2dcaqm9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917383.45702,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpz2dcaqm9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz2dcaqm9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz2dcaqm9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz2dcaqm9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz2dcaqm9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgscuq9sv.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620231952.4499161,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgscuq9sv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgscuq9sv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgscuq9sv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgscuq9sv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgscuq9sv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgscuq9sv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9mfcn228.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136702.2770796,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9mfcn228.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9mfcn228.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9mfcn228.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9mfcn228.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9mfcn228.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9mfcn228.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2lia7gei.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216527.0547147,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2lia7gei.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lia7gei.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lia7gei.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkkenjzhw.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953934.0312989,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkkenjzhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkkenjzhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkkenjzhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkkenjzhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkkenjzhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkkenjzhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkkenjzhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpjfg7hmfn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914353.8448887,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpjfg7hmfn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjfg7hmfn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjfg7hmfn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjfg7hmfn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjfg7hmfn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjfg7hmfn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmplp7q4bht.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917659.1939845,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmplp7q4bht.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplp7q4bht.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplp7q4bht.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplp7q4bht.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplp7q4bht.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpjuh40j30.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914547.5210505,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpjuh40j30.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuh40j30.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuh40j30.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuh40j30.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuh40j30.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuh40j30.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4450383,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        50,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp0em1exat.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915921.806755,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp0em1exat.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0em1exat.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0em1exat.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0em1exat.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0em1exat.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0em1exat.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmv69y91u.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914513.5050218,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmv69y91u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmv69y91u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmv69y91u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmv69y91u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmv69y91u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmv69y91u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxt_glltm.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234867.1080716,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxt_glltm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxt_glltm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxt_glltm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxt_glltm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxt_glltm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxt_glltm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4c_pllrm.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252683.354308,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp4c_pllrm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4c_pllrm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4c_pllrm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4c_pllrm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4c_pllrm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppvamneuw.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912547.9284093,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppvamneuw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppvamneuw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppvamneuw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppvamneuw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppvamneuw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppvamneuw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa7g5b390.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620128194.6632402,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa7g5b390.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa7g5b390.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa7g5b390.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa7g5b390.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa7g5b390.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa7g5b390.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpiw7zomb0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136840.845367,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpiw7zomb0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiw7zomb0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiw7zomb0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiw7zomb0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiw7zomb0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiw7zomb0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp0xfn63ej.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917137.0360687,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp0xfn63ej.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0xfn63ej.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0xfn63ej.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqss0h3qr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136777.705235,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqss0h3qr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqss0h3qr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqss0h3qr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqss0h3qr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqss0h3qr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqss0h3qr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkamu6i3t.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136835.4933558,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkamu6i3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkamu6i3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkamu6i3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkamu6i3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkamu6i3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkamu6i3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvaus3tgj.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953867.1869764,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvaus3tgj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvaus3tgj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvaus3tgj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvaus3tgj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvaus3tgj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvaus3tgj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptgvdp5hb.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954010.4556463,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptgvdp5hb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptgvdp5hb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptgvdp5hb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptgvdp5hb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptgvdp5hb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptgvdp5hb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpc3y2md9j.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235169.0891836,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpc3y2md9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3y2md9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3y2md9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3y2md9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3y2md9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3y2md9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpc3wfazev.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914287.8728344,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpc3wfazev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3wfazev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3wfazev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3wfazev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3wfazev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc3wfazev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphryyiwm1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917342.0968673,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphryyiwm1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphryyiwm1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphryyiwm1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphryyiwm1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphryyiwm1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyeuo_vd_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917378.0770001,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyeuo_vd_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuo_vd_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuo_vd_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuo_vd_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuo_vd_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppqg_io2b.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912703.072243,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppqg_io2b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppqg_io2b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppqg_io2b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppqg_io2b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppqg_io2b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppqg_io2b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdp9jv3di.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127115.6055822,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdp9jv3di.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdp9jv3di.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdp9jv3di.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdp9jv3di.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdp9jv3di.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdp9jv3di.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6g0x2yeg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914618.4211106,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6g0x2yeg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6g0x2yeg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6g0x2yeg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6g0x2yeg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6g0x2yeg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6g0x2yeg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Axi_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpblf9i1ns.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620137053.7378206,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpblf9i1ns.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpblf9i1ns.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpblf9i1ns.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpblf9i1ns.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpblf9i1ns.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpblf9i1ns.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpp2nysh9c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234684.0637043,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpp2nysh9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp2nysh9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp2nysh9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp2nysh9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp2nysh9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp2nysh9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpfdo5nwhy.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917379.1370041,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpfdo5nwhy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfdo5nwhy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfdo5nwhy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfdo5nwhy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfdo5nwhy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdibl02eh.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917556.7576354,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdibl02eh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdibl02eh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdibl02eh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdibl02eh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdibl02eh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6qks4b73.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620131388.5730734,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6qks4b73.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6qks4b73.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6qks4b73.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6qks4b73.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6qks4b73.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpy9d93qam.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127153.3896375,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpy9d93qam.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy9d93qam.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy9d93qam.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy9d93qam.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy9d93qam.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy9d93qam.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpovohjc2f.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136893.9854789,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpovohjc2f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovohjc2f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovohjc2f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovohjc2f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovohjc2f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovohjc2f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkcxec0xb.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252603.1382298,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkcxec0xb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkcxec0xb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkcxec0xb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4n19skue.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917180.332244,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp4n19skue.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4n19skue.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4n19skue.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4n19skue.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4n19skue.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp17ls783j.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136759.0211964,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp17ls783j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp17ls783j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp17ls783j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp17ls783j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp17ls783j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp17ls783j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpk4yexxjh.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234667.7916715,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpk4yexxjh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4yexxjh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4yexxjh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4yexxjh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4yexxjh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4yexxjh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2tj4tvax.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230352.1893265,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2tj4tvax.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2tj4tvax.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2tj4tvax.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2tj4tvax.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2tj4tvax.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2tj4tvax.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7l3ez5si.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914526.681033,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7l3ez5si.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7l3ez5si.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7l3ez5si.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7l3ez5si.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7l3ez5si.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7l3ez5si.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpnmtwpsa3.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216711.6472316,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpnmtwpsa3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnmtwpsa3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnmtwpsa3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7dtygild.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235148.8050778,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7dtygild.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dtygild.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dtygild.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dtygild.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dtygild.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dtygild.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1fi40h8x.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234573.0234811,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1fi40h8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fi40h8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fi40h8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fi40h8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fi40h8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fi40h8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1nqfpgh9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917784.194399,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1nqfpgh9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1nqfpgh9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1nqfpgh9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpaa5lryr9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127154.3056388,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpaa5lryr9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaa5lryr9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaa5lryr9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaa5lryr9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaa5lryr9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaa5lryr9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6dqgvmh_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915581.9659517,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6dqgvmh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6dqgvmh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6dqgvmh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6dqgvmh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6dqgvmh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6dqgvmh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6dqgvmh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpu9tw1pu6.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914528.8850346,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpu9tw1pu6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu9tw1pu6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu9tw1pu6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu9tw1pu6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu9tw1pu6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu9tw1pu6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_xo9kgik.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917547.697604,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_xo9kgik.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_xo9kgik.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_xo9kgik.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_xo9kgik.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_xo9kgik.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        181,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp5kbemkxa.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136708.4410923,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp5kbemkxa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5kbemkxa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5kbemkxa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5kbemkxa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5kbemkxa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5kbemkxa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpp6fhxubl.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136705.393086,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpp6fhxubl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp6fhxubl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp6fhxubl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp6fhxubl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp6fhxubl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp6fhxubl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpt28q4kbm.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917656.2019744,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpt28q4kbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt28q4kbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt28q4kbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt28q4kbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt28q4kbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxdicizyc.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232182.8224595,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxdicizyc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxdicizyc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxdicizyc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxdicizyc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxdicizyc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxdicizyc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
     "__class__": "Path"
    },
    "mtime": 1620236690.1422174,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp380z7lgy.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136861.6334107,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp380z7lgy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp380z7lgy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp380z7lgy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp380z7lgy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp380z7lgy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp380z7lgy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbxt6vyto.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235156.3691175,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpbxt6vyto.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbxt6vyto.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbxt6vyto.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbxt6vyto.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbxt6vyto.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbxt6vyto.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpttnis67l.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912517.1324542,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpttnis67l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpttnis67l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpttnis67l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpttnis67l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpttnis67l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpttnis67l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxqheorbq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620172404.643791,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxqheorbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxqheorbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxqheorbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa49_2nf9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252718.3223443,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa49_2nf9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa49_2nf9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa49_2nf9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa49_2nf9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa49_2nf9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
     "__class__": "Path"
    },
    "mtime": 1620235289.305768,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7cf17pp0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216577.8628654,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7cf17pp0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7cf17pp0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7cf17pp0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqlep0jvv.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216563.302823,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqlep0jvv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqlep0jvv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqlep0jvv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmutw3s8y.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953789.5707958,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmutw3s8y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmutw3s8y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmutw3s8y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmutw3s8y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmutw3s8y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmutw3s8y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpaui8t48c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136836.4733577,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpaui8t48c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaui8t48c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaui8t48c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaui8t48c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaui8t48c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaui8t48c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpucy202ps.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917565.1616642,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpucy202ps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucy202ps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucy202ps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucy202ps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucy202ps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpzwqhi56p.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228766.195064,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpzwqhi56p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzwqhi56p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzwqhi56p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzwqhi56p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzwqhi56p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzwqhi56p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp36trqlj5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234592.3475199,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp36trqlj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp36trqlj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp36trqlj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp36trqlj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp36trqlj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp36trqlj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
     "__class__": "Path"
    },
    "mtime": 1620251323.2951226,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
     "__class__": "Path"
    },
    "mtime": 1620252603.5022302,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpayjk8irn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136823.781331,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpayjk8irn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayjk8irn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayjk8irn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayjk8irn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayjk8irn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayjk8irn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkneddhrv.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914183.3407502,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkneddhrv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkneddhrv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkneddhrv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkneddhrv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkneddhrv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkneddhrv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpzjrh_nog.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216512.48667,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpzjrh_nog.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzjrh_nog.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzjrh_nog.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp14uac03k.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912496.7524862,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp14uac03k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14uac03k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14uac03k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14uac03k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14uac03k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14uac03k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp04koauj3.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216664.9551084,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp04koauj3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp04koauj3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp04koauj3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6ab81a_4.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916575.7452412,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6ab81a_4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ab81a_4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ab81a_4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ab81a_4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ab81a_4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ab81a_4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpe2eq7ceo.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912726.5522254,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpe2eq7ceo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe2eq7ceo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe2eq7ceo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe2eq7ceo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe2eq7ceo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe2eq7ceo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpopae2xmq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235289.1537673,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpopae2xmq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpopae2xmq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpopae2xmq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpopae2xmq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpopae2xmq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpopae2xmq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpc258bq2i.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953828.5028818,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpc258bq2i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc258bq2i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc258bq2i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc258bq2i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc258bq2i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc258bq2i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptc8o0rf5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136857.973403,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptc8o0rf5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptc8o0rf5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptc8o0rf5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptc8o0rf5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptc8o0rf5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptc8o0rf5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmx5rd9bq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914554.5090563,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmx5rd9bq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmx5rd9bq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmx5rd9bq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmx5rd9bq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmx5rd9bq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmx5rd9bq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpzqvnccyk.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620236681.1341941,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpzqvnccyk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqvnccyk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqvnccyk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqvnccyk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqvnccyk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqvnccyk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp31x1zace.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620233120.1924586,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp31x1zace.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp31x1zace.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp31x1zace.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp31x1zace.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp31x1zace.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp31x1zace.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpjdfz77ix.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127169.6416612,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpjdfz77ix.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjdfz77ix.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjdfz77ix.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjdfz77ix.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjdfz77ix.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjdfz77ix.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmmic74b4.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136642.896959,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmmic74b4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmic74b4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmic74b4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmic74b4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmic74b4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmic74b4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpp7we4eaz.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234845.368028,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpp7we4eaz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp7we4eaz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp7we4eaz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp7we4eaz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp7we4eaz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp7we4eaz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqb4_d3bo.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234844.5480263,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqb4_d3bo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqb4_d3bo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqb4_d3bo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqb4_d3bo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqb4_d3bo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqb4_d3bo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpiu7munar.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620233118.8084555,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpiu7munar.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiu7munar.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiu7munar.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiu7munar.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiu7munar.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiu7munar.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpfymio684.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990945.3180904,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpfymio684.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfymio684.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfymio684.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfymio684.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfymio684.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfymio684.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2feflhl0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914953.4133992,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2feflhl0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2feflhl0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2feflhl0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2feflhl0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2feflhl0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2feflhl0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp851aal1l.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234830.999999,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp851aal1l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp851aal1l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp851aal1l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp851aal1l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp851aal1l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp851aal1l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
     "__class__": "Path"
    },
    "mtime": 1619802592.560821,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgsgerhtf.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914309.5968523,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgsgerhtf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgsgerhtf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgsgerhtf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgsgerhtf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgsgerhtf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgsgerhtf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp09v3wxen.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954224.1525202,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp09v3wxen.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp09v3wxen.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp09v3wxen.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp09v3wxen.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp09v3wxen.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp09v3wxen.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgralg26y.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917293.016683,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgralg26y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgralg26y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgralg26y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgralg26y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgralg26y.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptbg81mi2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912707.7442393,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptbg81mi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptbg81mi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptbg81mi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptbg81mi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptbg81mi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptbg81mi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpd5wo6jzu.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136807.1092963,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpd5wo6jzu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd5wo6jzu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd5wo6jzu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd5wo6jzu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd5wo6jzu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd5wo6jzu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmps3nj2il7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216513.2746725,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmps3nj2il7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps3nj2il7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps3nj2il7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
     "__class__": "Path"
    },
    "mtime": 1620215072.8920991,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqf7ps6y0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914472.5329874,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqf7ps6y0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqf7ps6y0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqf7ps6y0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqf7ps6y0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqf7ps6y0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqf7ps6y0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphm6embv_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912711.8002362,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphm6embv_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphm6embv_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphm6embv_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphm6embv_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphm6embv_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphm6embv_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpy7c_k_v0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917333.7368362,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpy7c_k_v0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy7c_k_v0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy7c_k_v0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy7c_k_v0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy7c_k_v0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9189ustx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234593.283522,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9189ustx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9189ustx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9189ustx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9189ustx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9189ustx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9189ustx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
     "__class__": "Path"
    },
    "mtime": 1620239688.3268623,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpwcno7ofk.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914521.8650289,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpwcno7ofk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwcno7ofk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwcno7ofk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwcno7ofk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwcno7ofk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwcno7ofk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpz5yo9g8_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620128196.0752425,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpz5yo9g8_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz5yo9g8_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz5yo9g8_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz5yo9g8_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz5yo9g8_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz5yo9g8_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9_en98gm.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136896.5694845,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9_en98gm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_en98gm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_en98gm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_en98gm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_en98gm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_en98gm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxk7lmgwn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235152.249096,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxk7lmgwn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxk7lmgwn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxk7lmgwn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxk7lmgwn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxk7lmgwn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxk7lmgwn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbdzo863a.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216611.5789618,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpbdzo863a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbdzo863a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbdzo863a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7sy_4xpz.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917178.3002357,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7sy_4xpz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7sy_4xpz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7sy_4xpz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7sy_4xpz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7sy_4xpz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyeuyvrpi.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620140649.8880851,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyeuyvrpi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuyvrpi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuyvrpi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuyvrpi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuyvrpi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyeuyvrpi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpjxlat7jn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127158.9856455,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpjxlat7jn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjxlat7jn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjxlat7jn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjxlat7jn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjxlat7jn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjxlat7jn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbk4dmf_n.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252714.5103402,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpbk4dmf_n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbk4dmf_n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbk4dmf_n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbk4dmf_n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbk4dmf_n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8z26ylhe.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232051.3821547,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8z26ylhe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8z26ylhe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8z26ylhe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8z26ylhe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8z26ylhe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8z26ylhe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpjuz_3cqo.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234868.784075,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpjuz_3cqo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuz_3cqo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuz_3cqo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuz_3cqo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuz_3cqo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjuz_3cqo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpfbj6wmhw.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232065.5621884,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpfbj6wmhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbj6wmhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbj6wmhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbj6wmhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbj6wmhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbj6wmhw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmnto6msj.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136641.3649561,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmnto6msj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmnto6msj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmnto6msj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmnto6msj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmnto6msj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmnto6msj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp56jrq1_f.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917344.8928778,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp56jrq1_f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56jrq1_f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56jrq1_f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56jrq1_f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56jrq1_f.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8q8wyp0c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230388.493341,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8q8wyp0c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8q8wyp0c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8q8wyp0c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8q8wyp0c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8q8wyp0c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8q8wyp0c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgwaijj8x.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912628.5123115,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgwaijj8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwaijj8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwaijj8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwaijj8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwaijj8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwaijj8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpayej71om.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235162.9251516,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpayej71om.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayej71om.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayej71om.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayej71om.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayej71om.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpayej71om.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpybuuvag8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914317.816859,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpybuuvag8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpybuuvag8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpybuuvag8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpybuuvag8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpybuuvag8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpybuuvag8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvota7__r.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230350.885326,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvota7__r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvota7__r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvota7__r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvota7__r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvota7__r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvota7__r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvsnje9f1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136895.0774813,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvsnje9f1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvsnje9f1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvsnje9f1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvsnje9f1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvsnje9f1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvsnje9f1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvl83hfxg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912510.5964642,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvl83hfxg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvl83hfxg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvl83hfxg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvl83hfxg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvl83hfxg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvl83hfxg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgap_t080.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620126990.7614036,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgap_t080.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgap_t080.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgap_t080.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgap_t080.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgap_t080.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgap_t080.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp80otn3p0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136703.6050823,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp80otn3p0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp80otn3p0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp80otn3p0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp80otn3p0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp80otn3p0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp80otn3p0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpcc8g8od2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917277.7246249,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpcc8g8od2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcc8g8od2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcc8g8od2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcc8g8od2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcc8g8od2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpo43nao6m.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127118.3415864,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpo43nao6m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo43nao6m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo43nao6m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo43nao6m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo43nao6m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo43nao6m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_9nnoeo5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917344.0328746,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_9nnoeo5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_9nnoeo5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_9nnoeo5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_9nnoeo5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_9nnoeo5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphs_z3eil.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990932.7140815,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphs_z3eil.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphs_z3eil.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphs_z3eil.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphs_z3eil.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphs_z3eil.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphs_z3eil.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptv7pho1s.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620131386.8610709,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptv7pho1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv7pho1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv7pho1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv7pho1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv7pho1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp91figh18.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914511.2690198,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp91figh18.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp91figh18.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp91figh18.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp91figh18.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp91figh18.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp91figh18.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1lt5pvxf.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917556.0256329,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1lt5pvxf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1lt5pvxf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1lt5pvxf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1lt5pvxf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1lt5pvxf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8to6jid6.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917518.0575008,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8to6jid6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8to6jid6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8to6jid6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8to6jid6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8to6jid6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpcx2x534c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136821.9293272,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpcx2x534c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcx2x534c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcx2x534c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcx2x534c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcx2x534c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcx2x534c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpr7wtb4x8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620169488.7520561,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpr7wtb4x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr7wtb4x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr7wtb4x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpudvmzie1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235281.6377327,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpudvmzie1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudvmzie1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudvmzie1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudvmzie1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudvmzie1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudvmzie1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp5jtyf_qq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136832.9293504,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp5jtyf_qq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5jtyf_qq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5jtyf_qq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5jtyf_qq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5jtyf_qq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5jtyf_qq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvzli_moj.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914534.6730397,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvzli_moj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzli_moj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzli_moj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzli_moj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzli_moj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzli_moj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4450383,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        43,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa85cwsgl.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228885.9895682,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa85cwsgl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa85cwsgl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa85cwsgl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa85cwsgl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa85cwsgl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa85cwsgl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp__5o_4t_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914728.3572047,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp__5o_4t_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp__5o_4t_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp__5o_4t_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp__5o_4t_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp__5o_4t_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp__5o_4t_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpucd7u16k.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230394.6253438,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpucd7u16k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucd7u16k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucd7u16k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucd7u16k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucd7u16k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpucd7u16k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpsxytaoz2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127189.6256905,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpsxytaoz2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsxytaoz2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsxytaoz2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsxytaoz2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsxytaoz2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsxytaoz2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptcj1vsrc.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136829.1133423,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptcj1vsrc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptcj1vsrc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptcj1vsrc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptcj1vsrc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptcj1vsrc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptcj1vsrc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpze78ckug.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216613.1989663,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpze78ckug.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpze78ckug.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpze78ckug.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpykth3urt.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234566.2954674,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpykth3urt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpykth3urt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpykth3urt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpykth3urt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpykth3urt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpykth3urt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppatmrw0h.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136749.9771776,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppatmrw0h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppatmrw0h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppatmrw0h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppatmrw0h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppatmrw0h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppatmrw0h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmph6fnuojx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127152.3656359,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmph6fnuojx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph6fnuojx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph6fnuojx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph6fnuojx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph6fnuojx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph6fnuojx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpz_ssdto2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916488.0686536,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpz_ssdto2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_ssdto2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_ssdto2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_ssdto2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_ssdto2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_ssdto2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpavan6jhp.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136844.6293747,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpavan6jhp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpavan6jhp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpavan6jhp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpavan6jhp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpavan6jhp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpavan6jhp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp14jcixjf.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232138.494358,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp14jcixjf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14jcixjf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14jcixjf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14jcixjf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14jcixjf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14jcixjf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdadr2z93.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230425.7373579,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdadr2z93.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdadr2z93.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdadr2z93.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdadr2z93.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdadr2z93.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdadr2z93.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6s758_8t.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917338.788855,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6s758_8t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6s758_8t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6s758_8t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6s758_8t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6s758_8t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpq9q5vkel.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917603.9457974,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpq9q5vkel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq9q5vkel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq9q5vkel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq9q5vkel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq9q5vkel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpuuzus60m.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234616.8515692,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpuuzus60m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuuzus60m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuuzus60m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuuzus60m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuuzus60m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuuzus60m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxik1isxb.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620250921.3020637,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxik1isxb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxik1isxb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxik1isxb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
     "__class__": "Path"
    },
    "mtime": 1619954194.4924061,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpj8rzvuj_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954025.9717143,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpj8rzvuj_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj8rzvuj_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj8rzvuj_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj8rzvuj_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj8rzvuj_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj8rzvuj_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgvgouq67.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912634.9963048,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgvgouq67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgvgouq67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgvgouq67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgvgouq67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgvgouq67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgvgouq67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1ed02vl5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127158.1576443,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1ed02vl5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ed02vl5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ed02vl5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ed02vl5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ed02vl5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ed02vl5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpz2vk1hpb.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917306.456734,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpz2vk1hpb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz2vk1hpb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz2vk1hpb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz2vk1hpb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz2vk1hpb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa8c499sh.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228585.6586514,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa8c499sh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa8c499sh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa8c499sh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa8c499sh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa8c499sh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa8c499sh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619953879.0990353,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        484,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "not_in_project",
     "case_sensitive": true,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/tmp/tmphqognht0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620214767.435438,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphqognht0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphqognht0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphqognht0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphqognht0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphqognht0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphqognht0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkhp5hjk7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914466.216982,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkhp5hjk7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkhp5hjk7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkhp5hjk7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkhp5hjk7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkhp5hjk7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkhp5hjk7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpe5z2m5pw.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232056.4461668,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpe5z2m5pw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5z2m5pw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5z2m5pw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5z2m5pw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5z2m5pw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5z2m5pw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpv4uw0prk.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234585.1035054,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpv4uw0prk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv4uw0prk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv4uw0prk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv4uw0prk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv4uw0prk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv4uw0prk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpi7m3tg05.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232040.89813,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpi7m3tg05.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi7m3tg05.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi7m3tg05.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi7m3tg05.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi7m3tg05.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi7m3tg05.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp50cmjuha.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234841.0160193,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp50cmjuha.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp50cmjuha.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp50cmjuha.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp50cmjuha.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp50cmjuha.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp50cmjuha.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_faxcxi7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620231809.9575539,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_faxcxi7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_faxcxi7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_faxcxi7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_faxcxi7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_faxcxi7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_faxcxi7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpedbc5zla.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232067.2981925,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpedbc5zla.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpedbc5zla.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpedbc5zla.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpedbc5zla.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpedbc5zla.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpedbc5zla.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Arrow_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpag8fokq1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234838.5080142,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpag8fokq1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpag8fokq1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpag8fokq1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpag8fokq1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpag8fokq1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpag8fokq1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpwwwf1hea.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914871.413328,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpwwwf1hea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwwwf1hea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwwwf1hea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwwwf1hea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwwwf1hea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwwwf1hea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa6txsjwi.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127195.2456987,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa6txsjwi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa6txsjwi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa6txsjwi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa6txsjwi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa6txsjwi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa6txsjwi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpymwfk10a.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915790.8501368,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpymwfk10a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpymwfk10a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpymwfk10a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpymwfk10a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpymwfk10a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpymwfk10a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpymwfk10a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgtp0edj5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136760.5051994,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgtp0edj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgtp0edj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgtp0edj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgtp0edj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgtp0edj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgtp0edj5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpsv9anf4z.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252688.0503128,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpsv9anf4z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsv9anf4z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsv9anf4z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsv9anf4z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsv9anf4z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6t6wsluk.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127111.7375767,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6t6wsluk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6t6wsluk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6t6wsluk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6t6wsluk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6t6wsluk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6t6wsluk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpnu_6hunp.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136657.0009875,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpnu_6hunp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnu_6hunp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnu_6hunp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnu_6hunp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnu_6hunp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnu_6hunp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2yn0a4md.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914492.0610037,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2yn0a4md.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2yn0a4md.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2yn0a4md.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2yn0a4md.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2yn0a4md.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2yn0a4md.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmlkfjhnr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136815.7213142,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmlkfjhnr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmlkfjhnr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmlkfjhnr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmlkfjhnr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmlkfjhnr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmlkfjhnr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp68xx9dkg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954073.371917,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp68xx9dkg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp68xx9dkg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp68xx9dkg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp68xx9dkg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp68xx9dkg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp68xx9dkg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1619915752.610103,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vhdmmio_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "mmio_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1ga6vnyd.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914473.408988,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1ga6vnyd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ga6vnyd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ga6vnyd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ga6vnyd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ga6vnyd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ga6vnyd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp3grhp6yf.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917551.429617,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp3grhp6yf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3grhp6yf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3grhp6yf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3grhp6yf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3grhp6yf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmplbq73meu.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252693.5663183,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmplbq73meu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplbq73meu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplbq73meu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplbq73meu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplbq73meu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpday_5pmg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912551.3084047,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpday_5pmg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpday_5pmg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpday_5pmg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpday_5pmg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpday_5pmg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpday_5pmg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2lq57urd.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127135.7936118,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2lq57urd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lq57urd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lq57urd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lq57urd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lq57urd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lq57urd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp46dst7ve.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136746.26517,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp46dst7ve.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp46dst7ve.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp46dst7ve.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp46dst7ve.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp46dst7ve.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp46dst7ve.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp03mrwbq2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234655.7956474,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp03mrwbq2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp03mrwbq2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp03mrwbq2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp03mrwbq2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp03mrwbq2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp03mrwbq2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9dyojact.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127192.1336942,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9dyojact.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9dyojact.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9dyojact.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9dyojact.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9dyojact.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9dyojact.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa93od0qw.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136774.8612292,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa93od0qw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa93od0qw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa93od0qw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa93od0qw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa93od0qw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa93od0qw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyr4l7l17.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234855.5480485,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyr4l7l17.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyr4l7l17.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyr4l7l17.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyr4l7l17.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyr4l7l17.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyr4l7l17.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp56_cig_9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953931.047285,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp56_cig_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56_cig_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56_cig_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56_cig_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56_cig_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56_cig_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp56_cig_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9wm1q0mv.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620168345.4617176,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9wm1q0mv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9wm1q0mv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9wm1q0mv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqoa0ued8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953791.7828007,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqoa0ued8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqoa0ued8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqoa0ued8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqoa0ued8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqoa0ued8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqoa0ued8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpetqbam34.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234569.507474,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpetqbam34.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpetqbam34.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpetqbam34.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpetqbam34.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpetqbam34.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpetqbam34.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6d9tpyoe.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234700.3477368,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6d9tpyoe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6d9tpyoe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6d9tpyoe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6d9tpyoe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6d9tpyoe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6d9tpyoe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdq4n4xtp.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232064.4541857,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdq4n4xtp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdq4n4xtp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdq4n4xtp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdq4n4xtp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdq4n4xtp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdq4n4xtp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpg8ctf72v.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917621.9298584,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpg8ctf72v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg8ctf72v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg8ctf72v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg8ctf72v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg8ctf72v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpnex9wuio.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953731.0106664,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpnex9wuio.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnex9wuio.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnex9wuio.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnex9wuio.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnex9wuio.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnex9wuio.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp62vavd75.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232171.0744326,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp62vavd75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp62vavd75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp62vavd75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp62vavd75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp62vavd75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp62vavd75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpudzt4ktn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127141.7176204,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpudzt4ktn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudzt4ktn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudzt4ktn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudzt4ktn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudzt4ktn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpudzt4ktn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4rrbfwn_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917194.4923005,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp4rrbfwn_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4rrbfwn_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4rrbfwn_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4rrbfwn_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4rrbfwn_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxvwf3now.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235167.7731767,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxvwf3now.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxvwf3now.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxvwf3now.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxvwf3now.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxvwf3now.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxvwf3now.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1f1qcd4r.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235271.2456844,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1f1qcd4r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1f1qcd4r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1f1qcd4r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1f1qcd4r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1f1qcd4r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1f1qcd4r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1q2ly48n.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915802.6901474,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1q2ly48n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1q2ly48n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1q2ly48n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1q2ly48n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1q2ly48n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1q2ly48n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1q2ly48n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp0hfp3_sr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917336.5808468,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp0hfp3_sr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0hfp3_sr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0hfp3_sr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0hfp3_sr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0hfp3_sr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpx3tmh8pv.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954077.0479326,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpx3tmh8pv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpx3tmh8pv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpx3tmh8pv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpx3tmh8pv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpx3tmh8pv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpx3tmh8pv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphv92_5lz.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136816.4653158,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphv92_5lz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphv92_5lz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphv92_5lz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphv92_5lz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphv92_5lz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphv92_5lz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9ek9_d8j.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914900.301353,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9ek9_d8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ek9_d8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ek9_d8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ek9_d8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ek9_d8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ek9_d8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpszh4xv1o.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916489.268662,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpszh4xv1o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpszh4xv1o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpszh4xv1o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpszh4xv1o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpszh4xv1o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpszh4xv1o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp3xvru_y3.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917425.7531736,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp3xvru_y3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3xvru_y3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3xvru_y3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3xvru_y3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3xvru_y3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgmj2529v.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917375.6089911,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgmj2529v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgmj2529v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgmj2529v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgmj2529v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgmj2529v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp66k64b4a.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136785.5892515,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp66k64b4a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp66k64b4a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp66k64b4a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp66k64b4a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp66k64b4a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp66k64b4a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpfbtqxj_0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127190.1976914,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpfbtqxj_0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbtqxj_0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbtqxj_0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbtqxj_0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbtqxj_0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfbtqxj_0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp27wmtjnv.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990925.2220764,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp27wmtjnv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp27wmtjnv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp27wmtjnv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp27wmtjnv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp27wmtjnv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp27wmtjnv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpafz8no3r.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234664.6796653,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpafz8no3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpafz8no3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpafz8no3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpafz8no3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpafz8no3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpafz8no3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvqq6v9n0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914307.2048502,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvqq6v9n0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvqq6v9n0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvqq6v9n0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvqq6v9n0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvqq6v9n0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvqq6v9n0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqz6dzlh_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914633.9891238,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqz6dzlh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqz6dzlh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqz6dzlh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqz6dzlh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqz6dzlh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqz6dzlh_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpp934yl8c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912709.8722377,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpp934yl8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp934yl8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp934yl8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp934yl8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp934yl8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp934yl8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmputdhwk_s.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228745.5592108,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmputdhwk_s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmputdhwk_s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmputdhwk_s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmputdhwk_s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmputdhwk_s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmputdhwk_s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2fjvvhj1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914531.9850373,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2fjvvhj1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2fjvvhj1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2fjvvhj1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2fjvvhj1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2fjvvhj1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2fjvvhj1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpsutimgut.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954011.2756498,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpsutimgut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsutimgut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsutimgut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsutimgut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsutimgut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsutimgut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpeogrwjy8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235192.4813027,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpeogrwjy8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeogrwjy8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeogrwjy8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeogrwjy8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeogrwjy8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeogrwjy8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp953ubbmx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917564.1176608,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp953ubbmx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp953ubbmx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp953ubbmx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp953ubbmx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp953ubbmx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_g42v847.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917657.89398,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_g42v847.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_g42v847.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_g42v847.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_g42v847.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_g42v847.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpsnhurm82.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914469.4889848,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpsnhurm82.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsnhurm82.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsnhurm82.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsnhurm82.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsnhurm82.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsnhurm82.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgls8hcyx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234858.3000538,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgls8hcyx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgls8hcyx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgls8hcyx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgls8hcyx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgls8hcyx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgls8hcyx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpw0zra6rc.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620131423.2251253,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpw0zra6rc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw0zra6rc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw0zra6rc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw0zra6rc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw0zra6rc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw0zra6rc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdvxz5ykw.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914429.7929516,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdvxz5ykw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdvxz5ykw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdvxz5ykw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdvxz5ykw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdvxz5ykw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdvxz5ykw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp5hvp_v4e.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136803.3732884,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp5hvp_v4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5hvp_v4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5hvp_v4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5hvp_v4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5hvp_v4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5hvp_v4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpevqo7fj9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914488.989001,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpevqo7fj9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevqo7fj9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevqo7fj9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevqo7fj9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevqo7fj9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevqo7fj9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        43,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkiytlv68.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230363.2413306,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkiytlv68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiytlv68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiytlv68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiytlv68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiytlv68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiytlv68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpc1ck2ioj.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620137047.0538063,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpc1ck2ioj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc1ck2ioj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc1ck2ioj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc1ck2ioj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc1ck2ioj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc1ck2ioj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_5667hwu.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620172402.335794,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_5667hwu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_5667hwu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_5667hwu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpco90ofrt.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620137052.3098176,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpco90ofrt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco90ofrt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco90ofrt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco90ofrt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco90ofrt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco90ofrt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9qzuxcd8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917490.9294057,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9qzuxcd8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9qzuxcd8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9qzuxcd8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9qzuxcd8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9qzuxcd8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdm0_r8o7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914710.5771892,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdm0_r8o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdm0_r8o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdm0_r8o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdm0_r8o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdm0_r8o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdm0_r8o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpzo_docm5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234729.6037958,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpzo_docm5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzo_docm5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzo_docm5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzo_docm5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzo_docm5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzo_docm5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9ob5ytel.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252645.0942695,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9ob5ytel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ob5ytel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ob5ytel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ob5ytel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9ob5ytel.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpq0hd712w.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234911.0681596,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpq0hd712w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq0hd712w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq0hd712w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq0hd712w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq0hd712w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq0hd712w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp0mlkriwo.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230390.997342,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp0mlkriwo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0mlkriwo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0mlkriwo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0mlkriwo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0mlkriwo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0mlkriwo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpp4swa0z6.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127173.4376667,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpp4swa0z6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp4swa0z6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp4swa0z6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp4swa0z6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp4swa0z6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp4swa0z6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpnyilw62b.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620231944.1738956,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpnyilw62b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnyilw62b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnyilw62b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnyilw62b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnyilw62b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnyilw62b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4y7advsg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917340.12886,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp4y7advsg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4y7advsg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4y7advsg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4y7advsg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4y7advsg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmprgx661yg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914598.0170932,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmprgx661yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprgx661yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprgx661yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprgx661yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprgx661yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprgx661yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpawj3x0h3.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136797.921277,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpawj3x0h3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpawj3x0h3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpawj3x0h3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpawj3x0h3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpawj3x0h3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpawj3x0h3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphhohtspq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914721.853199,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphhohtspq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphhohtspq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphhohtspq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphhohtspq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphhohtspq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphhohtspq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp71u8eopd.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917184.9082623,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp71u8eopd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71u8eopd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71u8eopd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71u8eopd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71u8eopd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp34bwtuau.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620137044.7858014,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp34bwtuau.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp34bwtuau.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp34bwtuau.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp34bwtuau.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp34bwtuau.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp34bwtuau.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpoutkt3sp.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620126999.677416,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpoutkt3sp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpoutkt3sp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpoutkt3sp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpoutkt3sp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpoutkt3sp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpoutkt3sp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpu7gsoy7q.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127122.0375917,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpu7gsoy7q.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu7gsoy7q.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu7gsoy7q.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu7gsoy7q.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu7gsoy7q.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu7gsoy7q.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmph9bx_0et.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914290.2048364,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmph9bx_0et.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph9bx_0et.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph9bx_0et.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph9bx_0et.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph9bx_0et.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph9bx_0et.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpi4ofwwpn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917661.5939925,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpi4ofwwpn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4ofwwpn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4ofwwpn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4ofwwpn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4ofwwpn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptut383ni.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912079.3537366,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptut383ni.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptut383ni.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptut383ni.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptut383ni.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptut383ni.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptut383ni.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp14a9p5tq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136771.7412226,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp14a9p5tq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14a9p5tq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14a9p5tq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14a9p5tq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14a9p5tq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp14a9p5tq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp82e8ye3c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954029.0637276,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp82e8ye3c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp82e8ye3c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp82e8ye3c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp82e8ye3c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp82e8ye3c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp82e8ye3c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4lfb37gf.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232175.578443,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp4lfb37gf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4lfb37gf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4lfb37gf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4lfb37gf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4lfb37gf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4lfb37gf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpworuk5ep.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620231808.0095487,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpworuk5ep.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpworuk5ep.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpworuk5ep.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpworuk5ep.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpworuk5ep.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpworuk5ep.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_n_nh4ia.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136653.3369803,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_n_nh4ia.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_n_nh4ia.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_n_nh4ia.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_n_nh4ia.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_n_nh4ia.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_n_nh4ia.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxupcep9c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914631.725122,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxupcep9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxupcep9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxupcep9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxupcep9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxupcep9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxupcep9c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmps_1d4ylx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136778.4052365,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmps_1d4ylx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps_1d4ylx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps_1d4ylx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps_1d4ylx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps_1d4ylx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps_1d4ylx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpaohus7of.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620169491.9880629,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpaohus7of.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaohus7of.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaohus7of.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpuy_9reqh.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234582.967501,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpuy_9reqh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuy_9reqh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuy_9reqh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuy_9reqh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuy_9reqh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuy_9reqh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1ipr_3zu.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620239685.6788614,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1ipr_3zu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ipr_3zu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ipr_3zu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ipr_3zu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ipr_3zu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ipr_3zu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1ipr_3zu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1_ppzbvx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235188.2692814,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1_ppzbvx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1_ppzbvx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1_ppzbvx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1_ppzbvx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1_ppzbvx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1_ppzbvx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp0gr3cxin.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228759.7911553,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp0gr3cxin.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0gr3cxin.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0gr3cxin.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0gr3cxin.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0gr3cxin.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0gr3cxin.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpz8yef8w1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216604.598942,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpz8yef8w1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz8yef8w1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz8yef8w1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmhn6ltw0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954092.4119966,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmhn6ltw0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmhn6ltw0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmhn6ltw0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmhn6ltw0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmhn6ltw0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmhn6ltw0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpc5yk0xgq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230390.1293418,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpc5yk0xgq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc5yk0xgq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc5yk0xgq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc5yk0xgq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc5yk0xgq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc5yk0xgq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpaumzium7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234659.1516542,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpaumzium7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaumzium7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaumzium7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaumzium7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaumzium7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpaumzium7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6ppruoko.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127009.9854307,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6ppruoko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ppruoko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ppruoko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ppruoko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ppruoko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ppruoko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpu09za57m.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917219.4803991,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpu09za57m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu09za57m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu09za57m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6354q43x.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228893.097491,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6354q43x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6354q43x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6354q43x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6354q43x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6354q43x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6354q43x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8arb0knb.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235184.7492638,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8arb0knb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8arb0knb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8arb0knb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8arb0knb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8arb0knb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8arb0knb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4sbllcl3.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232170.0944304,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp4sbllcl3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4sbllcl3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4sbllcl3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4sbllcl3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4sbllcl3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4sbllcl3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2sgfxfme.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216617.9909797,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2sgfxfme.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2sgfxfme.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2sgfxfme.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpeix08z7n.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127151.5616348,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpeix08z7n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeix08z7n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeix08z7n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeix08z7n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeix08z7n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeix08z7n.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2u11t0q4.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953814.4388506,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2u11t0q4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2u11t0q4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2u11t0q4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2u11t0q4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2u11t0q4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2u11t0q4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpokg0d3js.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234666.7916696,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpokg0d3js.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpokg0d3js.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpokg0d3js.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpokg0d3js.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpokg0d3js.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpokg0d3js.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "not_in_project",
       "case_sensitive": true,
       "__class__": "Identifier"
      },
      "locations": [
       [
        439,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "not_in_project",
     "case_sensitive": true,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/tmp/tmpte65lc65.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127175.2616694,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpte65lc65.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpte65lc65.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpte65lc65.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpte65lc65.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpte65lc65.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpte65lc65.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmm4o173_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230385.5133398,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmm4o173_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmm4o173_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmm4o173_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmm4o173_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmm4o173_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmm4o173_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptw6d7pga.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914630.1531205,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptw6d7pga.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptw6d7pga.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptw6d7pga.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptw6d7pga.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptw6d7pga.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptw6d7pga.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpofvg6kf6.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234851.1480396,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpofvg6kf6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpofvg6kf6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpofvg6kf6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpofvg6kf6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpofvg6kf6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpofvg6kf6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa1xrbqb2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136897.5254865,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa1xrbqb2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1xrbqb2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1xrbqb2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1xrbqb2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1xrbqb2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1xrbqb2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpv23lhs6o.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990940.9420874,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpv23lhs6o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv23lhs6o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv23lhs6o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv23lhs6o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv23lhs6o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv23lhs6o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpcfjrln3r.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216680.6751504,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpcfjrln3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcfjrln3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcfjrln3r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4450383,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyyfogugd.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916235.2945738,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyyfogugd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyyfogugd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyyfogugd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyyfogugd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyyfogugd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyyfogugd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_2_b343x.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136654.684983,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_2_b343x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_2_b343x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_2_b343x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_2_b343x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_2_b343x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_2_b343x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7y2w771g.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136846.8613796,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7y2w771g.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7y2w771g.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7y2w771g.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7y2w771g.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7y2w771g.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7y2w771g.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp3dgzeykr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914619.5771115,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp3dgzeykr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3dgzeykr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3dgzeykr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3dgzeykr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3dgzeykr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3dgzeykr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpp02ri3bw.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216658.5830913,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpp02ri3bw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp02ri3bw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp02ri3bw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpfgzkbk59.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230426.9493585,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpfgzkbk59.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfgzkbk59.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfgzkbk59.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfgzkbk59.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfgzkbk59.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpfgzkbk59.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp3cmv_07i.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954070.711906,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp3cmv_07i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3cmv_07i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3cmv_07i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3cmv_07i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3cmv_07i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3cmv_07i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpevj65wps.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620126995.5094104,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpevj65wps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevj65wps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevj65wps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevj65wps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevj65wps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpevj65wps.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptktiov99.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914314.3848562,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptktiov99.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptktiov99.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptktiov99.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptktiov99.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptktiov99.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptktiov99.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpof1z3cgi.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232157.5544019,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpof1z3cgi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpof1z3cgi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpof1z3cgi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpof1z3cgi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpof1z3cgi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpof1z3cgi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgwm1vp3x.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620231951.1379128,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgwm1vp3x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwm1vp3x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwm1vp3x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwm1vp3x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwm1vp3x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgwm1vp3x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpb88s43hq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232163.1344147,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpb88s43hq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb88s43hq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb88s43hq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb88s43hq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb88s43hq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb88s43hq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpeiq0frfe.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234621.1235778,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpeiq0frfe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeiq0frfe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeiq0frfe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeiq0frfe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeiq0frfe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeiq0frfe.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphq5xckdh.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127208.9377189,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphq5xckdh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphq5xckdh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphq5xckdh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphq5xckdh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphq5xckdh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphq5xckdh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpq92abh1s.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234687.6917114,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpq92abh1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq92abh1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq92abh1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq92abh1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq92abh1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq92abh1s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqa3bhfig.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917422.7491627,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqa3bhfig.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqa3bhfig.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqa3bhfig.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqa3bhfig.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqa3bhfig.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpi19var1u.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228752.7392359,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpi19var1u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi19var1u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi19var1u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi19var1u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi19var1u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi19var1u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmpmx1d_t.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915801.5861464,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmpmx1d_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmpmx1d_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmpmx1d_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmpmx1d_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmpmx1d_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmpmx1d_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmpmx1d_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmps785w7hs.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915584.577954,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmps785w7hs.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps785w7hs.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps785w7hs.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps785w7hs.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps785w7hs.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps785w7hs.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmps785w7hs.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp0xf7h18i.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127168.85366,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp0xf7h18i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0xf7h18i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0xf7h18i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0xf7h18i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0xf7h18i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp0xf7h18i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppuij8wb3.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127174.1256678,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppuij8wb3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppuij8wb3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppuij8wb3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppuij8wb3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppuij8wb3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppuij8wb3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpd9hc8r6p.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914954.1694,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpd9hc8r6p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd9hc8r6p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd9hc8r6p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd9hc8r6p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd9hc8r6p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd9hc8r6p.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp64g1teu0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235153.557103,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp64g1teu0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp64g1teu0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp64g1teu0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp64g1teu0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp64g1teu0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp64g1teu0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyt6uz22i.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620172402.979793,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyt6uz22i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyt6uz22i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyt6uz22i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp3t6jfx_7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127116.9895844,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp3t6jfx_7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3t6jfx_7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3t6jfx_7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3t6jfx_7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3t6jfx_7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3t6jfx_7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdma2z0sf.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136817.3013175,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdma2z0sf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdma2z0sf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdma2z0sf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdma2z0sf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdma2z0sf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdma2z0sf.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpeh0e2z0a.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216660.9390976,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpeh0e2z0a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeh0e2z0a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeh0e2z0a.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphu_azttq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230422.6813564,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphu_azttq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphu_azttq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphu_azttq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphu_azttq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphu_azttq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphu_azttq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmj_1h9y8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912475.368522,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmj_1h9y8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmj_1h9y8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmj_1h9y8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmj_1h9y8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmj_1h9y8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmj_1h9y8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp75o9ij1z.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127207.3937168,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp75o9ij1z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp75o9ij1z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp75o9ij1z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp75o9ij1z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp75o9ij1z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp75o9ij1z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpcwmq4k8j.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620167041.8913567,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpcwmq4k8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcwmq4k8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcwmq4k8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcwmq4k8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcwmq4k8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcwmq4k8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcwmq4k8j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpr5bhiu3_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235190.4452925,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpr5bhiu3_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr5bhiu3_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr5bhiu3_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr5bhiu3_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr5bhiu3_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr5bhiu3_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpf0oumwct.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228751.1392303,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpf0oumwct.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf0oumwct.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf0oumwct.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf0oumwct.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf0oumwct.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf0oumwct.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyhet512k.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914707.3371866,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyhet512k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyhet512k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyhet512k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyhet512k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyhet512k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyhet512k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7cc2317l.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216598.8389258,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7cc2317l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7cc2317l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7cc2317l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1xds63_t.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912519.3524506,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1xds63_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1xds63_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1xds63_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1xds63_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1xds63_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1xds63_t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppp06a315.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916004.9239473,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppp06a315.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppp06a315.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppp06a315.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppp06a315.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppp06a315.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppp06a315.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpwp5zgcur.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127120.7135897,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpwp5zgcur.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwp5zgcur.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwp5zgcur.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwp5zgcur.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwp5zgcur.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwp5zgcur.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2025obqr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917347.352887,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2025obqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2025obqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2025obqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2025obqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2025obqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp372sse68.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232137.4583557,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp372sse68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp372sse68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp372sse68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp372sse68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp372sse68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp372sse68.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6l9n92ff.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232150.8463864,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6l9n92ff.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6l9n92ff.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6l9n92ff.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6l9n92ff.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6l9n92ff.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6l9n92ff.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyx_3_ljg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234701.5197394,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyx_3_ljg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyx_3_ljg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyx_3_ljg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyx_3_ljg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyx_3_ljg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyx_3_ljg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpjcfx7uv7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912691.5402524,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpjcfx7uv7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjcfx7uv7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjcfx7uv7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjcfx7uv7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjcfx7uv7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjcfx7uv7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphc4y_vkk.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953737.4626806,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphc4y_vkk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphc4y_vkk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphc4y_vkk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphc4y_vkk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphc4y_vkk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphc4y_vkk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkiagnhsw.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917278.816629,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkiagnhsw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiagnhsw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiagnhsw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiagnhsw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkiagnhsw.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpuyabjaxl.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216609.2309551,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpuyabjaxl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuyabjaxl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuyabjaxl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4450383,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "math_real",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "textio",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        20,
        4
       ],
       [
        714,
        14
       ],
       [
        710,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        148,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "IEEE",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpk4ispnhi.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232173.2584376,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpk4ispnhi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4ispnhi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4ispnhi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4ispnhi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4ispnhi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk4ispnhi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpst4llt64.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228757.5391877,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpst4llt64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpst4llt64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpst4llt64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpst4llt64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpst4llt64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpst4llt64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkzwkwm4e.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234562.3954597,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkzwkwm4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkzwkwm4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkzwkwm4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkzwkwm4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkzwkwm4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkzwkwm4e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpy37jjweo.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917038.5516534,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpy37jjweo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy37jjweo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy37jjweo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy37jjweo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy37jjweo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy37jjweo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpjx7bgwsi.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917268.2245884,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpjx7bgwsi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjx7bgwsi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjx7bgwsi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1619886427.9479845,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vhdmmio_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmplao49vq7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917304.2647257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmplao49vq7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplao49vq7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplao49vq7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplao49vq7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplao49vq7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptv48ez0r.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136787.8892562,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptv48ez0r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv48ez0r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv48ez0r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv48ez0r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv48ez0r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptv48ez0r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmplin2_ec0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914555.9730575,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmplin2_ec0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplin2_ec0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplin2_ec0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplin2_ec0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplin2_ec0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplin2_ec0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8clk5nad.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216572.8188508,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8clk5nad.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8clk5nad.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8clk5nad.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp20qkrne1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216608.438953,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp20qkrne1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp20qkrne1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp20qkrne1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp5ed0wk26.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136608.1368895,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp5ed0wk26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ed0wk26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ed0wk26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ed0wk26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ed0wk26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ed0wk26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpm82ri7ac.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232041.7301319,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpm82ri7ac.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm82ri7ac.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm82ri7ac.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm82ri7ac.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm82ri7ac.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm82ri7ac.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpw5yj42j_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216618.8509822,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpw5yj42j_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw5yj42j_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw5yj42j_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpim6cg_0m.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216576.3908613,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpim6cg_0m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpim6cg_0m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpim6cg_0m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7cqkzo21.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917662.8419967,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7cqkzo21.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7cqkzo21.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7cqkzo21.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7cqkzo21.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7cqkzo21.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbdw53n8x.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235145.39706,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpbdw53n8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbdw53n8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbdw53n8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbdw53n8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbdw53n8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbdw53n8x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpi6_fr8gr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953767.034746,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpi6_fr8gr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi6_fr8gr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi6_fr8gr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi6_fr8gr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi6_fr8gr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi6_fr8gr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa1f6oirn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620131425.0971282,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa1f6oirn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1f6oirn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1f6oirn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1f6oirn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1f6oirn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa1f6oirn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpzw82_h_z.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230361.6973302,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpzw82_h_z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzw82_h_z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzw82_h_z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzw82_h_z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzw82_h_z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzw82_h_z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp15rqna_8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914477.8049917,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp15rqna_8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp15rqna_8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp15rqna_8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp15rqna_8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp15rqna_8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp15rqna_8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpko9jr7jk.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620172400.5277963,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpko9jr7jk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpko9jr7jk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpko9jr7jk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyb9r0_a7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917380.2650082,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyb9r0_a7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyb9r0_a7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyb9r0_a7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyb9r0_a7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyb9r0_a7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpm3jta167.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912697.2322478,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpm3jta167.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm3jta167.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm3jta167.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm3jta167.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm3jta167.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm3jta167.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpf_u__fi2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912440.5405855,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpf_u__fi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf_u__fi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf_u__fi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf_u__fi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf_u__fi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf_u__fi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpty3cvsxj.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230370.3453336,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpty3cvsxj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpty3cvsxj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpty3cvsxj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpty3cvsxj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpty3cvsxj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpty3cvsxj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpe45wxq7s.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620172838.8036797,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpe45wxq7s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe45wxq7s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe45wxq7s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe45wxq7s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe45wxq7s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe45wxq7s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpekxh5f9i.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620231916.137826,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpekxh5f9i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpekxh5f9i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpekxh5f9i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpekxh5f9i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpekxh5f9i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpekxh5f9i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvn91i6nu.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228583.218643,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvn91i6nu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvn91i6nu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvn91i6nu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvn91i6nu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvn91i6nu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvn91i6nu.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppwcofjo_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620239680.1028595,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppwcofjo_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppwcofjo_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppwcofjo_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppwcofjo_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppwcofjo_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppwcofjo_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppwcofjo_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpk83phz2u.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954071.5639095,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpk83phz2u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk83phz2u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk83phz2u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk83phz2u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk83phz2u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk83phz2u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpcge_dto0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136614.028901,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpcge_dto0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcge_dto0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcge_dto0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcge_dto0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcge_dto0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpcge_dto0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpco2tker3.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127113.213579,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpco2tker3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco2tker3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco2tker3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco2tker3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco2tker3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpco2tker3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrow/Arrow_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrow/Arrow_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrow/Arrow_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpiq4he_pg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230424.4693573,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpiq4he_pg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiq4he_pg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiq4he_pg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiq4he_pg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiq4he_pg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiq4he_pg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4mk44en1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127119.0215874,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp4mk44en1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4mk44en1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4mk44en1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4mk44en1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4mk44en1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4mk44en1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpl1bu1vmm.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234647.591631,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpl1bu1vmm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl1bu1vmm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl1bu1vmm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl1bu1vmm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl1bu1vmm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl1bu1vmm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpzblllrbn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914950.973397,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpzblllrbn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzblllrbn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzblllrbn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzblllrbn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzblllrbn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzblllrbn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_p91sj9j.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216589.2508984,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_p91sj9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_p91sj9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_p91sj9j.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpr78ihspx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136831.837348,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpr78ihspx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr78ihspx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr78ihspx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr78ihspx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr78ihspx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr78ihspx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp69kz58jt.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620172401.7997947,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp69kz58jt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp69kz58jt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp69kz58jt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpeqt6zbjo.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232163.8264163,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpeqt6zbjo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeqt6zbjo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeqt6zbjo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeqt6zbjo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeqt6zbjo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeqt6zbjo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_ho47zsp.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914538.9770432,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_ho47zsp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_ho47zsp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_ho47zsp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_ho47zsp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_ho47zsp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_ho47zsp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp5ug9wy3z.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914629.1251197,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp5ug9wy3z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ug9wy3z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ug9wy3z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ug9wy3z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ug9wy3z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5ug9wy3z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyw0qn9xa.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917340.932863,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyw0qn9xa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyw0qn9xa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyw0qn9xa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyw0qn9xa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyw0qn9xa.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp21o4wsjt.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228596.4986894,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp21o4wsjt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp21o4wsjt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp21o4wsjt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp21o4wsjt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp21o4wsjt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp21o4wsjt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp5cx8kfko.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990954.442097,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp5cx8kfko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5cx8kfko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5cx8kfko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5cx8kfko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5cx8kfko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5cx8kfko.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmprxrgpgui.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127155.5736406,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmprxrgpgui.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprxrgpgui.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprxrgpgui.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprxrgpgui.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprxrgpgui.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprxrgpgui.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp5y59ncw7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620215071.696097,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp5y59ncw7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5y59ncw7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5y59ncw7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5y59ncw7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5y59ncw7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp5y59ncw7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp659tiqh2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914441.6049614,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp659tiqh2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp659tiqh2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp659tiqh2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp659tiqh2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp659tiqh2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp659tiqh2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpiww8om3v.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914449.9729683,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpiww8om3v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiww8om3v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiww8om3v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiww8om3v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiww8om3v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpiww8om3v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxe2ft6ld.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914282.24083,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxe2ft6ld.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxe2ft6ld.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxe2ft6ld.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxe2ft6ld.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxe2ft6ld.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxe2ft6ld.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyjtykn_r.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914480.528994,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyjtykn_r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyjtykn_r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyjtykn_r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyjtykn_r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyjtykn_r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyjtykn_r.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpss5uv58_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990938.4700856,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpss5uv58_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpss5uv58_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpss5uv58_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpss5uv58_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpss5uv58_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpss5uv58_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmphcygxv3t.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136821.321326,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmphcygxv3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphcygxv3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphcygxv3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphcygxv3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphcygxv3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmphcygxv3t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpix3w7w67.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912478.728516,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpix3w7w67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpix3w7w67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpix3w7w67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpix3w7w67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpix3w7w67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpix3w7w67.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9j_qymh7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234687.1477103,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9j_qymh7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9j_qymh7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9j_qymh7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9j_qymh7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9j_qymh7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9j_qymh7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqjuf9y4w.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620175695.7339187,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqjuf9y4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqjuf9y4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqjuf9y4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqjuf9y4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqjuf9y4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqjuf9y4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8nbwwjky.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136643.748961,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8nbwwjky.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8nbwwjky.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8nbwwjky.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8nbwwjky.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8nbwwjky.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8nbwwjky.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpo1lc513x.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234847.1720316,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpo1lc513x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo1lc513x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo1lc513x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo1lc513x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo1lc513x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo1lc513x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmmfu01ye.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990698.597922,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmmfu01ye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmfu01ye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmfu01ye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmfu01ye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmfu01ye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmmfu01ye.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6ijw_gdr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235287.777761,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6ijw_gdr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ijw_gdr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ijw_gdr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ijw_gdr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ijw_gdr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6ijw_gdr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvxivwvc9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136839.5533643,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvxivwvc9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvxivwvc9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvxivwvc9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvxivwvc9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvxivwvc9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvxivwvc9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/vhdmmio_pkg.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4450383,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/vhdmmio_pkg.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppnb8qual.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127015.4214385,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppnb8qual.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppnb8qual.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppnb8qual.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppnb8qual.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppnb8qual.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppnb8qual.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppj7xkbut.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620169490.62006,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppj7xkbut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppj7xkbut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppj7xkbut.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppd1h3hww.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234654.3996446,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppd1h3hww.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppd1h3hww.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppd1h3hww.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppd1h3hww.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppd1h3hww.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppd1h3hww.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmph7f5if_l.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620137048.4498093,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmph7f5if_l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7f5if_l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7f5if_l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7f5if_l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7f5if_l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7f5if_l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdhdajapq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234646.715629,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdhdajapq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdhdajapq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdhdajapq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdhdajapq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdhdajapq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdhdajapq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpi3l1x4oq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917030.6076188,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpi3l1x4oq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi3l1x4oq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi3l1x4oq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi3l1x4oq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi3l1x4oq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi3l1x4oq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619917129.7600386,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": [],
    "library": {
     "name": "not_in_project",
     "case_sensitive": true,
     "__class__": "Identifier"
    }
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/Buffer_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/Buffer_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/Buffer_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpwmgzlwof.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916031.3202953,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpwmgzlwof.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwmgzlwof.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwmgzlwof.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwmgzlwof.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwmgzlwof.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwmgzlwof.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpsh9bpm_m.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136601.396876,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpsh9bpm_m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsh9bpm_m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsh9bpm_m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsh9bpm_m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsh9bpm_m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsh9bpm_m.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpi4w_ebpv.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232070.6862004,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpi4w_ebpv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4w_ebpv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4w_ebpv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4w_ebpv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4w_ebpv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpi4w_ebpv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1o7pmmuq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915807.2821515,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1o7pmmuq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1o7pmmuq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1o7pmmuq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1o7pmmuq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1o7pmmuq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1o7pmmuq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1o7pmmuq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp47iqmui0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620175705.2899425,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp47iqmui0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47iqmui0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47iqmui0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47iqmui0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47iqmui0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47iqmui0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbedzfmev.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232043.482136,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpbedzfmev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbedzfmev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbedzfmev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbedzfmev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbedzfmev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbedzfmev.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdp02rb2k.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216558.198808,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdp02rb2k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdp02rb2k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdp02rb2k.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpj35apq6x.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234872.7680829,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpj35apq6x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35apq6x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35apq6x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35apq6x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35apq6x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35apq6x.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpy27j_o8u.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620250051.1004126,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpy27j_o8u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy27j_o8u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpy27j_o8u.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8uixxx9s.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914422.5049455,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8uixxx9s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8uixxx9s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8uixxx9s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8uixxx9s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8uixxx9s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8uixxx9s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpjnzrvi7_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234728.9757943,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpjnzrvi7_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjnzrvi7_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjnzrvi7_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjnzrvi7_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjnzrvi7_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpjnzrvi7_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpf30zh4lp.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620131422.0171235,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpf30zh4lp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf30zh4lp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf30zh4lp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf30zh4lp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf30zh4lp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpf30zh4lp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpns75drci.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620169487.1640527,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpns75drci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpns75drci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpns75drci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpuxz3l_er.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232159.8944073,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpuxz3l_er.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuxz3l_er.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuxz3l_er.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuxz3l_er.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuxz3l_er.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuxz3l_er.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7e0f8azt.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915925.082805,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7e0f8azt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7e0f8azt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7e0f8azt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7e0f8azt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7e0f8azt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7e0f8azt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpexidiqv9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916218.1784067,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpexidiqv9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpexidiqv9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpexidiqv9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpexidiqv9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpexidiqv9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpexidiqv9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpg1ow4x8c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136740.413158,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpg1ow4x8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg1ow4x8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg1ow4x8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg1ow4x8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg1ow4x8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg1ow4x8c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpysdidtm_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953790.650798,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpysdidtm_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpysdidtm_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpysdidtm_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpysdidtm_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpysdidtm_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpysdidtm_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp3_7zue75.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136837.2453594,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp3_7zue75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3_7zue75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3_7zue75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3_7zue75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3_7zue75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp3_7zue75.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1fw3r4ln.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234869.4640763,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1fw3r4ln.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fw3r4ln.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fw3r4ln.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fw3r4ln.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fw3r4ln.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1fw3r4ln.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmplx4uerod.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216524.0707057,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmplx4uerod.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplx4uerod.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplx4uerod.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpsg5srpg_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912515.0084574,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpsg5srpg_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsg5srpg_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsg5srpg_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsg5srpg_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsg5srpg_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsg5srpg_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
     "__class__": "Path"
    },
    "mtime": 1619914839.8253007,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        12,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4330382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdkrctvd3.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216580.8308742,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdkrctvd3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdkrctvd3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdkrctvd3.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpe5npzdte.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914628.241119,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpe5npzdte.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5npzdte.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5npzdte.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5npzdte.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5npzdte.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpe5npzdte.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqeia2s4i.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915924.2867928,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqeia2s4i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqeia2s4i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqeia2s4i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqeia2s4i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqeia2s4i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqeia2s4i.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpejq9f_j7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915915.0146506,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpejq9f_j7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpejq9f_j7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpejq9f_j7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpejq9f_j7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpejq9f_j7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpejq9f_j7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpuo2fec7w.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234582.015499,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpuo2fec7w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuo2fec7w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuo2fec7w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuo2fec7w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuo2fec7w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpuo2fec7w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpc70kqsbq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136706.1370876,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpc70kqsbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc70kqsbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc70kqsbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc70kqsbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc70kqsbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc70kqsbq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpwqlusd1b.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136763.8132062,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpwqlusd1b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwqlusd1b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwqlusd1b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwqlusd1b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwqlusd1b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwqlusd1b.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
     "__class__": "Path"
    },
    "mtime": 1620131388.7210736,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp7dv691wl.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232182.2384582,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp7dv691wl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dv691wl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dv691wl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dv691wl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dv691wl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp7dv691wl.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp19xk9yp9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914348.5408843,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp19xk9yp9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp19xk9yp9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp19xk9yp9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp19xk9yp9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp19xk9yp9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp19xk9yp9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpb3cz3knd.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916758.0423062,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpb3cz3knd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb3cz3knd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb3cz3knd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmplz9c0oov.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228597.0266912,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmplz9c0oov.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplz9c0oov.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplz9c0oov.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplz9c0oov.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplz9c0oov.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplz9c0oov.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmprumrp6hy.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916192.5861497,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmprumrp6hy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprumrp6hy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprumrp6hy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprumrp6hy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprumrp6hy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmprumrp6hy.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpn9x4szok.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954094.5800056,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpn9x4szok.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn9x4szok.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn9x4szok.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn9x4szok.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn9x4szok.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn9x4szok.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxl_a98ua.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216590.3509016,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxl_a98ua.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxl_a98ua.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxl_a98ua.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpn22lwykc.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990942.6100886,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpn22lwykc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn22lwykc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn22lwykc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn22lwykc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn22lwykc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpn22lwykc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppx3z1969.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136748.749175,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppx3z1969.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppx3z1969.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppx3z1969.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppx3z1969.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppx3z1969.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppx3z1969.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8n4k_pu4.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620172399.931797,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8n4k_pu4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8n4k_pu4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8n4k_pu4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp08iy5xck.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620231923.8298452,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp08iy5xck.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp08iy5xck.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp08iy5xck.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp08iy5xck.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp08iy5xck.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp08iy5xck.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp71vuiih4.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620236689.634216,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp71vuiih4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71vuiih4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71vuiih4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71vuiih4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71vuiih4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp71vuiih4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpt51y0d24.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914537.661042,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpt51y0d24.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt51y0d24.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt51y0d24.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt51y0d24.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt51y0d24.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt51y0d24.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbl2kgqx_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912497.3924851,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpbl2kgqx_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbl2kgqx_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbl2kgqx_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbl2kgqx_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbl2kgqx_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbl2kgqx_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpa2gjuz7l.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914421.7289448,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpa2gjuz7l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa2gjuz7l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa2gjuz7l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa2gjuz7l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa2gjuz7l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpa2gjuz7l.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmph7vbrted.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916009.6160102,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmph7vbrted.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7vbrted.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7vbrted.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7vbrted.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7vbrted.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph7vbrted.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpg0pup8ym.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230387.9373407,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpg0pup8ym.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg0pup8ym.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg0pup8ym.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg0pup8ym.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg0pup8ym.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpg0pup8ym.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpxg_hpbi2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228876.9656682,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpxg_hpbi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxg_hpbi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxg_hpbi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxg_hpbi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxg_hpbi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpxg_hpbi2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpc8eqyz5t.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234688.7397137,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpc8eqyz5t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc8eqyz5t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc8eqyz5t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc8eqyz5t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc8eqyz5t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpc8eqyz5t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9f2mik78.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953821.5188663,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9f2mik78.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9f2mik78.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9f2mik78.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9f2mik78.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9f2mik78.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9f2mik78.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp95hk4qvk.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914839.7933006,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp95hk4qvk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp95hk4qvk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp95hk4qvk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp95hk4qvk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp95hk4qvk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp95hk4qvk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        12,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp95hk4qvk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6hkj1kay.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235164.51716,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6hkj1kay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6hkj1kay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6hkj1kay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6hkj1kay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6hkj1kay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6hkj1kay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpv8a3kwag.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915808.1541522,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpv8a3kwag.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv8a3kwag.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv8a3kwag.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv8a3kwag.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv8a3kwag.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv8a3kwag.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv8a3kwag.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyqzf6_2s.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136856.8534005,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyqzf6_2s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyqzf6_2s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyqzf6_2s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyqzf6_2s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyqzf6_2s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyqzf6_2s.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpncmj5wbm.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235276.6897097,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpncmj5wbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpncmj5wbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpncmj5wbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpncmj5wbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpncmj5wbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpncmj5wbm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpm8gmq4hr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232168.2504263,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpm8gmq4hr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm8gmq4hr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm8gmq4hr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm8gmq4hr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm8gmq4hr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpm8gmq4hr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpu2her6zo.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228813.782424,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpu2her6zo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu2her6zo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu2her6zo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu2her6zo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu2her6zo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpu2her6zo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpczzatfx2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619916010.9720283,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpczzatfx2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpczzatfx2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpczzatfx2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpczzatfx2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpczzatfx2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpczzatfx2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpeog40_d_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917521.9215143,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpeog40_d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeog40_d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeog40_d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeog40_d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeog40_d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpre_x6g5v.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232184.5224633,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpre_x6g5v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpre_x6g5v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpre_x6g5v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpre_x6g5v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpre_x6g5v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpre_x6g5v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpsveghxm7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917518.8735037,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpsveghxm7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsveghxm7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsveghxm7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsveghxm7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpsveghxm7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp_lqce_m2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953824.986874,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp_lqce_m2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_lqce_m2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_lqce_m2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_lqce_m2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_lqce_m2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp_lqce_m2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgzthl3v6.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234857.1280515,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgzthl3v6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgzthl3v6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgzthl3v6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgzthl3v6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgzthl3v6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgzthl3v6.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp26rux1j4.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914468.0289836,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp26rux1j4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp26rux1j4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp26rux1j4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp26rux1j4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp26rux1j4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp26rux1j4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmply2vwnbb.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912504.5684736,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmply2vwnbb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmply2vwnbb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmply2vwnbb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmply2vwnbb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmply2vwnbb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmply2vwnbb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpt9cjej9h.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620235272.013688,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpt9cjej9h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt9cjej9h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt9cjej9h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt9cjej9h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt9cjej9h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpt9cjej9h.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmptavhbxnx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912717.408232,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmptavhbxnx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptavhbxnx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptavhbxnx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptavhbxnx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptavhbxnx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmptavhbxnx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpw8c1z1de.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917553.489624,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpw8c1z1de.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw8c1z1de.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw8c1z1de.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw8c1z1de.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpw8c1z1de.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpadpmljtj.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232052.1901567,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpadpmljtj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpadpmljtj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpadpmljtj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpadpmljtj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpadpmljtj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpadpmljtj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
     "__class__": "Path"
    },
    "mtime": 1619915626.0179908,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "mmio_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkr_x50f5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234628.4875925,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkr_x50f5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkr_x50f5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkr_x50f5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkr_x50f5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkr_x50f5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkr_x50f5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdo27l2d_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912627.3323128,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdo27l2d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdo27l2d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdo27l2d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdo27l2d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdo27l2d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdo27l2d_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpj35uvy4c.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620229071.3398957,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpj35uvy4c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35uvy4c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35uvy4c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35uvy4c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35uvy4c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj35uvy4c.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmperw5n5c5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230398.2573452,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmperw5n5c5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmperw5n5c5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmperw5n5c5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmperw5n5c5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmperw5n5c5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmperw5n5c5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1e_sa5y4.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917489.641401,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1e_sa5y4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1e_sa5y4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1e_sa5y4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1e_sa5y4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1e_sa5y4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpibhhdsjk.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234871.3800802,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpibhhdsjk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpibhhdsjk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpibhhdsjk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpibhhdsjk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpibhhdsjk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpibhhdsjk.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpk9_bw2mj.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912690.1602535,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpk9_bw2mj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk9_bw2mj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk9_bw2mj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk9_bw2mj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk9_bw2mj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk9_bw2mj.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6m64uc6d.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914284.708832,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6m64uc6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6m64uc6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6m64uc6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6m64uc6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6m64uc6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6m64uc6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp16i6_ygq.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232066.6541908,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp16i6_ygq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp16i6_ygq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp16i6_ygq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp16i6_ygq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp16i6_ygq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp16i6_ygq.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Interconnect_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilConv_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpnj7totqr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620230365.0213315,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpnj7totqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnj7totqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnj7totqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnj7totqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnj7totqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpnj7totqr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilMisc_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmplty_u4du.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953935.1553042,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmplty_u4du.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplty_u4du.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplty_u4du.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplty_u4du.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplty_u4du.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplty_u4du.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmplty_u4du.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvq17ciay.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252711.2583368,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvq17ciay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvq17ciay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvq17ciay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvq17ciay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvq17ciay.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp47hc062v.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912500.0884807,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp47hc062v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47hc062v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47hc062v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47hc062v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47hc062v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp47hc062v.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4450383,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        49,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpppiu3oas.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234839.864017,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpppiu3oas.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpppiu3oas.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpppiu3oas.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpppiu3oas.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpppiu3oas.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpppiu3oas.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppdapqwy0.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620137046.1418042,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppdapqwy0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppdapqwy0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppdapqwy0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppdapqwy0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppdapqwy0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppdapqwy0.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpr31z47o7.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136847.7493813,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpr31z47o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr31z47o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr31z47o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr31z47o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr31z47o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpr31z47o7.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9oya5pci.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914805.2452707,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9oya5pci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9oya5pci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9oya5pci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9oya5pci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9oya5pci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9oya5pci.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8j76b2m5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917039.7996588,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8j76b2m5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8j76b2m5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8j76b2m5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8j76b2m5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8j76b2m5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8j76b2m5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpta71abjc.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232162.2584126,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpta71abjc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpta71abjc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpta71abjc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpta71abjc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpta71abjc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpta71abjc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9y4ngn_e.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234568.003471,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9y4ngn_e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9y4ngn_e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9y4ngn_e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9y4ngn_e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9y4ngn_e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9y4ngn_e.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp4evb0ssb.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232038.6221244,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp4evb0ssb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4evb0ssb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4evb0ssb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4evb0ssb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4evb0ssb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp4evb0ssb.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpwssr7xyv.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914346.8608828,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpwssr7xyv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwssr7xyv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwssr7xyv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwssr7xyv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwssr7xyv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpwssr7xyv.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpidxr7kk1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912684.6082582,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpidxr7kk1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpidxr7kk1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpidxr7kk1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpidxr7kk1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpidxr7kk1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpidxr7kk1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpol08yc7z.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252717.162343,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpol08yc7z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpol08yc7z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpol08yc7z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpol08yc7z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpol08yc7z.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9pnm9nxp.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917190.9042861,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9pnm9nxp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pnm9nxp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pnm9nxp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pnm9nxp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pnm9nxp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmph786eurm.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917795.186435,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmph786eurm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph786eurm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmph786eurm.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpd99rex64.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127134.7696102,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpd99rex64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd99rex64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd99rex64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd99rex64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd99rex64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpd99rex64.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpve8b3kbt.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912513.0324605,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpve8b3kbt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpve8b3kbt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpve8b3kbt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpve8b3kbt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpve8b3kbt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpve8b3kbt.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpk2074c4w.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912710.808237,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpk2074c4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk2074c4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk2074c4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk2074c4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk2074c4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpk2074c4w.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpv3b_5dvr.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912502.492477,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpv3b_5dvr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv3b_5dvr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv3b_5dvr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv3b_5dvr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv3b_5dvr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpv3b_5dvr.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpgv_8spry.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917733.3902318,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpgv_8spry.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgv_8spry.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpgv_8spry.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmppmsu_d7d.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914724.7532015,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmppmsu_d7d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppmsu_d7d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppmsu_d7d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppmsu_d7d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppmsu_d7d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmppmsu_d7d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpj83tdzgx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619915917.9466958,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpj83tdzgx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj83tdzgx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj83tdzgx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj83tdzgx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj83tdzgx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj83tdzgx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpl8g610l1.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620252716.3503423,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpl8g610l1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl8g610l1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl8g610l1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl8g610l1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpl8g610l1.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp8ojefsea.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620214768.1554399,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp8ojefsea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8ojefsea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8ojefsea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8ojefsea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8ojefsea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp8ojefsea.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp1yzd6gys.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216662.7271025,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp1yzd6gys.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1yzd6gys.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp1yzd6gys.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpb27adi6d.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228763.3351047,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpb27adi6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb27adi6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb27adi6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb27adi6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb27adi6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpb27adi6d.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9pvw64yg.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620127132.8336074,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9pvw64yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pvw64yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pvw64yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pvw64yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pvw64yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9pvw64yg.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpmxd_eftp.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232079.7662218,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpmxd_eftp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmxd_eftp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmxd_eftp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmxd_eftp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmxd_eftp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpmxd_eftp.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpkyffw3gx.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914424.2529469,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpkyffw3gx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkyffw3gx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkyffw3gx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkyffw3gx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkyffw3gx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpkyffw3gx.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpzqmjthr_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234637.9996116,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpzqmjthr_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqmjthr_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqmjthr_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqmjthr_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqmjthr_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpzqmjthr_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp9_nr_ao8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136862.4054122,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp9_nr_ao8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_nr_ao8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_nr_ao8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_nr_ao8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_nr_ao8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp9_nr_ao8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6du5fdvc.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619953765.758743,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6du5fdvc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6du5fdvc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6du5fdvc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6du5fdvc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6du5fdvc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6du5fdvc.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp6xhkuu29.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234642.555621,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp6xhkuu29.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6xhkuu29.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6xhkuu29.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6xhkuu29.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6xhkuu29.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp6xhkuu29.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbb617wyz.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136860.1814075,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpbb617wyz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbb617wyz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbb617wyz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbb617wyz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbb617wyz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbb617wyz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpp9egnoxo.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234834.816007,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpp9egnoxo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp9egnoxo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp9egnoxo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp9egnoxo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp9egnoxo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpp9egnoxo.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpyx5jxoso.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620172403.8277922,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpyx5jxoso.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyx5jxoso.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpyx5jxoso.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpovcft4al.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917558.5016413,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpovcft4al.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovcft4al.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovcft4al.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovcft4al.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpovcft4al.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp2lgufw26.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620136825.3693345,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp2lgufw26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lgufw26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lgufw26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lgufw26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lgufw26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp2lgufw26.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp70cnm6x8.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619912630.5403094,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp70cnm6x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp70cnm6x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp70cnm6x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp70cnm6x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp70cnm6x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp70cnm6x8.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdlp3tr2t.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619990659.9258971,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdlp3tr2t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdlp3tr2t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdlp3tr2t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdlp3tr2t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdlp3tr2t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdlp3tr2t.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpneh4w5b5.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619954026.6717172,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpneh4w5b5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpneh4w5b5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpneh4w5b5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpneh4w5b5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpneh4w5b5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpneh4w5b5.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
     "__class__": "Path"
    },
    "mtime": 1620252693.6943185,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        26,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpam_kodqz.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914352.8568878,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpam_kodqz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpam_kodqz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpam_kodqz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpam_kodqz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpam_kodqz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpam_kodqz.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpq_bh1syi.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619914599.5330944,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpq_bh1syi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq_bh1syi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq_bh1syi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq_bh1syi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq_bh1syi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpq_bh1syi.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpj2skryis.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620216561.9868193,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpj2skryis.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj2skryis.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpj2skryis.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
     "__class__": "Path"
    },
    "mtime": 1620138360.1568081,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpit2bpmw2.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228743.5952039,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpit2bpmw2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpit2bpmw2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpit2bpmw2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpit2bpmw2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpit2bpmw2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpit2bpmw2.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvzyg227o.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620137056.6098268,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvzyg227o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzyg227o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzyg227o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzyg227o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzyg227o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvzyg227o.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpdbkza2u4.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620231916.8218277,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpdbkza2u4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdbkza2u4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdbkza2u4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdbkza2u4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdbkza2u4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpdbkza2u4.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmp566_vaje.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620167041.1153557,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmp566_vaje.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp566_vaje.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp566_vaje.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp566_vaje.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp566_vaje.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp566_vaje.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmp566_vaje.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4410384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpbhfiv5mn.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620175781.1221302,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpbhfiv5mn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbhfiv5mn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbhfiv5mn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbhfiv5mn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbhfiv5mn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpbhfiv5mn.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpqm5k_q_9.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1619917295.5846927,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpqm5k_q_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqm5k_q_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqm5k_q_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        5,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqm5k_q_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpqm5k_q_9.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "UtilRam_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpo334s0gd.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620232159.1384056,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpo334s0gd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        29,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo334s0gd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo334s0gd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo334s0gd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo334s0gd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpo334s0gd.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        30,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpvbl0uc1_.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620234587.2075095,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpvbl0uc1_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvbl0uc1_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvbl0uc1_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvbl0uc1_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvbl0uc1_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpvbl0uc1_.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpeydyvk49.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620137049.3618112,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpeydyvk49.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeydyvk49.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeydyvk49.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "fixed_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee_proposed",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeydyvk49.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        11,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeydyvk49.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpeydyvk49.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
     "__class__": "Path"
    },
    "mtime": 1619727537.4370382,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfigParse_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        16,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilStr_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        19,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "UtilInt_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        24,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Array_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        22,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "ArrayConfig_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        20,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "Buffer_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        23,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/tmp/tmpz_y108kh.vhd",
     "__class__": "TemporaryPath"
    },
    "mtime": 1620228878.5376506,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/tmp/tmpz_y108kh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "ParallelPatterns_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        8,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_y108kh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_y108kh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_y108kh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "std_logic_misc",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_y108kh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Stream_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        7,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/tmp/tmpz_y108kh.vhd",
       "__class__": "TemporaryPath"
      },
      "name": {
       "name": "Tpch_pkg",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        9,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmp542he9s6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz2dcaqm9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvl3a911r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphd02x2dl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9mfcn228.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnvw5n3fr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfrq1sviy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7xsyqs_a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2vxmw5fq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkui8nyjm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxt_glltm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi2ejsy85.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4c_pllrm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdrxk9w4t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppvamneuw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa7g5b390.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1enccxij.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6v_e9toy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8saweq5d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp459qo_8m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcr379x6b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyeuo_vd_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpew1a_gc9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5kttw8mr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6qks4b73.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkzdqkay4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp17ls783j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplqcqns6g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsfvhpsci.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn5zm3c_o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz6lqqmke.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe8i907e1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxqheorbq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpksazgazf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbvtw8ezs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbm7kpam6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvgvftfey.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpucy202ps.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1f_zv_eu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp36trqlj5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpayjk8irn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprmoz8341.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp14uac03k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0umam5a8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn68mwyy7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7780p3v_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe2eq7ceo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpopae2xmq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptc8o0rf5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppafq64s_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcujr0vm6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmx5rd9bq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn374t37f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfymio684.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbwk94s69.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgc8b4x5o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmparse77yf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcz644cwg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjlq77ald.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy7c_k_v0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkwlodgmf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz5yo9g8_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7sy_4xpz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmyq8g5n2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa9_kmgxz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3vu01fy5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_dj99q9i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8q8wyp0c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnxy3_c3d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvota7__r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvl83hfxg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp80otn3p0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphs_z3eil.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdppxhvj5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxt0re9s5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvt9jc5v2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0obqmwv2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvzli_moj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppzc2w9m5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp93ll_f3c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprm4wz6ts.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcs8k72sy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp__5o_4t_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoocsrba1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpykth3urt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsfo_nsbu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptuxea41p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcsec0t0d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpldy7huiy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk_dknyn6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps6fdt3xr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphjt9r2py.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdadr2z93.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxrocgdlo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3v66bcf2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxik1isxb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj8rzvuj_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1ed02vl5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplvmi4i69.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkhp5hjk7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe5z2m5pw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxkx97z57.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpucqiatf1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp50cmjuha.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyomxa3e5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy9hi8xoz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq9k4jzws.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpymwfk10a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsv9anf4z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmlkfjhnr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaekx7jmv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuvbglsia.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdb_h40df.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpday_5pmg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9dyojact.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi18ctzs3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp56_cig_9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwrxro1zq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1q2ly48n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxnialc1t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp109dv2rx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp95j4ui26.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphv92_5lz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp66k64b4a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq24b2898.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvqq6v9n0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_93t89a3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw7h5iur2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmputdhwk_s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2fjvvhj1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpye8a2kpq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw0zra6rc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjgiz71jp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9qzuxcd8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwo3372zs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzo_docm5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxeim_0jk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp78o0hf99.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoke12_hy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4y7advsg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpawj3x0h3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpex96mhmp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwkx9951u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph9bx_0et.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_n_nh4ia.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz8e51kcp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsu1apgg8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsz5ywpar.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp6c4bwlz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaumzium7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6ux2q007.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu09za57m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsubxx_0o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8arb0knb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphqwlqq1z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4sbllcl3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeix08z7n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpokg0d3js.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnr8yycja.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp98u2togn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgyi2jeg5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1ms_dzwv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm3r8pbjc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm9moar8x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkc3vju4r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0rcr3jfn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_2_b343x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6mvvhv18.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7y2w771g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp02ri3bw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3cmv_07i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp76pv2cg3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsw9saxra.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6w4tnral.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeiq0frfe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphq5xckdh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq92abh1s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmh6pcldn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8qxijr9n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0xf7h18i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppuij8wb3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn5xf2ojq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3t6jfx_7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa8ordg66.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaf_pg4xc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi2o5jz5l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbjlie7i6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppqsl7vhd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr5jch1a3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1dkilrbp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwp5zgcur.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6mis3u1o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6l9n92ff.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfz_32jb2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd2eb5umi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3g9c93gl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmuc35pyq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy37jjweo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2i1zzna1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplao49vq7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw5yj42j_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxrsy01cn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph59u194q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5s3_syst.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjokz0jef.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwtxlequ7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7qm8l4sl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzw82_h_z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo8_h9zgj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpilm9qrzc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp302ac5tu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyb9r0_a7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoa51wsea.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9_1qeuxl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoixch0fv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8m6y6nqx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpinm9hka2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvn91i6nu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppwcofjo_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_6y8h41a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprfcd36xx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdnzc1_my.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpulkpno69.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppae7oo1_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiq4he_pg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy76dp2vt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl1bu1vmm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp63i4_g78.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5293_u7x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0mmzdmv9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7cmd2_cq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5cx8kfko.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp659tiqh2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiww8om3v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyjtykn_r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpss5uv58_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp52suhop2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp782vj98o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2kdxwa_q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppd1h3hww.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0a2uehzw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph7f5if_l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwmgzlwof.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi4w_ebpv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgt6aevy7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1o7pmmuq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj35apq6x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8uixxx9s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvd5apzjs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf30zh4lp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpexidiqv9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg8d_y_ce.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpym0jalqe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdktqi2tv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmrooam8x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7dv691wl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn9x4szok.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuvszj66h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpskl8n68c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4mmaua9s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn22lwykc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgmhmuohy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp71vuiih4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp5iqrj2q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy8uwgu6t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpohs084tx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpncmj5wbm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsgndbd8y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm8b6_f8l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwyxa4xne.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmply2vwnbb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt9cjej9h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmm6uesf5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwn2oaktf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvcbi31bf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpktbf5ef3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnj7totqr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm6t8_qt8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe_nol4uc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvq17ciay.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvgroll3g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr31z47o7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgxssctvl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpta71abjc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9y4ngn_e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo7c42ymy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph786eurm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpve8b3kbt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu57qeukx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl8g610l1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1yzd6gys.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq_3fi2jg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9pvw64yg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz4op0fv6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp46e62vku.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9_nr_ao8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv5fcxegf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjzff0exl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_tc53piv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6xhkuu29.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp9egnoxo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyx5jxoso.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp11p2tuw1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2lgufw26.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8f3lq4um.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5pmsryg4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpam_kodqz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfsqzpxlc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdm76lthr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi2rmsd8l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpit2bpmw2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo334s0gd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxklakluj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpukqqoruw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppjhdei0t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy8rb2cjr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm6iyzyb4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpalmp27hy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkm1reule.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa2kk4fmh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8ljognjx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7o_fzbe9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw6gqgnpc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp21vte_p6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjuh40j30.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpogmriwbe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsjnswpzi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0xfn63ej.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkamu6i3t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgjzexyil.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpai32iqhc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc3wfazev.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppqg_io2b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdp9jv3di.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_bg1kbnj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnnhsbfes.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7k5jjug9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzogp8m_n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj13jp0pv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkoem9s5p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf9x0380x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp726keq23.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm5xy4hur.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkcxec0xb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpetzp7fqu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2tj4tvax.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnmtwpsa3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp82m9zt6n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpshgvrxo9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpog7bx5yq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoont21y4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6dqgvmh_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj9cit_pq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5kbemkxa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvzdc0uin.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp6fhxubl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcx8paz6l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdm4_a4mj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpehrrjmo7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmbocrtcy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwx_ix0b9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6w6sp0_e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppmvd3n_6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp826xxsgz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpebjjrbov.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpii8uwsqb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyjhs_fxi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzjrh_nog.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphiuxzc8y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4crqg25h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppnc13w5l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppdz95qhb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpud1rcwxd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzqvnccyk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6o8qdbpo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp7we4eaz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdgu0j_k2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsnoad92f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2feflhl0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp851aal1l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp09v3wxen.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvrliaox6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd5wo6jzu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpot5rn1_j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo6seeq2b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmusfzspy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppfrxyvii.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpklxjvgl3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqf7ps6y0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqkbzfyh9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmegmi_v8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphxrre7b4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbdzo863a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppn7q4dxv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptwesxp5y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8bwpbrm3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjsioklrk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprjtbptgl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbk4dmf_n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8z26ylhe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeng65pnz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjp1d3z72.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0bv_74c5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp56jrq1_f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppesnn6bx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptv7pho1s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9svtym3t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnd4dga9x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph2w9v6a2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcx2x534c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8to6jid6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsqb6og1_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbsgkr3fe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpudvmzie1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp878oblh2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv4ysivb6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1fu4czrs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyqavv1s5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4lhgttp3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpic10vsay.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfur990rk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwj8lxpo7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpucd7u16k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptcj1vsrc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpekn48bi0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7rvbekde.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzqmc60f5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv32hza64.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsztzugtg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpak85u3us.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmh248521.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1i3d4mz6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvp20jvb4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpavan6jhp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp14jcixjf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuuzus60m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp88ia2_0w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_2h95629.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt9hdcbuc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz2vk1hpb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4nkuvi3f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx41ys50f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi7m3tg05.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_faxcxi7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpedbc5zla.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv4k1htaa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk1q3oax4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfg1cy2xi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwwwf1hea.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1624zpv_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3ojnec1k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnu_6hunp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2yn0a4md.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpawon6sih.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu1o9u3k9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgol68413.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb3u2euh1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpug583ddu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2lq57urd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpat89p916.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp46dst7ve.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa93od0qw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptn5_fy85.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo67awnxk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpetqbam34.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4ghczv5s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcza_hv9k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpegfvzs86.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdq4n4xtp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8w1fycno.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg6_kvwcg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx3tmh8pv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe99am4dp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp04121bsi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgmj2529v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp27wmtjnv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp934yl8c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5d61wmz0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsutimgut.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3rlmrw5s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp953ubbmx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphcjbk8fy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_g42v847.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsnhurm82.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgls8hcyx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7lk4k4s0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkiytlv68.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdm0_r8o7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd98x0fbh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9ob5ytel.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0mlkriwo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpynnoohxt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdcoxo3ws.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9lbog64c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpha7ousgz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps2pi1lmn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp71u8eopd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp34bwtuau.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoutkt3sp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1__8h0hf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwls6dc4v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc6k6ilm7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4lfb37gf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpworuk5ep.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuy_9reqh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps_1d4ylx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaohus7of.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjghvac7f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4rffy0xn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1ipr_3zu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0gr3cxin.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp878uuzgu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpci6ztrfu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd9q8a9j1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5x7wyy8q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmjrg_rp2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6354q43x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnhir14sa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2u11t0q4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl7w6wd6t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppo_5eio5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmm4o173_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpofvg6kf6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps3im1zai.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmtjk3oet.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv23lhs6o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcfjrln3r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa2bis3ym.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptktiov99.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkh97ncwo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb88s43hq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi19var1u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmpmx1d_t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps785w7hs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd9hc8r6p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0_qf7qhn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp64g1teu0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_upe47v9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeh0e2z0a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqkeqiwtj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxkdiaoom.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprbmq66fs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7cc2317l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_bu393zy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpasnsw8oy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphc4y_vkk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuyabjaxl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk4ispnhi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmlebpjqv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpst4llt64.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm31bma9f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8tfvdrts.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz4xr1cc7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpllb5gqtb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptv48ez0r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8clk5nad.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5ed0wk26.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm82ri7ac.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqezwrlqh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx05gihyv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7cqkzo21.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi6_fr8gr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo5p0pak_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbq9r977a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzcbgbd36.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw91t5pb9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvgfwewdi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvuhv6n7t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf_u__fi2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe45wxq7s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp07w29o1h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoquurk_v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp42_evabo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9x8mqgjd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoiau6833.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkowtpse2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8zj78deq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_vd0c7m7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkp7d2b79.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp69kz58jt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdbevu8mu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo215gnbh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp21o4wsjt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprxrgpgui.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz9jeje35.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9j_qymh7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwnhvjhe4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8nbwwjky.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6ijw_gdr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpihqx8_6m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkbac8750.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/vhdmmio_pkg.gen.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppj7xkbut.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdhdajapq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsu47tvs1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsh9bpm_m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6q6e94tx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvwhjx055.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcb2dsqn3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp47iqmui0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbedzfmev.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqr6x9oz1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnjq4ubft.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc6qj4kar.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcvurxl__.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7e0f8azt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg1ow4x8c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3_7zue75.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1fw3r4ln.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsg5srpg_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu85je8lx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp0lcze6q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfl6cvax9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6nch67eo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqez7al90.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_ymrhokp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1w015b9g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuo2fec7w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb3cz3knd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph1ytxml0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2nb330cz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp69voc21q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsafg45xp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxl_a98ua.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp30o_bc4_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxa610gym.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt51y0d24.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbl2kgqx_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprm62q2iq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph7vbrted.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdzekzdfx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg0pup8ym.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphbp_7uso.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9f2mik78.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp95hk4qvk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyqzf6_2s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_7dqe2_c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaa6m3x1j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2e3ujj9m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp440al28z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu2her6zo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptavhbxnx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprehdh127.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp00540w09.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplpm62x2s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmperw5n5c5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6j8jcx7c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk9_bw2mj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0af_o0x4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqx7m56s0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzaiptgtl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnarotfra.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq4r9elei.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpppiu3oas.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp667jd3lf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9oya5pci.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmponvof0ia.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5mtqzziw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9pnm9nxp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpol08yc7z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz_j6imu8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu9125t73.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj83tdzgx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb0awpcd5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8ojefsea.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvuf1u8m9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpox6u446w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuku73822.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzqmjthr_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpszfnb00i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbb617wyz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo0h6i6lr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp70cnm6x8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdlp3tr2t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpneh4w5b5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe5tjitc3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpslp_b6mw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1tg34rmj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvzuq5kbb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6m_dwjq1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpma507o1j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvzyg227o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvbl0uc1_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj6crb0g9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc0ujubla.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfnyzmzgk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr9qdjb28.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz_y108kh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphtcdua95.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpid8zq7ic.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd3mgkfhe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp30tvuhp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpblwz9fvf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6z0b89jk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplp7q4bht.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpunkehw0d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmv69y91u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgf0_hbaz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx6ecaluf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl9ynpb6_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0s9aslzv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8cmmac48.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqss0h3qr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc3y2md9j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphryyiwm1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpci0thahi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp0yfr1uf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv6ol_t84.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplie8363r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwtmra0ma.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnxl_kv2o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdibl02eh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpovohjc2f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwx_q7vrk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk4yexxjh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpak4jdrnm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7dtygild.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1fi40h8x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp42ayo_7v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy9ioeixn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaa5lryr9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu9tw1pu6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq0hx_85n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyfb0h6ob.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzl29klym.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpci_0z7gn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr4bmdz7h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt28q4kbm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbxt6vyto.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa49_2nf9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7cf17pp0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnvbrzdym.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpamxp2jfj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqlep0jvv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaui8t48c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6c9v776q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkneddhrv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp082rvz3b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6ab81a_4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwjztoorw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc258bq2i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprnnyndwr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvll_tja1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiu7munar.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpixq6l6wo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp40uy0cbx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgralg26y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptbg81mi2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxpc_2qi1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi7j067ad.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy8at7e7q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpor9b3je5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9189ustx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0_1ibszj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjqzl_8c9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjxlat7jn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwp8__r1o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp48qthd_x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa1wqa5c0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7yb_erh5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfbj6wmhw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmnto6msj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprv9_bjnt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvsnje9f1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqjkhq_5a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1lt5pvxf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4382e8mp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmkqpc6wv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy4fcesco.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr7wtb4x8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcnydc88c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppm8ze3kr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvcidoq0r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5jtyf_qq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqskitmrz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpts_b1s0b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuy556yiz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp75gq92wz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptv7cry9v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplfozy3dg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsxytaoz2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvix6leyw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpze78ckug.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpatg08ltw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppatmrw0h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph6fnuojx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph7d1qu3r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpunf67gis.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyu78mtsp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6s758_8t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps_lncbeq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbqf87iov.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb57n8e6h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8dowuntm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4m5asc4m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9c86mr68.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjnoojcnm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu0c5so_j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbj_oja2q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsq0nk94v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp894gcatm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwt4djxj8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv4uw0prk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx5nqybm4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl_og_g49.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp565ykfjj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpag8fokq1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppr64m4i9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjpmja537.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi38nlwbu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6t6wsluk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp95rojksq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvp1ph8xi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvs6y9y39.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_7qoo8w1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_0lcp7le.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphuxguj8r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfczsm6ev.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp03mrwbq2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu1q81rb9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6d9tpyoe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsn4l1dbo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfnbp9qtx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4rrbfwn_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxvwf3now.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprny027gb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq568odx2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpszh4xv1o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3xvru_y3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfbtqxj_0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpafz8no3r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpze7cb88e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoafw02gt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphkeyqidh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2sy__btz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeogrwjy8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphu36uqqo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4uic6_c3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph6s_01q0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpenkdq4vw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5hvp_v4e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpevqo7fj9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy0i77z8r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc1ck2ioj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8vr74h6x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5_64ednx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpco90ofrt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu74sumld.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp199thlnn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphaqf8ld2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplia3x7z6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8f3u1e74.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq0hd712w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf9hqqgos.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmmfy21u3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaphjocqe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgy2acjoq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsiij594f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpu7gsoy7q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr0ejx517.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi4ofwwpn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptut383ni.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqyw9ma39.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp14a9p5tq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjzgxpzxn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph0_xwkk_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuiyvxdcf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9z7c0wqq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwcueh7z1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxupcep9c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgvm10ve0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1_ppzbvx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4s2z1ezq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0n53bbu4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpay_fs_3h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6nklfc_r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6ppruoko.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpohvtc7_f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfg4egq3x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2sgfxfme.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5saauiku.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwc_y46c9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplwg4aqkl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkuz14ps3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpazyd5rq8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsb33d_25.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2nx3zz98.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa1xrbqb2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr1wpmndk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyali8cko.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpevj65wps.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgwm1vp3x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpepj8cxlx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpprf5z5kb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx3yb2394.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqa3bhfig.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqacef7zw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgda3_g1j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpweq5dyj8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdplejql4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr5bhiu3_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyhet512k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbh6c0_cz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp372sse68.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjcfx7uv7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcajrom9a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps1g3g86p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbmh_2ptp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkzwkwm4e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjx7bgwsi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_gtz9xev.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9uq1edyc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1ap5jlzh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp54w4_4r7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8qo39uzg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpim6cg_0m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe0t7q8k8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa1f6oirn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6hztbmcd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp27n2o028.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjf33jzme.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpko9jr7jk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx1wtiulo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm3jta167.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpty3cvsxj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpma5q416e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_xiazx3o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpom41b7_v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzaficqyn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk83phz2u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcge_dto0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpym3ad1f2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp_rfzf7m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp49hwx8v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoup4tdqn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpco2tker3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpylaugp3m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc1c8st41.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4mk44en1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzblllrbn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_p91sj9j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeqt6zbjo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5_rnyzhg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyuy9gpzy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxe2ft6ld.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpix3w7w67.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqkxzdzt3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmjrovr37.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwtoywet3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo1lc513x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmmfu01ye.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmb9aysql.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppnb8qual.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6135hq3e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi3l1x4oq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7udhj07l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjvza93pv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprsusi61b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdp02rb2k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw4gl5x3j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkc1evhpd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy27j_o8u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjnzrvi7_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpns75drci.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpuxz3l_er.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpysdidtm_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplx4uerod.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdkrctvd3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe5npzdte.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdsnd7sdl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqeia2s4i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpejq9f_j7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqjvjzeka.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc70kqsbq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplz9c0oov.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp97_jvxzl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk3uyjxwv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppx3z1969.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp43klxdcs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8n4k_pu4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxd0v86do.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa2gjuz7l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2rm9o152.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc8eqyz5t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv8a3kwag.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa_q4zsas.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm8gmq4hr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpas7xd_5v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_lqce_m2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgzthl3v6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp26rux1j4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw8c1z1de.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkr_x50f5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwbug1967.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdo27l2d_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2pl0byii.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1e_sa5y4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwke6qt0i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpibhhdsjk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6m64uc6d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy6qhu9an.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp47hc062v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9q6cqyiy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppdapqwy0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppuo5tk2j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj_j2mlu7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8j76b2m5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpidxr7kk1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwssr7xyv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp55qii2uh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk2074c4w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz1gaw0qh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppmsu_d7d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb27adi6d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnh1lv8u5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx9hlycpt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr7p058rl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp501cwzwx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmxd_eftp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpen5crxf0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr8af_h_o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_6hb39lm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2anyo0ft.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpovcft4al.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppfnpfzyi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmc35340h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcp1qq2tr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbhfiv5mn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqm5k_q_9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpll_56vrx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc5q7wxon.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp78kklpu0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc6r_90eq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9zub5eye.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1vcjqman.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgscuq9sv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyqpiu628.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2lia7gei.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkkenjzhw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpidbr36x8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjfg7hmfn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0em1exat.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7lij4dpr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiw7zomb0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpk3v_iugw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvaus3tgj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd9yt6pvw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptgvdp5hb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprx5bo0__.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6g0x2yeg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3rxcii8u.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgsr9iler.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfmcaafp2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpblf9i1ns.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp2nysh9c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfdo5nwhy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7vfb0kit.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwzqf0xtv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy9d93qam.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4n19skue.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmvws3u2e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7l3ez5si.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplo3g2pbr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp70c4te6_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvllrp52g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1nqfpgh9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv47zr27j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_xo9kgik.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxtz572pv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnl7t1bbl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptxbuk_9z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3r9yc7fm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxdicizyc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpou35abs_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp380z7lgy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpttnis67l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpx338qgeu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc8pai3wh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpi6k6__d8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph5ipivoo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmutw3s8y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0592afkw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzwqhi56p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdbh2tw8d.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_x_9xp9l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp04koauj3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp57maqvfl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgo3_tecp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeemwd7t9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjdfz77ix.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp31x1zace.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmmic74b4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjaf4g7km.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8rznsrq1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqb4_d3bo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcl790uin.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_yes2xrl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvekwyktp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6k09quh5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgsgerhtf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfrl95kwj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8m1ojxbt.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2vhr0og0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps3nj2il7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpktg3dasq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0xoiy82j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1mu2y7sv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphm6embv_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkywhf0yu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwcno7ofk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9_en98gm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxk7lmgwn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2vxu9rgf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyeuyvrpi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnwuyezk3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0z7nb9q2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzafj05ut.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_h6kqx2g.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn_hmqows.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjuz_3cqo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq88yp33q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe6d1lm48.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgwaijj8x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpayej71om.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm6r68p5a.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpybuuvag8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcc8g8od2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgap_t080.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphawmh161.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo43nao6m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_9nnoeo5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq73jfehv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp91figh18.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp781xt4r3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpev3b51tr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcmqedvvb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp2bct32v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9zk1dxjs.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpep9id2q7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5jssm1nv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn0o0mdvg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa85cwsgl.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzqhd9n9f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvcpq2t44.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplz2epcla.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptiq2x7dd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp56wjt9gc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3bvhy58t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe4v2jpyk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxaqcptww.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplg1e3j_5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9xk7eumz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmuez2mzu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeffo3ts8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz_ssdto2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq9q5vkel.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgvgouq67.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptane0bn5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp83475yi3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa8c499sh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnq6_c4ce.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphqognht0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpscq71a3i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt7hrj6z8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzm4i0uje.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps17ptn55.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfh98vcf4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpewrdkunw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpa6txsjwi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgtp0edj5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp58fba_h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt4wzf7sv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp68xx9dkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5p09iik3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1ga6vnyd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7e2egic3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3grhp6yf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgfmqwl30.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplbq73meu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyr4l7l17.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg3a6_5w2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9wm1q0mv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqoa0ued8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2rrg9vp8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg8ctf72v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp62vavd75.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnex9wuio.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpudzt4ktn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1f1qcd4r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0hfp3_sr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjw9hptjj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4qk3wgm0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn61pryr_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0hj1407y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9ek9_d8j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdjr9gi6_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo6hoo61s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg1q6ks6p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpewxfo71l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqz6dzlh_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3bwjodax.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfcrqbmm6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcw1hj3gb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbiu41ai3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgbmgdaqm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdvxz5ykw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6o1uvgmx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn84mz3ev.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_5667hwu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjjrzd8ei.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpaqqvnasa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5m4n8c0x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp4swa0z6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnyilw62b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprgx661yg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9sgydrjw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphhohtspq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmple372_bo.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppimbeil5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptpqlb4i5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphkbhurzu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp82e8ye3c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpifc7_vx3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz8yef8w1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmhn6ltw0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcz2vw0oe.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7xdccy3f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc5yk0xgq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe_3a3hlw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsbjl3m8r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp07x1s40q.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg6n3oky6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9jljz2m7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpte65lc65.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq2e63msz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptw6d7pga.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy31oysua.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyyfogugd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy8fr9n0z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjctb6i1s.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpems43jnm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy5ke6lpc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3dgzeykr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptmji1gck.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfgzkbk59.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpud46nuch.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkf54cbiu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpof1z3cgi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9y2ytdxj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp24rsfa6r.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp768pwsr3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6oi8j3qr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkoaix8bq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3fsucnf6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpoqzdnp2m.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyt6uz22i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdma2z0sf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjvu89rgi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphu_azttq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcwmq4k8j.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp75o9ij1z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxafmvtff.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmj_1h9y8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf0oumwct.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1xds63_t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppp06a315.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp175lo2i2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4tiiq9ww.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkxy00jr_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2025obqr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkbxh_jdm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyx_3_ljg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp92jk5wd5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkiagnhsw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcz6zr60k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7v3saqlb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmppjojtpsb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0ilit873.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplvnjd570.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdz1hrf6k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz0csoh9k.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpirvik8eu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplin2_ec0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp20qkrne1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5o3ya33l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5osc9otu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbdw53n8x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwfzq4tv2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5owe0hii.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjlwj_qfi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp15rqna_8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptr_h8zpu.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpii9i0pre.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyzosv2k0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwui3syfm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpekxh5f9i.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeyulu0mw.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7oja6xib.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7eeumw79.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_tbsa4qb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr78ihspx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_ho47zsp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5ug9wy3z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmposwz2o7x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpyw0qn9xa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1vf8fa3_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4u026qhk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbejbbko0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpe2dc57sk.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpjccy_5f_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5y59ncw7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpf056kta9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphcygxv3t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8t2e_u8b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5pi9mj04.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqjuf9y4w.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvxivwvc9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmptmz5wfth.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4qnat2gb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2pto4mh5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3rldmm2y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp2g0lhl5l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphwgem7w2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpr_g15e64.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphi5jqsoj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvs_6dtoa.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpo_kzb8xq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_adrhp94.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnuqr47b1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp74w68myx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpmcgvvl8b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbqtkx9v3.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp56zbv8_2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpbi8yb2ci.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7s7384gd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpnpoz8igf.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdlgnu908.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsw860fx1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmps08cemwj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp0yt64j6t.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz3nnwojd.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwqlusd1b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmprumrp6hy.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp19xk9yp9.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkvhfax2b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3j8yp89x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpav9leg7l.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpel50w0yh.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_7ym5jct.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp08iy5xck.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn7o5zo6h.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvxv9_1n6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxg_hpbi2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6hkj1kay.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp23rga7bb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxxzjjz3z.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgt69dmmm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphazm7ico.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp87q1dguj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpczzatfx2.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeog40_d_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4a7h_zwv.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpp8c_hh1f.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpodbchoi_.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpre_x6g5v.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsveghxm7.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph2_jwn3b.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq1d5lmnr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1dveo26o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpadpmljtj.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpb5lr3lzm.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj35uvy4c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwlhya7tn.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpc0k5vkw5.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp16i6_ygq.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpn6snhxa1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmplty_u4du.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpz63pu39o.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4evb0ssb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpd99rex64.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpv3b_5dvr.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp_qco5lm6.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpiacg62b0.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpgv_8spry.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmputoga6rx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpzuiptqbb.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp9z9dg3s1.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmph826cx3c.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpkyffw3gx.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmphxyqp7z8.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6du5fdvc.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeg_sfc0p.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpvqlho39e.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp3y21uq2y.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpq_bh1syi.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpj2skryis.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp6tgybnpz.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpdbkza2u4.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp566_vaje.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeydyvk49.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpwiv2__65.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpcjxb0wwp.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/tmp/tmpkhp5hjk7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmph9bx_0et.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmplz9c0oov.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_n_nh4ia.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyt6uz22i.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpiq4he_pg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp46dst7ve.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp47iqmui0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio_pkg.gen.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "mmio_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      10,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpopae2xmq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9wm1q0mv.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp04koauj3.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6s758_8t.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpq9q5vkel.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppwcofjo_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdo27l2d_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilMisc_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmmic74b4.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxe2ft6ld.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8uixxx9s.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7cc2317l.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpf_u__fi2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpsxytaoz2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpy27j_o8u.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp16i6_ygq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpi7m3tg05.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6dqgvmh_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashTable.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearbox",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9ob5ytel.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4y7advsg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearboxParallelizer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      65,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2yn0a4md.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9pvw64yg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9ek9_d8j.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgscuq9sv.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp5y59ncw7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Tpch_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Tpch_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilRam_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilStr_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpttnis67l.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyeuo_vd_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPreCmdGen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPreCmdGen",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmplx4uerod.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpwcno7ofk.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvsnje9f1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpaumzium7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp75o9ij1z.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphtcdua95.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp0xfn63ej.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbk4dmf_n.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmprumrp6hy.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpncmj5wbm.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_xo9kgik.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp0mlkriwo.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpt28q4kbm.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppqg_io2b.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpofvg6kf6.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReverseArbiter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ReverseArbiter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpsg5srpg_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxt_glltm.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpi4w_ebpv.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpcx2x534c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpz2dcaqm9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpr5bhiu3_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6d9tpyoe.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilInt_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp14jcixjf.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppd1h3hww.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphq5xckdh.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpof1z3cgi.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphv92_5lz.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphcygxv3t.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmph7vbrted.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpy7c_k_v0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7cf17pp0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmnto6msj.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpetqbam34.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2u11t0q4.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpn22lwykc.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptktiov99.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkiytlv68.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpc258bq2i.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStream",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpk2074c4w.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpv3b_5dvr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp0em1exat.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpday_5pmg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpam_kodqz.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpk4ispnhi.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpb3cz3knd.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpiu7munar.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa1f6oirn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpq92abh1s.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpybuuvag8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamElementCounter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppuij8wb3.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp27wmtjnv.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpuyabjaxl.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppmsu_d7d.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpsutimgut.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpco90ofrt.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpeqt6zbjo.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/SumOp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqjuf9y4w.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpze78ckug.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp0gr3cxin.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PredicateCounter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PredicateCounter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpszh4xv1o.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterListSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSliceArray",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpre_x6g5v.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9y4ngn_e.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpworuk5ep.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4lfb37gf.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8to6jid6.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvbl0uc1_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpj2skryis.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa7g5b390.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp80otn3p0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2lia7gei.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpzw82_h_z.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamGearboxSerializer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpg0pup8ym.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpnmtwpsa3.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdp02rb2k.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListSyncDecoder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2fjvvhj1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "UtilConv_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyw0qn9xa.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpaui8t48c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpzjrh_nog.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp70cnm6x8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Mantle.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary_Mantle",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6hkj1kay.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/MergeOp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpucy202ps.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_2_b343x.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphs_z3eil.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxg_hpbi2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2lgufw26.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpz_ssdto2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderResp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderResp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp5ed0wk26.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvl83hfxg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpf30zh4lp.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa49_2nf9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmm4o173_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpaa5lryr9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpq0hd712w.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpb27adi6d.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineBarrel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineBarrel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp08iy5xck.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp71vuiih4.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphu_azttq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpu9tw1pu6.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphqognht0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpc1ck2ioj.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1o7pmmuq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmperw5n5c5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp56_cig_9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa6txsjwi.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp71u8eopd.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpag8fokq1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpwwwf1hea.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpp9egnoxo.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpekxh5f9i.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2feflhl0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpj8rzvuj_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgls8hcyx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/floating_point_0.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "floating_point_0",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      58,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpss5uv58_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpe2eq7ceo.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1ed02vl5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqss0h3qr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvaus3tgj.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppnb8qual.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpe45wxq7s.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqm5k_q_9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmpmx1d_t.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpu09za57m.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpte65lc65.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceOnGroupBy.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceOnGroupBy",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppvamneuw.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgralg26y.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpaohus7of.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_Nucleus.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary_Nucleus",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmplao49vq7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyr4l7l17.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptv7pho1s.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpcwmq4k8j.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpjx7bgwsi.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2tj4tvax.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpe5npzdte.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpudzt4ktn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpu7gsoy7q.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpoutkt3sp.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpcfjrln3r.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptcj1vsrc.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpd99rex64.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9oya5pci.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpw5yj42j_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpc8eqyz5t.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9mfcn228.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxupcep9c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp3dgzeykr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp36trqlj5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpv23lhs6o.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa93od0qw.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpovohjc2f.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7sy_4xpz.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpedbc5zla.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/PriceSummary.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/ReduceStage.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmps785w7hs.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa85cwsgl.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpol08yc7z.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpm3jta167.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1lt5pvxf.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpe5z2m5pw.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppx3z1969.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdadr2z93.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxl_a98ua.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9j_qymh7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqoa0ued8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpeog40_d_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbhfiv5mn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpayej71om.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderRespCtrl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadArbiterVec",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpzqvnccyk.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa8c499sh.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxik1isxb.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListPrim",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpco2tker3.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvxivwvc9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/WriterInterface.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StringWriterInterface",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      6,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4n19skue.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1yzd6gys.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpj83tdzgx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp5ug9wy3z.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpexidiqv9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpm82ri7ac.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "UtilRam1R1W",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpfbtqxj_0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpzo_docm5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpr31z47o7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgvgouq67.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayCmdCtrlMerger",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReader.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReader",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqeia2s4i.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/HashFunc.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Hash",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkyffw3gx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2lq57urd.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmplin2_ec0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpc70kqsbq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpw0zra6rc.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptut383ni.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgwm1vp3x.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PU.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_p91sj9j.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpjxlat7jn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpayjk8irn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbl2kgqx_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_9nnoeo5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpve8b3kbt.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmxd_eftp.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpuo2fec7w.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpejq9f_j7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp0xf7h18i.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpp2nysh9c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderUnlockCombine",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpk4yexxjh.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1ipr_3zu.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkkenjzhw.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmprgx661yg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpfdo5nwhy.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpj35apq6x.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpawj3x0h3.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmplp7q4bht.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkneddhrv.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyhet512k.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpsveghxm7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/ip/floating_point_0_2/sim/floating_point_0_2.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "floating_point_0_2",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      58,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpg1ow4x8c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpevj65wps.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmplbq73meu.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdvxz5ykw.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpwmgzlwof.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpix3w7w67.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8n4k_pu4.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_ho47zsp.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8q8wyp0c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvqq6v9n0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9qzuxcd8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpnyilw62b.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp95hk4qvk.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "FILTER",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9_en98gm.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpjfg7hmfn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxk7lmgwn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1xds63_t.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Stream_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpjnzrvi7_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpp7we4eaz.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ArrayConfigParse_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdq4n4xtp.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxqheorbq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpevqo7fj9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpi19var1u.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterListPrim.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterListPrim",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpokg0d3js.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp953ubbmx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpo1lc513x.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6ijw_gdr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpb88s43hq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrow/Arrow_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Arrow_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpzqmjthr_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp69kz58jt.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpst4llt64.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp20qkrne1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdbkza2u4.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpwqlusd1b.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpz8yef8w1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgzthl3v6.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptbg81mi2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphhohtspq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/mmio.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mmio",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterCmdGenBusReq",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6l9n92ff.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpuuzus60m.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4c_pllrm.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpw8c1z1de.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphm6embv_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_lqce_m2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmj_1h9y8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp542he9s6.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp3grhp6yf.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1fw3r4ln.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp3_7zue75.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpta71abjc.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpr7wtb4x8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp21o4wsjt.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyjtykn_r.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpp6fhxubl.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqa3bhfig.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdm0_r8o7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpi6_fr8gr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyqzf6_2s.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqf7ps6y0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppdapqwy0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp50cmjuha.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6ab81a_4.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvn91i6nu.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Interconnect_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      21,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp659tiqh2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpns75drci.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8j76b2m5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1ga6vnyd.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1q2ly48n.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6g0x2yeg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphryyiwm1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa1xrbqb2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbb617wyz.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpiw7zomb0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpk9_bw2mj.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiWriteConverter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiWriteConverter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      36,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpnex9wuio.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp47hc062v.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamNormalizer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbdw53n8x.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkr_x50f5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp09v3wxen.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp91figh18.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbdzo863a.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7dv691wl.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2025obqr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgsgerhtf.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkzwkwm4e.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpy37jjweo.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderPost.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderPost",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpppiu3oas.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpp4swa0z6.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpadpmljtj.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpz5yo9g8_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmhn6ltw0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpymwfk10a.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpfgzkbk59.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderListSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_5667hwu.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxdicizyc.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpko9jr7jk.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpty3cvsxj.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpg8ctf72v.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpudvmzie1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/vhdmmio_pkg.gen.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "vhdmmio_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      5,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqb4_d3bo.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/CAM.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "CAM",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      9,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpq_bh1syi.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp3t6jfx_7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamReshaper.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamReshaper",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      93,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptgvdp5hb.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgmj2529v.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp3xvru_y3.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpc3wfazev.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkcxec0xb.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpeh0e2z0a.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmputdhwk_s.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmutw3s8y.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp31x1zace.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpjdfz77ix.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp17ls783j.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgtp0edj5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgap_t080.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmph7f5if_l.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmd.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderCmd",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp3cmv_07i.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptavhbxnx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmmfu01ye.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp851aal1l.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9zub5eye.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppp06a315.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AxiTop.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiTop",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpzblllrbn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "SequenceStream",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpc5yk0xgq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkamu6i3t.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferReaderCmdGenBusReq",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpcge_dto0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvota7__r.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp5cx8kfko.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp03mrwbq2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9dyojact.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6m64uc6d.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptw6d7pga.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqlep0jvv.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmph6fnuojx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpjuz_3cqo.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpy9d93qam.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6354q43x.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Filter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "FILTER",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      16,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8arb0knb.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ArrayConfig_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyx5jxoso.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6xhkuu29.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpucd7u16k.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9_nr_ao8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1f1qcd4r.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8z26ylhe.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPipelineControl.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPipelineControl",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      46,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp372sse68.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpp934yl8c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpneh4w5b5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpeiq0frfe.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSlice",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpidxr7kk1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpc3y2md9j.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpblf9i1ns.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdma2z0sf.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpl8g610l1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpafz8no3r.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7y2w771g.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp26rux1j4.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpsv9anf4z.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusReadBuffer.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusReadBuffer",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1_ppzbvx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpp02ri3bw.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4sbllcl3.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdibl02eh.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp380z7lgy.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6ppruoko.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "ParallelPatterns_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbxt6vyto.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp5hvp_v4e.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyeuyvrpi.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/AvgOp.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AvgOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmlkfjhnr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpibhhdsjk.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderStruct",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpfymio684.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdlp3tr2t.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7e0f8azt.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp566_vaje.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      25,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp64g1teu0.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdp9jv3di.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpd9hc8r6p.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpv8a3kwag.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary_l.gen.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary_l",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      23,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9f2mik78.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpbedzfmev.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpt9cjej9h.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9189ustx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpo43nao6m.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpcc8g8od2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmphc4y_vkk.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp34bwtuau.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamArb.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamArb",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp14a9p5tq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp0hfp3_sr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpz_y108kh.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpzwqhi56p.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpeix08z7n.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4rrbfwn_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp68xx9dkg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpu2her6zo.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/interconnect/BusWriteArbiterVec.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BusWriteArbiterVec",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/AxiReadConverter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "AxiReadConverter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      34,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmps3nj2il7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdhdajapq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpv4uw0prk.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp19xk9yp9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPre.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPre",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpjcfx7uv7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpuy_9reqh.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmps_1d4ylx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpsnhurm82.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpiww8om3v.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp62vavd75.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderList.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderList",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmph786eurm.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpn9x4szok.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/Buffer_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Buffer_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpt51y0d24.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpwssr7xyv.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8nbwwjky.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/axi/Axi_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Axi_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderLevel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/Array_pkg.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "Array_pkg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpxvwf3now.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgv_8spry.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpqz6dzlh_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvq17ciay.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "SumOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      31,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpf0oumwct.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpykth3urt.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpysdidtm_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp5jtyf_qq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp__5o_4t_.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp14uac03k.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFOCounter",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      22,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpm8gmq4hr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpnu_6hunp.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpa2gjuz7l.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_g42v847.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpx3tmh8pv.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpit2bpmw2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6t6wsluk.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6du5fdvc.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptc8o0rf5.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyb9r0_a7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmv69y91u.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4evb0ssb.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1nqfpgh9.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpczzatfx2.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamPrefixSum.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamPrefixSum",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      33,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1e_sa5y4.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpwp5zgcur.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp6qks4b73.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpmx5rd9bq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmplty_u4du.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpz2vk1hpb.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpavan6jhp.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvzyg227o.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7cqkzo21.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamSync.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamSync",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/buffers/BufferWriterPrePadder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "BufferWriterPrePadder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppj7xkbut.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpj35uvy4c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyx_3_ljg.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp9pnm9nxp.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpeydyvk49.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp15rqna_8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpjuh40j30.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpd5wo6jzu.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmply2vwnbb.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp66k64b4a.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReader.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReader",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      24,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpl1bu1vmm.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp4mk44en1.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp5kbemkxa.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpy8rb2cjr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpr78ihspx.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpsh9bpm_m.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8clk5nad.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmptv48ez0r.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/PriceSummary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "PriceSummary",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      18,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpvzli_moj.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpgwaijj8x.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayReaderNull.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayReaderNull",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpkiagnhsw.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpim6cg_0m.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpeogrwjy8.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpyyfogugd.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmppatmrw0h.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpdkrctvd3.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/arrays/ArrayWriterLevel.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ArrayWriterLevel",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      26,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpnj7totqr.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp_faxcxi7.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpi3l1x4oq.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp56jrq1_f.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp2sgfxfme.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "StreamAccumulator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      29,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp82e8ye3c.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp8ojefsea.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "ReduceStage",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      14,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpi4ofwwpn.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpovcft4al.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "HashTable",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      12,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/Float_to_Fixed.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "Float_to_Fixed",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      13,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmprxrgpgui.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpk83phz2u.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpfbj6wmhw.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpo334s0gd.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp1fi40h8x.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/yyunon/thesis_journals/resources/fletcher-aws/examples/tpch1/1DDR/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "StreamFIFO",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmpuxz3l_er.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7dtygild.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "PU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/tmp/tmp7l3ez5si.vhd",
     "__class__": "TemporaryPath"
    },
    "type_": "entity",
    "name": {
     "name": "MergeOp",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.3"
}