# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 18
attribute \top 1
attribute \src "dut.sv:1.1-31.10"
module \top
  attribute \src "dut.sv:2.18-2.19"
  wire width 32 input 1 \a
  attribute \src "dut.sv:3.23-3.25"
  wire width 32 output 2 \ox
  attribute \src "dut.sv:3.27-3.29"
  wire width 32 output 3 \oy
  attribute \src "dut.sv:3.31-3.33"
  wire width 32 output 4 \oz
  attribute \src "dut.sv:5.13-5.14"
  wire width 32 \x
  attribute \src "dut.sv:5.16-5.17"
  wire width 32 \y
  attribute \src "dut.sv:5.19-5.20"
  wire width 32 \z
  connect \z 0
  connect \y 0
  connect \x 101
  connect \oz 0
  connect \oy 0
  connect \ox 101
end
