// Seed: 2187631299
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3
);
  logic id_5;
  assign module_1.id_6 = 0;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd11
) (
    input wand id_0,
    output tri0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output supply0 _id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri id_7,
    input wand id_8,
    output tri0 id_9,
    input wor id_10,
    input wire id_11
);
  logic [-1 'b0 : id_4] id_13;
  module_0 modCall_1 (
      id_10,
      id_2,
      id_8,
      id_5
  );
endmodule
