--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Binaries\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml oscTop.twx oscTop.ncd -o oscTop.twr oscTop.pcf -ucf
Basys2_100_250General.ucf

Design file:              oscTop.ncd
Physical constraint file: oscTop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    5.890(R)|    1.138(R)|clk_BUFGP         |   0.000|
sw<1>       |    4.226(R)|    0.595(R)|clk_BUFGP         |   0.000|
sw<2>       |    4.468(R)|    0.456(R)|clk_BUFGP         |   0.000|
sw<3>       |    4.460(R)|   -0.002(R)|clk_BUFGP         |   0.000|
sw<4>       |    5.217(R)|    1.393(R)|clk_BUFGP         |   0.000|
sw<5>       |    4.956(R)|    0.507(R)|clk_BUFGP         |   0.000|
sw<6>       |    4.924(R)|    0.862(R)|clk_BUFGP         |   0.000|
sw<7>       |    5.431(R)|    0.233(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
HSYNC       |   14.255(R)|clk_BUFGP         |   0.000|
OutBlue<1>  |   23.914(R)|clk_BUFGP         |   0.000|
OutBlue<2>  |   23.655(R)|clk_BUFGP         |   0.000|
OutGreen<0> |   24.250(R)|clk_BUFGP         |   0.000|
OutGreen<1> |   24.261(R)|clk_BUFGP         |   0.000|
OutGreen<2> |   24.162(R)|clk_BUFGP         |   0.000|
OutRed<0>   |   25.001(R)|clk_BUFGP         |   0.000|
OutRed<1>   |   24.753(R)|clk_BUFGP         |   0.000|
OutRed<2>   |   24.262(R)|clk_BUFGP         |   0.000|
VSYNC       |   14.552(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.108|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |led<0>         |    4.848|
sw<1>          |led<1>         |    5.414|
sw<2>          |led<2>         |    4.946|
sw<3>          |led<3>         |    5.244|
sw<4>          |led<4>         |    6.932|
sw<5>          |led<5>         |    5.157|
sw<6>          |led<6>         |    5.753|
sw<7>          |led<7>         |    4.873|
---------------+---------------+---------+


Analysis completed Fri Jun 07 12:21:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 136 MB



