;--------------------------------------------------------------------------
;
;
;   PEEDI sample target configuration file
;
;   Ronetix
;
;   Supported devices   : Analog Devices ADSP-BF527
;   Board               : ADSP-BF527 EZKIT LITE
;
;   Revision            : 1.1
;
;   Date                : Sept 30, 2008
;
; The file is delivered "AS IS" without warranty or condition of any
; kind, either express, implied or statutory. This includes without
; limitation any warranty or condition with respect to merchantability or
; fitness for any particular purpose, or against the infringements of
; intellectual property rights of others.
;
;--------------------------------------------------------------------------

;--------------------------------------------------------------------------
; The following section contains licenses that are required for PEEDI to
; operate.
;
; These licenses must be filled before using this file.
;
;   Example:
;       [LICENSE]
;       KEY         = UPDATE_24MAY2007, 1111-1111-1111-1
;       KEY         = BLACKFIN, 2222-2222-2222-2
;
; The minimum required licenses are provided when PEEDI is purchased and
; are printed on the bottom side of PEEDI.
;

[LICENSE]
KEY = UPDATE_13SEP2008, 1111-1111-1111-1
KEY = BLACKFIN,         2222-2222-2222-2
KEY = GDB_REMOTE,       3333-3333-3333-3
;--------------------------------------------------------------------------

[DEBUGGER]
PROTOCOL                = gdb_remote    ; gdb remote
REMOTE_PORT             = 2000          ; TCP/IP port
GDB_READ_INGNORE_TIME   = 3000

[TARGET]
PLATFORM                = BLACKFIN      ; platform is BLACKFIN

[PLATFORM_BLACKFIN]
JTAG_CHAIN              = 5             ; list of IR lenght of all TAP controller in JTAG chain
JTAG_CLOCK              = 1000, 6000    ; JTAG Clock in [kHz] - 1MHz jtag clock for init operations and 6MHz for normal work
JTAG_TDO_DELAY          = AUTO
TRST_TYPE               = PUSHPULL      ; type of TRST output: OPENDRAIN or PUSHPULL

CORE0                   = BF527         ; TAP is BF537 CPU
CORE0_STARTUP_MODE      = reset
CORE0_BREAKMODE         = soft          ; breakpoint mode:
                                        ; soft - software breakpiont
                                        ; hard - use hardware breakpoints instead of software
CORE0_INIT              = INIT_BF527    ; init section for the board
CORE0_FLASH0            = M29W320EB_FLASH
CORE0_FLASH1            = NAND_FLASH
CORE0_FLASH2            = SPI_FLASH
CORE0_ENDIAN            = LITTLE        ; core is little endian
CORE0_WORKSPACE         = 0xFFA00000, 0x4000 ; start address and length in bytes for agent code
CORE0_DATASPACE         = 0xFF800000, 0x4000 ; start address and length in bytes for agent data

CORE0_OS = UCLINUX26, 0x1241A4          ; uClinux 2.6

CORE0_FILE              = "myfile.bin", BIN, 0 ; default file
CORE0_PATH              = "tftp://192.168.0.1" ; default path

[INIT_BF527]
; set PLL
mem write16 0xFFC00000 0x2800           ; PLL_CTL,  600MHz CPU clock
mem write16 0xFFC00004 0x0006           ; PLL_DIV,  100MHz system clock (500MHz/5)
mem write16 0xFFC00010 0x0300           ; PLL_LOCKCNT

; write and execute PLL setup sequence
mem write16 0xFFA08000 0x0030           ; cli r0
mem write16 0xFFA08002 0x0020           ; idle
mem write16 0xFFA08004 0x0040           ; sti r0
mem write16 0xFFA08006 0x0025           ; break
go          0xFFA08000                  ; start CPU
wait 1000 stop                          ; wait 1s to break
set pc      0x20000000                  ; restore PC

; init SDRAM
mem write16 0xFFC00A18 0x081C
mem write16 0xFFC00A14 0x0011
mem write   0xFFC00A10 0x00911149

; init NAND + PORTH_FER
mem write16 0xFFC03700 0x0244
mem write16 0xFFC0370C 0x001F
mem write16 0xFFC03708 0xFFFF
mem write16 0xFFC03208 0xFFFF

; Port F&G MUX + FAR
mem write16 0xFFC03204 0x001E
mem write16 0xFFC03214 0x0002

[M29W320EB_FLASH]
CHIP                = M29W320EB         ; flash chip
ACCESS_METHOD       = AGENT             ; program method
CHECK_ID            = YES               ; check chip ID
CHIP_WIDTH          = 16                ; chip is in 16 bit configuration
CHIP_COUNT          = 1                 ; one chip is used
BASE_ADDR           = 0x20000000        ; chip is mapped at 0x30000000
FILE                = "tftp://192.168.3.1/bfin/uImage" BIN 0x30040000
AUTO_ERASE          = YES               ; erase before program
AUTO_LOCK           = NO                ; lock after program

[NAND_FLASH]
CHIP                = NAND_FLASH
CPU                 = BF52X
OOB_INFO            = BLACKFIN_ECC
ERASE_BAD_BLOCKS    = NO
FILE                = "ftp://user:password@192.168.0.1/myfile.bin", bin, 2048*64

[SPI_FLASH]
CHIP                = SPI25_FLASH       ; the SPI FLASH chip will be autodetected
CPU                 = BF5XX             ; Blackfin CPU
SPI_DIV             = 128               ; Value to be set to the SPI_BAUD register
SPI_CS              = 1                 ; FLASH /CS pin is connected to SPI chip select 1 - PG1
FILE                = "test.bin", BIN, 0

[SERIAL]                                ; serial port configuration
BAUD                = 57600
STOP_BITS           = 1
PARITY              = NONE
TCP_PORT            = 0
; TCP_PORT          = 2023

[TELNET]
PROMPT              = "bf527> "         ; telnet prompt
;BACKSPACE          = 127               ; comment out for autodetect

[DISPLAY]
BRIGHTNESS          = 20                ; LED indicator brightness
VOLUME              = 25                ; zummer volume

[ACTIONS]                               ; user defined scripts
;AUTORUN = 2                            ; executed on every target connect
1 = erase
2 = prog
3 = dump_ram
4 = dump_flash

[erase]                                 ; erase flash
flash erase

[prog]                                  ; program flash
flash prog

[dump_ram]                              ; dump part of RAM
memory dump 0x00000000 0x01000 tftp://192.168.1.1/ram.bin

[dump_flash]                            ; dump part of FLASH
memory dump 0x20000000 0x10000 tftp://192.168.1.1/flash.bin
