<?xml version="1.0" encoding="UTF-8"?>
<module id="TAC_CFG" HW_revision="" XML_version="1" description="">
  <!-- csl_tac_cfgregs -->
  <register id="fe_fe_pid" offset="0x00000" width="32" description="(1 of 2, stride 4096)">
    <bitfield id="scheme" width="2" begin="31" end="30" description="" rwaccess="RW" />
    <bitfield id="pid" width="12" begin="27" end="16" description="" rwaccess="RW" />
    <bitfield id="rtl_rev_nb" width="5" begin="15" end="11" description="" rwaccess="RW" />
    <bitfield id="maj_rev_nb" width="3" begin="10" end="8" description="" rwaccess="RW" />
    <bitfield id="cus_rev_nb" width="2" begin="7" end="6" description="" rwaccess="RW" />
    <bitfield id="min_rev_nb" width="6" begin="5" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_ena" offset="0x00004" width="32" description="(1 of 2, stride 4096)">
    <bitfield id="enable" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_stat" offset="0x00008" width="32" description="(1 of 2, stride 4096)">
    <bitfield id="status" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_war_buf_war_buf0" offset="0x00000" width="32" description="(1 of 10, stride 16)">
  </register>
  <register id="fe_war_buf_war_buf1" offset="0x00004" width="32" description="(1 of 10, stride 16)">
  </register>
  <register id="fe_war_buf_war_buf2" offset="0x00008" width="32" description="(1 of 10, stride 16)">
  </register>
  <register id="fe_cpm_start_ad" offset="0x00060" width="32" description="(1 of 2, stride 16)">
    <bitfield id="start_ad" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_cpm_size" offset="0x00064" width="32" description="(1 of 2, stride 16)">
    <bitfield id="size" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_cpm_wr_ptr" offset="0x00068" width="32" description="(1 of 2, stride 16)">
    <bitfield id="wr_ptr" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_sw_reset" offset="0x00070" width="32" description="(1 of 2, stride 16)">
    <bitfield id="reset" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_head_prio" offset="0x00080" width="32" description="(1 of 2, stride 16)">
    <bitfield id="priority" width="3" begin="2" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_data_prio" offset="0x00084" width="32" description="(1 of 2, stride 16)">
    <bitfield id="priority" width="3" begin="2" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_warn_prio" offset="0x00088" width="32" description="(1 of 2, stride 16)">
    <bitfield id="priority" width="3" begin="2" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_cpm_prio" offset="0x0008c" width="32" description="(1 of 2, stride 16)">
    <bitfield id="priority" width="3" begin="2" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_trans_cfg" offset="0x000a0" width="32" description="(1 of 2, stride 16)">
    <bitfield id="init_value" width="12" begin="12" end="1" description="" rwaccess="RW" />
    <bitfield id="enable_flag" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_fe_trans_int" offset="0x000a4" width="32" description="(1 of 2, stride 16)">
    <bitfield id="master_id" width="8" begin="15" end="8" description="" rwaccess="RW" />
    <bitfield id="trans_kind" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="trans_id" width="4" begin="4" end="1" description="" rwaccess="RW" />
    <bitfield id="error_flag" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="fe_mit_mit0" offset="0x00000" width="32" description="(1 of 32, stride 8)">
  </register>
  <register id="fe_mit_mit1" offset="0x00004" width="32" description="(1 of 32, stride 8)">
  </register>
  <register id="fe_fe_wr_trans_stat" offset="0x00200" width="32" description="(1 of 2, stride 8)">
    <bitfield id="trans_kind" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sgcp_id" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="trans_stat" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beti_ctrl" offset="0x08000" width="32" description="">
    <bitfield id="enable" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beti_stat" offset="0x08004" width="32" description="">
    <bitfield id="sgcp7_status" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="sgcp6_status" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="sgcp5_status" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="sgcp4_status" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sgcp3_status" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sgcp2_status" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sgcp1_status" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="sgcp0_status" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beti_wcfg" offset="0x08008" width="32" description="">
    <bitfield id="be_wd_cfg" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beti_wst" offset="0x0800c" width="32" description="">
    <bitfield id="be_wd_stat" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beti_wint" offset="0x08010" width="32" description="">
    <bitfield id="int_stat" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beti_def_ant" offset="0x08014" width="32" description="">
    <bitfield id="i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beti_spc" offset="0x08020" width="32" description="">
    <bitfield id="iq_swap" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="acc_mode" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beti_sw_ite_start" offset="0x08024" width="32" description="">
    <bitfield id="ite_start" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="acm_acm0" offset="0x08800" width="32" description="(1 of 64, stride 16)">
    <bitfield id="i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="acm_acm1" offset="0x08804" width="32" description="(1 of 64, stride 16)">
    <bitfield id="tcell" width="11" begin="14" end="4" description="" rwaccess="RW" />
    <bitfield id="sat_dyn_range" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="acm_acm2" offset="0x08808" width="32" description="(1 of 64, stride 16)">
    <bitfield id="vam_shifter_value" width="5" begin="31" end="27" description="" rwaccess="RW" />
    <bitfield id="vam_coeff_set_id" width="5" begin="26" end="22" description="" rwaccess="RW" />
    <bitfield id="vam_enable_flag" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="ext_stream_id" width="4" begin="20" end="17" description="" rwaccess="RW" />
    <bitfield id="ext_aggr_flg" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="stream_state" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="frame_id" width="12" begin="13" end="2" description="" rwaccess="RW" />
    <bitfield id="req_type" width="2" begin="1" end="0" description="" rwaccess="RW" />
  </register>
  <register id="acm_acm3" offset="0x0880c" width="32" description="(1 of 64, stride 16)">
    <bitfield id="vam_enable_status" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="vct_update_req_frame_id" width="12" begin="15" end="4" description="" rwaccess="RW" />
    <bitfield id="vct_update_req_slot_id" width="4" begin="3" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vct_vct0" offset="0x08c00" width="32" description="(1 of 32, stride 32)">
    <bitfield id="new_c11_i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="new_c11_q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vct_vct1" offset="0x08c04" width="32" description="(1 of 32, stride 32)">
    <bitfield id="new_c12_i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="new_c12_q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vct_vct2" offset="0x08c08" width="32" description="(1 of 32, stride 32)">
    <bitfield id="new_c21_i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="new_c21_q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vct_vct3" offset="0x08c0c" width="32" description="(1 of 32, stride 32)">
    <bitfield id="new_c22_i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="new_c22_q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vct_vct4" offset="0x08c10" width="32" description="(1 of 32, stride 32)">
    <bitfield id="current_c11_i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="current_c11_q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vct_vct5" offset="0x08c14" width="32" description="(1 of 32, stride 32)">
    <bitfield id="current_c12_i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="current_c12_q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vct_vct6" offset="0x08c18" width="32" description="(1 of 32, stride 32)">
    <bitfield id="current_c21_i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="current_c21_q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="vct_vct7" offset="0x08c1c" width="32" description="(1 of 32, stride 32)">
    <bitfield id="current_c22_i_part" width="16" begin="31" end="16" description="" rwaccess="RW" />
    <bitfield id="current_c22_q_part" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_ctrl" offset="0x09000" width="32" description="">
    <bitfield id="enable" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_irs0" offset="0x09008" width="32" description="">
    <bitfield id="sgcp7_ib_wr_miss_stat" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="sgcp7_seq_stat" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="sgcp7_fifo_over_stat" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="sgcp7_cyc_over_stat" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="sgcp6_ib_wr_miss_stat" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="sgcp6_seq_stat" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="sgcp6_fifo_over_stat" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="sgcp6_cyc_over_stat" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="sgcp5_ib_wr_miss_stat" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="sgcp5_seq_stat" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="sgcp5_fifo_over_stat" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="sgcp5_cyc_over_stat" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="sgcp4_ib_wr_miss_stat" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="sgcp4_seq_stat" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="sgcp4_fifo_over_stat" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="sgcp4_cyc_over_stat" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="sgcp3_ib_wr_miss_stat" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="sgcp3_seq_stat" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="sgcp3_fifo_over_stat" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="sgcp3_cyc_over_stat" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="sgcp2_ib_wr_miss_stat" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="sgcp2_seq_stat" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="sgcp2_fifo_over_stat" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sgcp2_cyc_over_stat" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="sgcp1_ib_wr_miss_stat" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="sgcp1_seq_stat" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="sgcp1_fifo_over_stat" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="sgcp1_cyc_over_stat" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sgcp0_ib_wr_miss_stat" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sgcp0_seq_stat" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sgcp0_fifo_over_stat" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="sgcp0_cyc_over_stat" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_irs1" offset="0x0900c" width="32" description="">
    <bitfield id="be_wd_stat" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="fe3_trans_stat" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="fe2_trans_stat" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="fe1_trans_stat" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="fe0_trans_stat" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_ics0" offset="0x09010" width="32" description="">
    <bitfield id="sgcp7_ib_wr_miss_clr" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="sgcp7_seq_clr" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="sgcp7_fifo_over_clr" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="sgcp7_cyc_over_clr" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="sgcp6_ib_wr_miss_clr" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="sgcp6_seq_clr" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="sgcp6_fifo_over_clr" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="sgcp6_cyc_over_clr" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="sgcp5_ib_wr_miss_clr" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="sgcp5_seq_clr" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="sgcp5_fifo_over_clr" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="sgcp5_cyc_over_clr" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="sgcp4_ib_wr_miss_clr" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="sgcp4_seq_clr" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="sgcp4_fifo_over_clr" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="sgcp4_cyc_over_clr" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="sgcp3_ib_wr_miss_clr" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="sgcp3_seq_clr" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="sgcp3_fifo_over_clr" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="sgcp3_cyc_over_clr" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="sgcp2_ib_wr_miss_clr" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="sgcp2_seq_clr" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="sgcp2_fifo_over_clr" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sgcp2_cyc_over_clr" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="sgcp1_ib_wr_miss_clr" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="sgcp1_seq_clr" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="sgcp1_fifo_over_clr" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="sgcp1_cyc_over_clr" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sgcp0_ib_wr_miss_clr" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sgcp0_seq_clr" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sgcp0_fifo_over_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="sgcp0_cyc_over_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_ics1" offset="0x09014" width="32" description="">
    <bitfield id="be_wd_clr" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="fe3_trans_clr" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="fe2_trans_clr" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="fe1_trans_clr" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="fe0_trans_clr" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_ies0" offset="0x09018" width="32" description="">
    <bitfield id="sgcp7_ib_wr_miss_stat" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="sgcp7_seq_stat" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="sgcp7_fifo_over_stat" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="sgcp7_cyc_over_stat" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="sgcp6_ib_wr_miss_stat" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="sgcp6_seq_stat" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="sgcp6_fifo_over_stat" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="sgcp6_cyc_over_stat" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="sgcp5_ib_wr_miss_stat" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="sgcp5_seq_stat" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="sgcp5_fifo_over_stat" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="sgcp5_cyc_over_stat" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="sgcp4_ib_wr_miss_stat" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="sgcp4_seq_stat" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="sgcp4_fifo_over_stat" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="sgcp4_cyc_over_stat" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="sgcp3_ib_wr_miss_stat" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="sgcp3_seq_stat" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="sgcp3_fifo_over_stat" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="sgcp3_cyc_over_stat" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="sgcp2_ib_wr_miss_stat" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="sgcp2_seq_stat" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="sgcp2_fifo_over_stat" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sgcp2_cyc_over_stat" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="sgcp1_ib_wr_miss_stat" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="sgcp1_seq_stat" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="sgcp1_fifo_over_stat" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="sgcp1_cyc_over_stat" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sgcp0_ib_wr_miss_stat" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sgcp0_seq_stat" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sgcp0_fifo_over_stat" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="sgcp0_cyc_over_stat" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_ies1" offset="0x0901c" width="32" description="">
    <bitfield id="be_wd_stat" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="fe3_trans_stat" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="fe2_trans_stat" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="fe1_trans_stat" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="fe0_trans_stat" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_ie0" offset="0x09020" width="32" description="">
    <bitfield id="sgcp7_ib_wr_miss_ena" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="sgcp7_seq_ena" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="sgcp7_fifo_over_ena" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="sgcp7_cyc_over_ena" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="sgcp6_ib_wr_miss_ena" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="sgcp6_seq_ena" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="sgcp6_fifo_over_ena" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="sgcp6_cyc_over_ena" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="sgcp5_ib_wr_miss_ena" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="sgcp5_seq_ena" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="sgcp5_fifo_over_ena" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="sgcp5_cyc_over_ena" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="sgcp4_ib_wr_miss_ena" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="sgcp4_seq_ena" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="sgcp4_fifo_over_ena" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="sgcp4_cyc_over_ena" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="sgcp3_ib_wr_miss_ena" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="sgcp3_seq_ena" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="sgcp3_fifo_over_ena" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="sgcp3_cyc_over_ena" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="sgcp2_ib_wr_miss_ena" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="sgcp2_seq_ena" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="sgcp2_fifo_over_ena" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sgcp2_cyc_over_ena" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="sgcp1_ib_wr_miss_ena" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="sgcp1_seq_ena" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="sgcp1_fifo_over_ena" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="sgcp1_cyc_over_ena" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sgcp0_ib_wr_miss_ena" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sgcp0_seq_ena" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sgcp0_fifo_over_ena" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="sgcp0_cyc_over_ena" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_ie1" offset="0x09024" width="32" description="">
    <bitfield id="be_wd_ena" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="fe3_trans_ena" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="fe2_trans_ena" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="fe1_trans_ena" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="fe0_trans_ena" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_iecs0" offset="0x09028" width="32" description="">
    <bitfield id="sgcp7_ib_wr_miss_clear" width="1" begin="31" end="31" description="" rwaccess="RW" />
    <bitfield id="sgcp7_seq_clear" width="1" begin="30" end="30" description="" rwaccess="RW" />
    <bitfield id="sgcp7_fifo_over_clear" width="1" begin="29" end="29" description="" rwaccess="RW" />
    <bitfield id="sgcp7_cyc_over_clear" width="1" begin="28" end="28" description="" rwaccess="RW" />
    <bitfield id="sgcp6_ib_wr_miss_clear" width="1" begin="27" end="27" description="" rwaccess="RW" />
    <bitfield id="sgcp6_seq_clear" width="1" begin="26" end="26" description="" rwaccess="RW" />
    <bitfield id="sgcp6_fifo_over_clear" width="1" begin="25" end="25" description="" rwaccess="RW" />
    <bitfield id="sgcp6_cyc_over_clear" width="1" begin="24" end="24" description="" rwaccess="RW" />
    <bitfield id="sgcp5_ib_wr_miss_clear" width="1" begin="23" end="23" description="" rwaccess="RW" />
    <bitfield id="sgcp5_seq_clear" width="1" begin="22" end="22" description="" rwaccess="RW" />
    <bitfield id="sgcp5_fifo_over_clear" width="1" begin="21" end="21" description="" rwaccess="RW" />
    <bitfield id="sgcp5_cyc_over_clear" width="1" begin="20" end="20" description="" rwaccess="RW" />
    <bitfield id="sgcp4_ib_wr_miss_clear" width="1" begin="19" end="19" description="" rwaccess="RW" />
    <bitfield id="sgcp4_seq_clear" width="1" begin="18" end="18" description="" rwaccess="RW" />
    <bitfield id="sgcp4_fifo_over_clear" width="1" begin="17" end="17" description="" rwaccess="RW" />
    <bitfield id="sgcp4_cyc_over_clear" width="1" begin="16" end="16" description="" rwaccess="RW" />
    <bitfield id="sgcp3_ib_wr_miss_clear" width="1" begin="15" end="15" description="" rwaccess="RW" />
    <bitfield id="sgcp3_seq_clear" width="1" begin="14" end="14" description="" rwaccess="RW" />
    <bitfield id="sgcp3_fifo_over_clear" width="1" begin="13" end="13" description="" rwaccess="RW" />
    <bitfield id="sgcp3_cyc_over_clear" width="1" begin="12" end="12" description="" rwaccess="RW" />
    <bitfield id="sgcp2_ib_wr_miss_clear" width="1" begin="11" end="11" description="" rwaccess="RW" />
    <bitfield id="sgcp2_seq_clear" width="1" begin="10" end="10" description="" rwaccess="RW" />
    <bitfield id="sgcp2_fifo_over_clear" width="1" begin="9" end="9" description="" rwaccess="RW" />
    <bitfield id="sgcp2_cyc_over_clear" width="1" begin="8" end="8" description="" rwaccess="RW" />
    <bitfield id="sgcp1_ib_wr_miss_clear" width="1" begin="7" end="7" description="" rwaccess="RW" />
    <bitfield id="sgcp1_seq_clear" width="1" begin="6" end="6" description="" rwaccess="RW" />
    <bitfield id="sgcp1_fifo_over_clear" width="1" begin="5" end="5" description="" rwaccess="RW" />
    <bitfield id="sgcp1_cyc_over_clear" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="sgcp0_ib_wr_miss_clear" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="sgcp0_seq_clear" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="sgcp0_fifo_over_clear" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="sgcp0_cyc_over_clear" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_iecs1" offset="0x0902c" width="32" description="">
    <bitfield id="be_wd_clear" width="1" begin="4" end="4" description="" rwaccess="RW" />
    <bitfield id="fe3_trans_clear" width="1" begin="3" end="3" description="" rwaccess="RW" />
    <bitfield id="fe2_trans_clear" width="1" begin="2" end="2" description="" rwaccess="RW" />
    <bitfield id="fe1_trans_clear" width="1" begin="1" end="1" description="" rwaccess="RW" />
    <bitfield id="fe0_trans_clear" width="1" begin="0" end="0" description="" rwaccess="RW" />
  </register>
  <register id="beii_eoi" offset="0x09030" width="32" description="">
    <bitfield id="eoi" width="32" begin="31" end="0" description="" rwaccess="RW" />
  </register>
  <register id="cfg_tot" offset="0x0a000" width="32" description="">
    <bitfield id="tot_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="cfg_writ" offset="0x0a004" width="32" description="">
    <bitfield id="wr_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="cfg_read" offset="0x0a008" width="32" description="">
    <bitfield id="rd_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="slv_tot" offset="0x0a010" width="32" description="">
    <bitfield id="tot_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="slv_writ" offset="0x0a014" width="32" description="">
    <bitfield id="wr_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="slv_read" offset="0x0a018" width="32" description="">
    <bitfield id="rd_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mst_stats_mst0" offset="0x0a020" width="32" description="(1 of 4, stride 16)">
    <bitfield id="total_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mst_stats_mst1" offset="0x0a024" width="32" description="(1 of 4, stride 16)">
    <bitfield id="write_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
  <register id="mst_stats_mst2" offset="0x0a028" width="32" description="(1 of 4, stride 16)">
    <bitfield id="read_acc_nb" width="16" begin="15" end="0" description="" rwaccess="RW" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
