
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Thu Feb  1 20:05:30 2018
Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 2.6.32-696.18.7.el6.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS release 6.9 (Final)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> restoreDesign /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat aes_cipher_top
exclude_path_collection 0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Feb  1 20:07:16 2018
viaInitial ends at Thu Feb  1 20:07:16 2018
Loading view definition file from /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.42min, fe_real=1.82min, fe_mem=484.4M) ***
*** Begin netlist parsing (mem=484.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/aes_cipher_top.v.gz'

*** Memory Usage v#1 (Current mem = 484.383M, initial mem = 151.930M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=484.4M) ***
Set top cell to aes_cipher_top.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aes_cipher_top ...
*** Netlist is unique.
** info: there are 1680 modules.
** info: there are 13739 stdCell insts.

*** Memory Usage v#1 (Current mem = 541.461M, initial mem = 151.930M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/libs/mmmc/aes_cipher_top.sdc' ...
Current (total cpu=0:00:26.5, real=0:01:51, peak res=331.0M, current mem=676.7M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=347.7M, current mem=694.9M)
Current (total cpu=0:00:26.6, real=0:01:51, peak res=347.7M, current mem=694.9M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/aes_cipher_top.fp.gz (mem = 702.9M).
*info: reset 14031 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 527600 522400)
 ... processed partition successfully.
Set (u0) in guide (162000 164000 359600 354800)
Set (us00) in guide (28000 430400 125600 491600)
Set (us01) in guide (131600 430400 231200 491600)
Set (us02) in guide (288000 430400 387200 491600)
Set (us03) in guide (396800 430400 497200 491600)
Set (us20) in guide (26000 362000 124400 423200)
Set (us21) in guide (131600 362000 232000 423200)
Set (us32) in guide (288000 362000 387600 423200)
Set (us33) in guide (396000 362000 499200 423200)
Set (us10) in guide (28000 99200 128000 160400)
Set (us22) in guide (28000 30800 127200 92000)
Set (us23) in guide (133200 30800 235600 92000)
Set (us30) in guide (296400 27200 395200 88400)
Set (us31) in guide (403600 27200 502800 88400)
Set (us11) in guide (132400 99200 236400 156800)
Set (us12) in guide (296400 95600 395200 156800)
Set (us13) in guide (402000 95600 499600 156800)
There are 209 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 702.9M) ***
Reading placement file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/aes_cipher_top.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/aes_cipher_top.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=702.9M) ***
Total net length = 2.555e+05 (1.278e+05 1.277e+05) (ext = 1.545e+04)
Reading routing file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/aes_cipher_top.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Thu Feb  1 19:33:50 2018 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 14003 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=717.9M) ***
Reading DEF file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/aes_cipher_top.def.gz', current time is Thu Feb  1 20:07:22 2018 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/aes_cipher_top.def.gz' is parsed, current time is Thu Feb  1 20:07:22 2018.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/placement.enc.dat/aes_cipher_top.congmap.gz ...
'set_default_switching_activity' finished successfully.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
*** Message Summary: 2231 warning(s), 0 error(s)

<CMD> restoreDesign /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat aes_cipher_top
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
Reset to color id 0 for u0 (aes_key_expand_128) and all their descendants.
Reset to color id 0 for us00 (aes_sbox_0) and all their descendants.
Reset to color id 0 for us01 (aes_sbox_19) and all their descendants.
Reset to color id 0 for us02 (aes_sbox_18) and all their descendants.
Reset to color id 0 for us03 (aes_sbox_17) and all their descendants.
Reset to color id 0 for us10 (aes_sbox_16) and all their descendants.
Reset to color id 0 for us11 (aes_sbox_15) and all their descendants.
Reset to color id 0 for us12 (aes_sbox_14) and all their descendants.
Reset to color id 0 for us13 (aes_sbox_13) and all their descendants.
Reset to color id 0 for us20 (aes_sbox_12) and all their descendants.
Reset to color id 0 for us21 (aes_sbox_11) and all their descendants.
Reset to color id 0 for us22 (aes_sbox_10) and all their descendants.
Reset to color id 0 for us23 (aes_sbox_9) and all their descendants.
Reset to color id 0 for us30 (aes_sbox_8) and all their descendants.
Reset to color id 0 for us31 (aes_sbox_7) and all their descendants.
Reset to color id 0 for us32 (aes_sbox_6) and all their descendants.
Reset to color id 0 for us33 (aes_sbox_5) and all their descendants.
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 880.324M, initial mem = 151.930M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Feb  1 20:07:50 2018
viaInitial ends at Thu Feb  1 20:07:50 2018
Loading view definition file from /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260b/public/data/libraries/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.59min, fe_real=2.38min, fe_mem=766.9M) ***
*** Begin netlist parsing (mem=766.9M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/aes_cipher_top.v.gz'

*** Memory Usage v#1 (Current mem = 766.922M, initial mem = 151.930M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=766.9M) ***
Set top cell to aes_cipher_top.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aes_cipher_top ...
*** Netlist is unique.
** info: there are 1680 modules.
** info: there are 13890 stdCell insts.

*** Memory Usage v#1 (Current mem = 796.930M, initial mem = 151.930M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
**WARN: analysis view BC_VIEW not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:36.9, real=0:02:25, peak res=509.4M, current mem=905.1M)
aes_cipher_top
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=504.6M, current mem=914.8M)
Current (total cpu=0:00:37.0, real=0:02:25, peak res=509.4M, current mem=914.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Reading floorplan file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/aes_cipher_top.fp.gz (mem = 918.8M).
*info: reset 14182 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 527600 522400)
 ... processed partition successfully.
Set (u0) in guide (162000 164000 359600 354800)
Set (us00) in guide (28000 430400 125600 491600)
Set (us01) in guide (131600 430400 231200 491600)
Set (us02) in guide (288000 430400 387200 491600)
Set (us03) in guide (396800 430400 497200 491600)
Set (us20) in guide (26000 362000 124400 423200)
Set (us21) in guide (131600 362000 232000 423200)
Set (us32) in guide (288000 362000 387600 423200)
Set (us33) in guide (396000 362000 499200 423200)
Set (us10) in guide (28000 99200 128000 160400)
Set (us22) in guide (28000 30800 127200 92000)
Set (us23) in guide (133200 30800 235600 92000)
Set (us30) in guide (296400 27200 395200 88400)
Set (us31) in guide (403600 27200 502800 88400)
Set (us11) in guide (132400 99200 236400 156800)
Set (us12) in guide (296400 95600 395200 156800)
Set (us13) in guide (402000 95600 499600 156800)
There are 10 nets with weight being set
There are 139 nets with bottomPreferredRoutingLayer being set
There are 10 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 918.8M) ***
Reading placement file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/aes_cipher_top.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/aes_cipher_top.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=920.8M) ***
Total net length = 2.560e+05 (1.309e+05 1.251e+05) (ext = 1.575e+04)
Reading routing file - /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/aes_cipher_top.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Thu Feb  1 19:56:42 2018 Format: 15.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 14154 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:01.0 mem=936.9M) ***
Reading DEF file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/aes_cipher_top.def.gz', current time is Thu Feb  1 20:07:56 2018 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
DEF file '/home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/aes_cipher_top.def.gz' is parsed, current time is Thu Feb  1 20:07:56 2018.
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/aes_cipher_top.congmap.gz ...
'set_default_switching_activity' finished successfully.
Extracting original clock gating for clk... 
  clock_tree clk contains 530 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
*** Message Summary: 2231 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> uiSetTool stretchWire
<CMD> uiSetTool addVia
<CMD> undo
**ERROR: (IMPSYT-6852):	No more action to undo.
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.07 (MB), peak = 816.80 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Estimated cell power/ground rail width = 0.225 um
Begin checking placement ... (start mem=942.4M, init mem=948.4M)
*info: Placed = 13890          (Fixed = 9)
*info: Unplaced = 0           
Placement Density:84.81%(41630/49085)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=951.4M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (10) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=951.4M) ***
#Start route 10 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Feb  1 20:08:22 2018
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_5_ connects to NET CTS_38 at location ( 252.300 192.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_62_ connects to NET CTS_38 at location ( 252.300 191.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_16_ connects to NET CTS_38 at location ( 250.100 187.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_4_ connects to NET CTS_38 at location ( 252.500 180.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_11_ connects to NET CTS_38 at location ( 249.900 181.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_8_ connects to NET CTS_38 at location ( 248.300 181.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_0_ connects to NET CTS_38 at location ( 247.300 180.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_12_ connects to NET CTS_38 at location ( 246.300 178.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_22_ connects to NET CTS_38 at location ( 242.500 178.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_27_ connects to NET CTS_38 at location ( 242.300 181.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_7_ connects to NET CTS_38 at location ( 240.900 180.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_12_ connects to NET CTS_38 at location ( 240.900 178.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_14_ connects to NET CTS_38 at location ( 242.700 176.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_3_ connects to NET CTS_38 at location ( 243.300 174.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_in_r_reg_35_ connects to NET CTS_38 at location ( 251.900 173.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_17_ connects to NET CTS_38 at location ( 250.100 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_47_ connects to NET CTS_38 at location ( 250.100 167.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_9_ connects to NET CTS_38 at location ( 250.100 165.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_0_ connects to NET CTS_38 at location ( 250.100 163.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST text_out_reg_4_ connects to NET CTS_38 at location ( 250.100 162.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_37 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_35 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_34 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_33 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 14180 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 879.82 (MB), peak = 911.84 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 108.120 52.290 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 104.520 61.310 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 123.920 79.310 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 129.520 82.910 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.920 43.310 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 113.920 64.910 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 117.920 75.710 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 131.720 77.490 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 133.320 68.510 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 123.920 72.110 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 109.320 57.710 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 121.520 77.490 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 113.920 45.090 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 110.520 55.890 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 115.720 70.290 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 127.520 70.290 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 125.720 73.890 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 114.120 66.690 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 132.520 72.110 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 119.720 72.110 ) on M1 for NET CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#10 routed nets are extracted.
#    9 (0.06%) extracted nets are partially routed.
#14172 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 14182.
#
#Number of eco nets is 9
#
#Start data preparation...
#
#Data preparation is done on Thu Feb  1 20:08:42 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb  1 20:08:42 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1305           0        7656    69.00%
#  Metal 2        V        1319           0        7656     0.00%
#  Metal 3        H        1305           0        7656     0.00%
#  Metal 4        V        1319           0        7656     0.00%
#  Metal 5        H        1305           0        7656     0.00%
#  Metal 6        V        1319           0        7656     0.00%
#  Metal 7        H         326           0        7656     0.00%
#  Metal 8        V         330           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   8528       0.00%  61248     8.63%
#
#  10 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 881.72 (MB), peak = 911.84 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.57 (MB), peak = 911.84 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.90 (MB), peak = 911.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 33 (skipped).
#Total number of nets with skipped attribute = 14139 (skipped).
#Total number of routable nets = 10.
#Total number of nets in the design = 14182.
#
#9 routable nets have only global wires.
#1 routable net has only detail routed wires.
#14139 skipped nets have only detail routed wires.
#9 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  9               0  
#------------------------------------------------
#        Total                  9               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 10                168           13971  
#-------------------------------------------------------------------
#        Total                 10                168           13971  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 4809 um.
#Total half perimeter of net bounding box = 1949 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 109 um.
#Total wire length on LAYER M3 = 2553 um.
#Total wire length on LAYER M4 = 2124 um.
#Total wire length on LAYER M5 = 21 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1624
#Total number of multi-cut vias = 9 (  0.6%)
#Total number of single cut vias = 1615 ( 99.4%)
#Up-Via Summary (total 1624):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         531 ( 98.3%)         9 (  1.7%)        540
#  Metal 2         479 (100.0%)         0 (  0.0%)        479
#  Metal 3         591 (100.0%)         0 (  0.0%)        591
#  Metal 4          14 (100.0%)         0 (  0.0%)         14
#-----------------------------------------------------------
#                 1615 ( 99.4%)         9 (  0.6%)       1624 
#
#Total number of involved priority nets 9
#Maximum src to sink distance for priority net 288.4
#Average of max src_to_sink distance for priority net 220.7
#Average of ave src_to_sink distance for priority net 147.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.09 (MB), peak = 911.84 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.54 (MB), peak = 911.84 (MB)
#Start Track Assignment.
#Done with 178 horizontal wires in 1 hboxes and 107 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 4932 um.
#Total half perimeter of net bounding box = 1949 um.
#Total wire length on LAYER M1 = 133 um.
#Total wire length on LAYER M2 = 108 um.
#Total wire length on LAYER M3 = 2545 um.
#Total wire length on LAYER M4 = 2122 um.
#Total wire length on LAYER M5 = 24 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1569
#Total number of multi-cut vias = 9 (  0.6%)
#Total number of single cut vias = 1560 ( 99.4%)
#Up-Via Summary (total 1569):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         504 ( 98.2%)         9 (  1.8%)        513
#  Metal 2         453 (100.0%)         0 (  0.0%)        453
#  Metal 3         590 (100.0%)         0 (  0.0%)        590
#  Metal 4          13 (100.0%)         0 (  0.0%)         13
#-----------------------------------------------------------
#                 1560 ( 99.4%)         9 (  0.6%)       1569 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.17 (MB), peak = 911.84 (MB)
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 29.01 (MB)
#Total memory = 888.17 (MB)
#Peak memory = 911.84 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 16.2% of the total area was rechecked for DRC, and 44.3% required routing.
#    number of violations = 0
#13882 out of 13890 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 930.43 (MB), peak = 930.43 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 894.01 (MB), peak = 930.58 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 4055 um.
#Total half perimeter of net bounding box = 1949 um.
#Total wire length on LAYER M1 = 32 um.
#Total wire length on LAYER M2 = 522 um.
#Total wire length on LAYER M3 = 2034 um.
#Total wire length on LAYER M4 = 1467 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 1292
#Total number of multi-cut vias = 9 (  0.7%)
#Total number of single cut vias = 1283 ( 99.3%)
#Up-Via Summary (total 1292):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         541 ( 98.4%)         9 (  1.6%)        550
#  Metal 2         409 (100.0%)         0 (  0.0%)        409
#  Metal 3         333 (100.0%)         0 (  0.0%)        333
#-----------------------------------------------------------
#                 1283 ( 99.3%)         9 (  0.7%)       1292 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 1.53 (MB)
#Total memory = 889.71 (MB)
#Peak memory = 930.58 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 1.54 (MB)
#Total memory = 889.71 (MB)
#Peak memory = 930.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:31
#Increased memory = 55.18 (MB)
#Total memory = 878.98 (MB)
#Peak memory = 930.58 (MB)
#Number of warnings = 78
#Total number of warnings = 79
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb  1 20:08:53 2018
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Feb  1 20:08:53 2018
#
#Generating timing data, please wait...
#14149 total nets, 10 already routed, 10 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1204.68 CPU=0:00:03.2 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 925.00 (MB), peak = 1114.46 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_21699.tif.gz ...
#Read in timing information for 391 ports, 13890 instances from timing file .timing_file_21699.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 14180 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#165/14149 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 918.66 (MB), peak = 1114.46 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Thu Feb  1 20:09:02 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb  1 20:09:02 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1305           0        7656    69.00%
#  Metal 2        V        1319           0        7656     0.00%
#  Metal 3        H        1305           0        7656     0.00%
#  Metal 4        V        1319           0        7656     0.00%
#  Metal 5        H        1305           0        7656     0.00%
#  Metal 6        V        1319           0        7656     0.00%
#  Metal 7        H         326           0        7656     0.00%
#  Metal 8        V         330           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   8528       0.00%  61248     8.63%
#
#  10 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 920.34 (MB), peak = 1114.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 978.37 (MB), peak = 1114.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 984.46 (MB), peak = 1114.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 33 (skipped).
#Total number of routable nets = 14149.
#Total number of nets in the design = 14182.
#
#14139 routable nets have only global wires.
#10 routable nets have only detail routed wires.
#168 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                168           13971  
#------------------------------------------------
#        Total                168           13971  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 10                168           13971  
#-------------------------------------------------------------------
#        Total                 10                168           13971  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    140(1.83%)     39(0.51%)      4(0.05%)   (2.39%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    140(0.25%)     39(0.07%)      4(0.01%)   (0.32%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.60% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 298382 um.
#Total half perimeter of net bounding box = 272503 um.
#Total wire length on LAYER M1 = 1298 um.
#Total wire length on LAYER M2 = 53772 um.
#Total wire length on LAYER M3 = 79172 um.
#Total wire length on LAYER M4 = 69313 um.
#Total wire length on LAYER M5 = 57229 um.
#Total wire length on LAYER M6 = 18371 um.
#Total wire length on LAYER M7 = 9051 um.
#Total wire length on LAYER M8 = 10176 um.
#Total number of vias = 110506
#Total number of multi-cut vias = 9 (  0.0%)
#Total number of single cut vias = 110497 (100.0%)
#Up-Via Summary (total 110506):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       46784 (100.0%)         9 (  0.0%)      46793
#  Metal 2       33205 (100.0%)         0 (  0.0%)      33205
#  Metal 3       15874 (100.0%)         0 (  0.0%)      15874
#  Metal 4        8865 (100.0%)         0 (  0.0%)       8865
#  Metal 5        2902 (100.0%)         0 (  0.0%)       2902
#  Metal 6        1480 (100.0%)         0 (  0.0%)       1480
#  Metal 7        1387 (100.0%)         0 (  0.0%)       1387
#-----------------------------------------------------------
#               110497 (100.0%)         9 (  0.0%)     110506 
#
#Max overcon = 5 tracks.
#Total overcon = 0.32%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 984.46 (MB), peak = 1114.46 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.06 (MB), peak = 1114.46 (MB)
#Start Track Assignment.
#Done with 24216 horizontal wires in 1 hboxes and 24479 vertical wires in 1 hboxes.
#Done with 5599 horizontal wires in 1 hboxes and 4686 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 314804 um.
#Total half perimeter of net bounding box = 272503 um.
#Total wire length on LAYER M1 = 12933 um.
#Total wire length on LAYER M2 = 53567 um.
#Total wire length on LAYER M3 = 82422 um.
#Total wire length on LAYER M4 = 69647 um.
#Total wire length on LAYER M5 = 58300 um.
#Total wire length on LAYER M6 = 18517 um.
#Total wire length on LAYER M7 = 9148 um.
#Total wire length on LAYER M8 = 10270 um.
#Total number of vias = 110506
#Total number of multi-cut vias = 9 (  0.0%)
#Total number of single cut vias = 110497 (100.0%)
#Up-Via Summary (total 110506):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       46784 (100.0%)         9 (  0.0%)      46793
#  Metal 2       33205 (100.0%)         0 (  0.0%)      33205
#  Metal 3       15874 (100.0%)         0 (  0.0%)      15874
#  Metal 4        8865 (100.0%)         0 (  0.0%)       8865
#  Metal 5        2902 (100.0%)         0 (  0.0%)       2902
#  Metal 6        1480 (100.0%)         0 (  0.0%)       1480
#  Metal 7        1387 (100.0%)         0 (  0.0%)       1387
#-----------------------------------------------------------
#               110497 (100.0%)         9 (  0.0%)     110506 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 946.10 (MB), peak = 1114.46 (MB)
#
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = 30.94 (MB)
#Total memory = 946.10 (MB)
#Peak memory = 1114.46 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 60
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1           13        3        6        7        4        0       33
#	M2            4        4       18        0        0        0       26
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        1        1
#	Totals       17        7       24        7        4        1       60
#cpu time = 00:03:21, elapsed time = 00:03:21, memory = 1022.48 (MB), peak = 1114.46 (MB)
#start 1st optimization iteration ...
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            5        4        4        0        1        0       14
#	M2            4        1        8        2        0        1       16
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        1        0        0        0        1
#	Totals        9        5       13        2        1        1       31
#    number of process antenna violations = 1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 975.53 (MB), peak = 1114.46 (MB)
#start 2nd optimization iteration ...
#    number of violations = 20
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            4        2        5        1       12
#	M2            2        1        5        0        8
#	Totals        6        3       10        1       20
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 966.01 (MB), peak = 1114.46 (MB)
#start 3rd optimization iteration ...
#    number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        1        0        1
#	M2            2        3        4        0        2       11
#	Totals        2        3        4        1        2       12
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 966.50 (MB), peak = 1114.46 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.50 (MB), peak = 1114.46 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.32 (MB), peak = 1114.46 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.57 (MB), peak = 1114.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 317612 um.
#Total half perimeter of net bounding box = 272503 um.
#Total wire length on LAYER M1 = 2549 um.
#Total wire length on LAYER M2 = 69721 um.
#Total wire length on LAYER M3 = 90652 um.
#Total wire length on LAYER M4 = 68892 um.
#Total wire length on LAYER M5 = 51270 um.
#Total wire length on LAYER M6 = 18503 um.
#Total wire length on LAYER M7 = 7475 um.
#Total wire length on LAYER M8 = 8550 um.
#Total number of vias = 117952
#Total number of multi-cut vias = 1204 (  1.0%)
#Total number of single cut vias = 116748 ( 99.0%)
#Up-Via Summary (total 117952):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       48239 ( 98.9%)       561 (  1.1%)      48800
#  Metal 2       40383 (100.0%)         0 (  0.0%)      40383
#  Metal 3       16554 (100.0%)         0 (  0.0%)      16554
#  Metal 4        8307 (100.0%)         0 (  0.0%)       8307
#  Metal 5        1774 ( 73.4%)       643 ( 26.6%)       2417
#  Metal 6         819 (100.0%)         0 (  0.0%)        819
#  Metal 7         672 (100.0%)         0 (  0.0%)        672
#-----------------------------------------------------------
#               116748 ( 99.0%)      1204 (  1.0%)     117952 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:27
#Elapsed time = 00:03:27
#Increased memory = 2.74 (MB)
#Total memory = 948.84 (MB)
#Peak memory = 1114.46 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 950.61 (MB), peak = 1114.46 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 317612 um.
#Total half perimeter of net bounding box = 272503 um.
#Total wire length on LAYER M1 = 2549 um.
#Total wire length on LAYER M2 = 69721 um.
#Total wire length on LAYER M3 = 90652 um.
#Total wire length on LAYER M4 = 68892 um.
#Total wire length on LAYER M5 = 51270 um.
#Total wire length on LAYER M6 = 18503 um.
#Total wire length on LAYER M7 = 7475 um.
#Total wire length on LAYER M8 = 8550 um.
#Total number of vias = 117952
#Total number of multi-cut vias = 1204 (  1.0%)
#Total number of single cut vias = 116748 ( 99.0%)
#Up-Via Summary (total 117952):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       48239 ( 98.9%)       561 (  1.1%)      48800
#  Metal 2       40383 (100.0%)         0 (  0.0%)      40383
#  Metal 3       16554 (100.0%)         0 (  0.0%)      16554
#  Metal 4        8307 (100.0%)         0 (  0.0%)       8307
#  Metal 5        1774 ( 73.4%)       643 ( 26.6%)       2417
#  Metal 6         819 (100.0%)         0 (  0.0%)        819
#  Metal 7         672 (100.0%)         0 (  0.0%)        672
#-----------------------------------------------------------
#               116748 ( 99.0%)      1204 (  1.0%)     117952 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Feb  1 20:12:54 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.61 (MB), peak = 1114.46 (MB)
#
#Start Post Route Wire Spread.
#Done with 4271 horizontal wires in 2 hboxes and 3699 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 320526 um.
#Total half perimeter of net bounding box = 272503 um.
#Total wire length on LAYER M1 = 2558 um.
#Total wire length on LAYER M2 = 69994 um.
#Total wire length on LAYER M3 = 91321 um.
#Total wire length on LAYER M4 = 69800 um.
#Total wire length on LAYER M5 = 52050 um.
#Total wire length on LAYER M6 = 18627 um.
#Total wire length on LAYER M7 = 7563 um.
#Total wire length on LAYER M8 = 8612 um.
#Total number of vias = 117952
#Total number of multi-cut vias = 1204 (  1.0%)
#Total number of single cut vias = 116748 ( 99.0%)
#Up-Via Summary (total 117952):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       48239 ( 98.9%)       561 (  1.1%)      48800
#  Metal 2       40383 (100.0%)         0 (  0.0%)      40383
#  Metal 3       16554 (100.0%)         0 (  0.0%)      16554
#  Metal 4        8307 (100.0%)         0 (  0.0%)       8307
#  Metal 5        1774 ( 73.4%)       643 ( 26.6%)       2417
#  Metal 6         819 (100.0%)         0 (  0.0%)        819
#  Metal 7         672 (100.0%)         0 (  0.0%)        672
#-----------------------------------------------------------
#               116748 ( 99.0%)      1204 (  1.0%)     117952 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 988.81 (MB), peak = 1114.46 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 320526 um.
#Total half perimeter of net bounding box = 272503 um.
#Total wire length on LAYER M1 = 2558 um.
#Total wire length on LAYER M2 = 69994 um.
#Total wire length on LAYER M3 = 91321 um.
#Total wire length on LAYER M4 = 69800 um.
#Total wire length on LAYER M5 = 52050 um.
#Total wire length on LAYER M6 = 18627 um.
#Total wire length on LAYER M7 = 7563 um.
#Total wire length on LAYER M8 = 8612 um.
#Total number of vias = 117952
#Total number of multi-cut vias = 1204 (  1.0%)
#Total number of single cut vias = 116748 ( 99.0%)
#Up-Via Summary (total 117952):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       48239 ( 98.9%)       561 (  1.1%)      48800
#  Metal 2       40383 (100.0%)         0 (  0.0%)      40383
#  Metal 3       16554 (100.0%)         0 (  0.0%)      16554
#  Metal 4        8307 (100.0%)         0 (  0.0%)       8307
#  Metal 5        1774 ( 73.4%)       643 ( 26.6%)       2417
#  Metal 6         819 (100.0%)         0 (  0.0%)        819
#  Metal 7         672 (100.0%)         0 (  0.0%)        672
#-----------------------------------------------------------
#               116748 ( 99.0%)      1204 (  1.0%)     117952 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1004.80 (MB), peak = 1114.46 (MB)
#CELL_VIEW aes_cipher_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 959.95 (MB), peak = 1114.46 (MB)
#    number of violations = 0
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 956.88 (MB), peak = 1114.46 (MB)
#CELL_VIEW aes_cipher_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 320526 um.
#Total half perimeter of net bounding box = 272503 um.
#Total wire length on LAYER M1 = 2558 um.
#Total wire length on LAYER M2 = 69994 um.
#Total wire length on LAYER M3 = 91321 um.
#Total wire length on LAYER M4 = 69800 um.
#Total wire length on LAYER M5 = 52050 um.
#Total wire length on LAYER M6 = 18627 um.
#Total wire length on LAYER M7 = 7563 um.
#Total wire length on LAYER M8 = 8612 um.
#Total number of vias = 117952
#Total number of multi-cut vias = 82519 ( 70.0%)
#Total number of single cut vias = 35433 ( 30.0%)
#Up-Via Summary (total 117952):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32445 ( 66.5%)     16355 ( 33.5%)      48800
#  Metal 2        2359 (  5.8%)     38024 ( 94.2%)      40383
#  Metal 3         480 (  2.9%)     16074 ( 97.1%)      16554
#  Metal 4          94 (  1.1%)      8213 ( 98.9%)       8307
#  Metal 5           0 (  0.0%)      2417 (100.0%)       2417
#  Metal 6          30 (  3.7%)       789 ( 96.3%)        819
#  Metal 7          25 (  3.7%)       647 ( 96.3%)        672
#-----------------------------------------------------------
#                35433 ( 30.0%)     82519 ( 70.0%)     117952 
#
#detailRoute Statistics:
#Cpu time = 00:04:10
#Elapsed time = 00:04:10
#Increased memory = 9.04 (MB)
#Total memory = 955.14 (MB)
#Peak memory = 1114.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:42
#Elapsed time = 00:04:42
#Increased memory = 47.08 (MB)
#Total memory = 926.08 (MB)
#Peak memory = 1114.46 (MB)
#Number of warnings = 0
#Total number of warnings = 79
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb  1 20:13:35 2018
#
#routeDesign: cpu time = 00:05:14, elapsed time = 00:05:14, memory = 926.09 (MB), peak = 1114.46 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'aes_cipher_top' of instances=13890 and nets=14182 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/aes_cipher_top_21699_P5sJ98.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1170.2M)
Extracted 10.0007% (CPU Time= 0:00:00.5  MEM= 1239.9M)
Extracted 20.0007% (CPU Time= 0:00:00.6  MEM= 1239.9M)
Extracted 30.0008% (CPU Time= 0:00:00.8  MEM= 1239.9M)
Extracted 40.0008% (CPU Time= 0:00:01.0  MEM= 1239.9M)
Extracted 50.0009% (CPU Time= 0:00:01.2  MEM= 1239.9M)
Extracted 60.001% (CPU Time= 0:00:01.4  MEM= 1239.9M)
Extracted 70.001% (CPU Time= 0:00:01.8  MEM= 1239.9M)
Extracted 80.0011% (CPU Time= 0:00:02.0  MEM= 1243.9M)
Extracted 90.0011% (CPU Time= 0:00:02.4  MEM= 1243.9M)
Extracted 100% (CPU Time= 0:00:03.2  MEM= 1243.9M)
Number of Extracted Resistors     : 307769
Number of Extracted Ground Cap.   : 299171
Number of Extracted Coupling Cap. : 554604
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1217.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.9  Real Time: 0:00:04.0  MEM: 1217.871M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1217.9M, totSessionCpu=0:06:03 **
#Created 847 library cell signatures
#Created 14182 NETS and 0 SPECIALNETS signatures
#Created 13891 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.39 (MB), peak = 1114.46 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.44 (MB), peak = 1114.46 (MB)
Begin checking placement ... (start mem=1217.9M, init mem=1217.9M)
*info: Placed = 13890          (Fixed = 9)
*info: Unplaced = 0           
Placement Density:84.81%(41630/49085)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1217.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 13890

Instance distribution across the VT partitions:

 LVT : inst = 6390 (46.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 6390 (46.0%)

 HVT : inst = 7500 (54.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 7500 (54.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'aes_cipher_top' of instances=13890 and nets=14182 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/aes_cipher_top_21699_P5sJ98.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1209.9M)
Extracted 10.0007% (CPU Time= 0:00:00.6  MEM= 1259.6M)
Extracted 20.0007% (CPU Time= 0:00:00.8  MEM= 1259.6M)
Extracted 30.0008% (CPU Time= 0:00:00.9  MEM= 1259.6M)
Extracted 40.0008% (CPU Time= 0:00:01.1  MEM= 1259.6M)
Extracted 50.0009% (CPU Time= 0:00:01.3  MEM= 1259.6M)
Extracted 60.001% (CPU Time= 0:00:01.5  MEM= 1259.6M)
Extracted 70.001% (CPU Time= 0:00:01.9  MEM= 1259.6M)
Extracted 80.0011% (CPU Time= 0:00:02.1  MEM= 1263.6M)
Extracted 90.0011% (CPU Time= 0:00:02.6  MEM= 1263.6M)
Extracted 100% (CPU Time= 0:00:03.3  MEM= 1263.6M)
Number of Extracted Resistors     : 307769
Number of Extracted Ground Cap.   : 299171
Number of Extracted Coupling Cap. : 554604
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1231.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.0  Real Time: 0:00:03.0  MEM: 1231.535M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:04.6 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:00:04.6 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 14182,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1292.19 CPU=0:00:06.5 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/.AAE_iq5w4i/.AAE_21699/waveform.data...
*** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 1292.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 14182,  18.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1300.24 CPU=0:00:03.7 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1300.2M) ***
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=0:06:26 mem=1300.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1300.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=1300.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1300.2M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1300.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.075  | -0.075  |  0.052  |
|           TNS (ns):| -0.526  | -0.526  |  0.000  |
|    Violating Paths:|   40    |   40    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.812%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1224.9M, totSessionCpu=0:06:26 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
**INFO: Start fixing DRV (Mem = 1291.65M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 10 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.08 |          0|          0|          0|  84.81  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.08 |          0|          0|          0|  84.81  |   0:00:00.0|    1523.6M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1523.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1397.0M, totSessionCpu=0:06:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1396.96M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1397.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1397.0M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1407.0M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1407.0M

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1397.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.075  | -0.075  |  0.052  |
|           TNS (ns):| -0.526  | -0.526  |  0.000  |
|    Violating Paths:|   40    |   40    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.812%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1407.0M
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1397.0M, totSessionCpu=0:06:32 **
*** Timing NOT met, worst failing slack is -0.075
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
Begin: GigaOpt Optimization in WNS mode
Info: 10 clock nets excluded from IPO operation.
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.075 TNS Slack -0.526 Density 84.81
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.075|   -0.075|  -0.526|   -0.526|    84.81%|   0:00:00.0| 1472.7M|   WC_VIEW|  reg2reg| sa13_reg_7_/D         |
|   0.000|    0.000|   0.000|    0.000|    84.89%|   0:00:08.0| 1504.3M|   WC_VIEW|       NA| NA                    |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:08.2 real=0:00:08.0 mem=1504.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.2 real=0:00:08.0 mem=1504.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 84.89
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 29 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:08.5 real=0:00:09.0 mem=1504.3M) ***
*** Starting refinePlace (0:06:46 mem=1479.2M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13894 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.279%
Move report: Detail placement moves 30 insts, mean move: 1.27 um, max move: 3.20 um
	Max move on inst (us11/U252): (60.80, 58.60) --> (57.60, 58.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1479.2MB
Summary Report:
Instances move: 30 (out of 13885 movable)
Mean displacement: 1.27 um
Max displacement: 3.20 um (Instance: us11/U252) (60.8, 58.6) -> (57.6, 58.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1479.2MB
*** Finished refinePlace (0:06:46 mem=1479.2M) ***
Density distribution unevenness ratio = 1.309%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 772
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 772
GigaOpt: target slack met, skip TNS optimization
** Profile ** Start :  cpu=0:00:00.0, mem=1351.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1351.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1359.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1359.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.052  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.892%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1359.7M
Info: 10 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Power Net Detected:
    Voltage	    Name
    0.00V	    gnd
    0.90V	    vdd

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.



Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1149.52MB/1149.52MB)

Begin Processing Timing Window Data for Power Calculation

clk(847.458MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1150.55MB/1150.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1150.59MB/1150.59MB)

Begin Processing Signal Activity


Starting Levelizing
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT)
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 10%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 20%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 30%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 40%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 50%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 60%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 70%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 80%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 90%

Finished Levelizing
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT)

Starting Activity Propagation
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT)
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 10%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 20%
2018-Feb-01 20:14:29 (2018-Feb-02 04:14:29 GMT): 30%

Finished Activity Propagation
2018-Feb-01 20:14:30 (2018-Feb-02 04:14:30 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.14MB/1153.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 20:14:30 (2018-Feb-02 04:14:30 GMT)
 ... Calculating switching power
  instance u0/FE_PSC3_n24 is not connected to any rail
  instance us11/FE_PSC2_n713 is not connected to any rail
  instance u0/u1/FE_PSC1_n803 is not connected to any rail
  instance u0/u1/FE_PSC0_n563 is not connected to any rail
  instance done_reg is not connected to any rail
  only first five unconnected instances are listed...
2018-Feb-01 20:14:30 (2018-Feb-02 04:14:30 GMT): 10%
2018-Feb-01 20:14:30 (2018-Feb-02 04:14:30 GMT): 20%
2018-Feb-01 20:14:30 (2018-Feb-02 04:14:30 GMT): 30%
2018-Feb-01 20:14:30 (2018-Feb-02 04:14:30 GMT): 40%
2018-Feb-01 20:14:30 (2018-Feb-02 04:14:30 GMT): 50%
 ... Calculating internal and leakage power
2018-Feb-01 20:14:30 (2018-Feb-02 04:14:30 GMT): 60%
2018-Feb-01 20:14:31 (2018-Feb-02 04:14:31 GMT): 70%
2018-Feb-01 20:14:31 (2018-Feb-02 04:14:31 GMT): 80%
2018-Feb-01 20:14:32 (2018-Feb-02 04:14:32 GMT): 90%

Finished Calculating power
2018-Feb-01 20:14:32 (2018-Feb-02 04:14:32 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1153.64MB/1153.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1153.68MB/1153.68MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total)=1153.69MB/1153.69MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 20:14:32 (2018-Feb-02 04:14:32 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.89255749 	   50.0651%
Total Switching Power:       8.48639002 	   47.7784%
Total Leakage Power:         0.38304746 	    2.1566%
Total Power:                17.76199500
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          3.69      0.4151     0.03388       4.139        23.3
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      4.968       7.365      0.3474       12.68       71.39
Clock (Combinational)             0.2349      0.7061    0.001784      0.9428       5.308
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.893       8.486       0.383       17.76         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.893       8.486       0.383       17.76         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2349      0.7061    0.001784      0.9428       5.308
-----------------------------------------------------------------------------------------
Total                             0.2349      0.7061    0.001784      0.9428       5.308
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_7 (CKBD16): 	    0.1306
* 		Highest Leakage Power:   us03/FE_OFC1131_sa03_3_ (BUFFD16): 	 0.0002474
* 		Total Cap: 	1.06238e-10 F
* 		Total instances in design: 13894
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1154.02MB/1154.02MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 84.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.89%|        -|   0.000|   0.000|   0:00:00.0| 1617.2M|
|    83.93%|     1498|   0.000|   0.000|   0:00:45.0| 1617.2M|
|    83.90%|       45|   0.000|   0.000|   0:00:03.0| 1617.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 83.90
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:48.2) (real = 0:00:49.0) **
*** Starting refinePlace (0:07:41 mem=1582.6M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13894 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Density distribution unevenness ratio = 1.353%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1582.6MB
Summary Report:
Instances move: 0 (out of 13885 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1582.6MB
*** Finished refinePlace (0:07:41 mem=1582.6M) ***
Density distribution unevenness ratio = 1.393%
Running setup recovery post routing.
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 1363.0M, totSessionCpu=0:07:42 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1363.00M, totSessionCpu=0:07:42 .
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 1363.0M, totSessionCpu=0:07:42 **

Info: 10 clock nets excluded from IPO operation.
Info: 10 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|   0.001|    0.001|   0.000|    0.000|    83.90%|   0:00:00.0| 1512.8M|   WC_VIEW|  reg2reg| sa23_reg_1_/D         |
|   0.001|    0.001|   0.000|    0.000|    83.90%|   0:00:01.0| 1516.0M|   WC_VIEW|  reg2reg| sa23_reg_1_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1516.0M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1516.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    gnd
    0.90V	    vdd

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
** WARN:  (VOLTUS_POWR-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.40MB/1191.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.40MB/1191.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.40MB/1191.40MB)

Begin Processing Signal Activity


Starting Levelizing
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT)
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 10%
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 20%
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 30%
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 40%
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 50%
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 60%
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 70%
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 80%
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT): 90%

Finished Levelizing
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT)

Starting Activity Propagation
2018-Feb-01 20:15:26 (2018-Feb-02 04:15:26 GMT)
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT): 10%
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT): 20%
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT): 30%

Finished Activity Propagation
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.40MB/1191.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT)
 ... Calculating switching power
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT): 10%
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT): 20%
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT): 30%
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT): 40%
2018-Feb-01 20:15:27 (2018-Feb-02 04:15:27 GMT): 50%
 ... Calculating internal and leakage power
2018-Feb-01 20:15:28 (2018-Feb-02 04:15:28 GMT): 60%
2018-Feb-01 20:15:28 (2018-Feb-02 04:15:28 GMT): 70%
2018-Feb-01 20:15:29 (2018-Feb-02 04:15:29 GMT): 80%
2018-Feb-01 20:15:29 (2018-Feb-02 04:15:29 GMT): 90%

Finished Calculating power
2018-Feb-01 20:15:30 (2018-Feb-02 04:15:30 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total)=1191.40MB/1191.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.40MB/1191.40MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total)=1191.40MB/1191.40MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2018-Feb-01 20:15:30 (2018-Feb-02 04:15:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes_cipher_top
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260b/shl237/lab3/rundir/run0/cts.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        8.79885649 	   50.1140%
Total Switching Power:       8.38764198 	   47.7719%
Total Leakage Power:         0.37119783 	    2.1142%
Total Power:                17.55769631
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          3.69      0.4126     0.03388       4.136       23.56
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      4.874       7.269      0.3355       12.48       71.07
Clock (Combinational)             0.2349      0.7061    0.001784      0.9428        5.37
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              8.799       8.388      0.3712       17.56         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.799       8.388      0.3712       17.56         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.2349      0.7061    0.001784      0.9428        5.37
-----------------------------------------------------------------------------------------
Total                             0.2349      0.7061    0.001784      0.9428        5.37
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L1_7 (CKBD16): 	    0.1306
* 		Highest Leakage Power:   us03/FE_OFC1131_sa03_3_ (BUFFD16): 	 0.0002474
* 		Total Cap: 	1.04708e-10 F
* 		Total instances in design: 13894
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1191.40MB/1191.40MB)

*** Finished Leakage Power Optimization (cpu=0:00:58, real=0:00:58, mem=1365.21M, totSessionCpu=0:07:50).
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 473
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 473
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:51 mem=1365.2M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 14186,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.9 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/.AAE_iq5w4i/.AAE_21699/waveform.data...
*** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 14186,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:12.8 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:08.8 real=0:00:09.0 totSessionCpu=0:00:12.8 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:00:13.4 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/coe_eosdata_lzyGNq/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:08:00 mem=1365.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1365.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1373.2M
Loading timing data from /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/coe_eosdata_lzyGNq/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1373.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1373.2M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1373.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.065  |  0.065  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   406   |   406   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.899%
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:01:58, real = 0:01:59, mem = 1373.2M, totSessionCpu=0:08:01 **
*info: Run optDesign holdfix with 1 thread.
Info: 10 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns
Total 0 nets layer assigned (2.0).
GigaOpt: setting up router preferences
        design wns: 0.0005
        slack threshold: 1.4205
GigaOpt: 19 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 425 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 0.001 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
        design wns: 0.0005
        slack threshold: 1.4205
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 425 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1444.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1444.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1444.5M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1444.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.899%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1444.5M
**optDesign ... cpu = 0:02:03, real = 0:02:04, mem = 1313.8M, totSessionCpu=0:08:06 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Feb  1 20:15:46 2018
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC2048_ld connects to NET ld at location ( 242.700 176.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ld has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_RC_6126_0 connects to NET FE_RN_3628_0 at location ( 194.500 73.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_3628_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_RC_6126_0 connects to NET FE_RN_3627_0 at location ( 194.100 73.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_3627_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_RC_6128_0 connects to NET FE_RN_3626_0 at location ( 195.300 75.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_3626_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC2644_N178 connects to NET FE_OCPN2644_N178 at location ( 113.500 33.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2644_N178 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST us32/U241 connects to NET FE_OCPN2587_sa32_7_ at location ( 143.100 187.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2587_sa32_7_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC2513_sa12_sr_5_ connects to NET FE_OCPN2513_sa12_sr_5_ at location ( 214.700 76.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2513_sa12_sr_5_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST us22/U422 connects to NET FE_OCPN2496_sa22_7_ at location ( 56.500 25.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST us22/U422 connects to NET FE_OCPN2496_sa22_7_ at location ( 57.100 25.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2496_sa22_7_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC2452_n246 connects to NET FE_OCPN2452_n246 at location ( 115.500 199.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2452_n246 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OCPC2447_sa10_6_ connects to NET FE_OCPN2447_sa10_6_ at location ( 121.100 196.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2447_sa10_6_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST us30/U261 connects to NET FE_OCPN2204_sa30_3_ at location ( 163.900 30.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2204_sa30_3_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST us30/U229 connects to NET FE_OCPN2144_sa30_5_ at location ( 188.100 29.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST us30/FE_RC_5463_0 connects to NET FE_OCPN2144_sa30_5_ at location ( 146.300 77.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2144_sa30_5_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST us32/U407 connects to NET FE_OCPN2136_sa32_6_ at location ( 163.300 210.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2136_sa32_6_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST us10/FE_RC_5912_0 connects to NET FE_OCPN2118_sa10_4_ at location ( 41.300 57.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2118_sa10_4_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST FE_OCPC2095_sa32_sr_0_ connects to NET FE_OCPN2095_sa32_sr_0_ at location ( 236.100 42.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2095_sa32_sr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST us22/U422 connects to NET FE_OCPN2077_sa22_2_ at location ( 54.900 25.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN2077_sa22_2_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_RC_6128_0 connects to NET FE_RN_2384_0 at location ( 194.900 75.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_2384_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN B of INST FE_RC_3174_0 connects to NET FE_RN_2132_0 at location ( 119.700 47.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_RN_2132_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET FE_RN_2042_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_RN_2007_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 4 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 48
#  Number of instances deleted (including moved) = 44
#  Number of instances resized = 1266
#  Number of instances with same cell size swap = 100
#  Number of instances with pin swaps = 2
#  Total number of placement changes (moved instances are counted twice) = 1358
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 14184 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#425/14153 = 3% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1074.29 (MB), peak = 1215.82 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 108.400 101.000 ) on M1 for NET FE_DBTN7_w3_2_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 19.200 50.585 ) on M1 for NET FE_OCPN1936_sa10_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 16.730 50.490 ) on M1 for NET FE_OCPN1936_sa10_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 191.500 52.280 ) on M1 for NET FE_OCPN1950_sa22_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 55.700 25.305 ) on M1 for NET FE_OCPN2077_sa22_2_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 236.130 41.480 ) on M1 for NET FE_OCPN2095_sa32_sr_0_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 41.700 57.710 ) on M1 for NET FE_OCPN2118_sa10_4_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 163.745 210.700 ) on M1 for NET FE_OCPN2136_sa32_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 188.000 29.000 ) on M1 for NET FE_OCPN2144_sa30_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 146.115 77.320 ) on M1 for NET FE_OCPN2144_sa30_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 164.200 30.600 ) on M1 for NET FE_OCPN2204_sa30_3_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 120.520 196.300 ) on M1 for NET FE_OCPN2447_sa10_6_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 115.750 199.900 ) on M1 for NET FE_OCPN2452_n246. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 54.895 25.300 ) on M1 for NET FE_OCPN2496_sa22_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 214.950 75.700 ) on M1 for NET FE_OCPN2513_sa12_sr_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 142.755 187.315 ) on M1 for NET FE_OCPN2587_sa32_7_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 112.755 32.500 ) on M1 for NET FE_OCPN2644_N178. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 16.495 219.885 ) on M1 for NET FE_OFN1016_sa00_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 49.295 235.900 ) on M1 for NET FE_OFN1016_sa00_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 176.915 169.480 ) on M1 for NET FE_OFN1035_sa23_sr_1_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#3463 routed nets are extracted.
#    1534 (10.81%) extracted nets are partially routed.
#10690 routed nets are imported.
#33 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 14186.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 1534
#
#Start data preparation...
#
#Data preparation is done on Thu Feb  1 20:15:49 2018
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Feb  1 20:15:49 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1305           0        7656    69.04%
#  Metal 2        V        1319           0        7656     0.00%
#  Metal 3        H        1305           0        7656     0.00%
#  Metal 4        V        1319           0        7656     0.00%
#  Metal 5        H        1305           0        7656     0.00%
#  Metal 6        V        1319           0        7656     0.00%
#  Metal 7        H         326           0        7656     0.00%
#  Metal 8        V         330           0        7656     0.00%
#  --------------------------------------------------------------
#  Total                   8528       0.00%  61248     8.63%
#
#  29 nets (0.20%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1074.30 (MB), peak = 1215.82 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.63 (MB), peak = 1215.82 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1093.80 (MB), peak = 1215.82 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 33 (skipped).
#Total number of routable nets = 14153.
#Total number of nets in the design = 14186.
#
#1534 routable nets have only global wires.
#12619 routable nets have only detail routed wires.
#66 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#127 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  3                 63            1468  
#-------------------------------------------------------------------
#        Total                  3                 63            1468  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 29                164           13960  
#-------------------------------------------------------------------
#        Total                 29                164           13960  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     22(0.29%)      4(0.05%)      2(0.03%)   (0.37%)
#   Metal 3      1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     23(0.04%)      4(0.01%)      2(0.00%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.09% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 29
#Total wire length = 320640 um.
#Total half perimeter of net bounding box = 272459 um.
#Total wire length on LAYER M1 = 2531 um.
#Total wire length on LAYER M2 = 69911 um.
#Total wire length on LAYER M3 = 91500 um.
#Total wire length on LAYER M4 = 69810 um.
#Total wire length on LAYER M5 = 52054 um.
#Total wire length on LAYER M6 = 18637 um.
#Total wire length on LAYER M7 = 7579 um.
#Total wire length on LAYER M8 = 8618 um.
#Total number of vias = 117755
#Total number of multi-cut vias = 82054 ( 69.7%)
#Total number of single cut vias = 35701 ( 30.3%)
#Up-Via Summary (total 117755):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32430 ( 66.7%)     16181 ( 33.3%)      48611
#  Metal 2        2575 (  6.4%)     37775 ( 93.6%)      40350
#  Metal 3         509 (  3.1%)     16052 ( 96.9%)      16561
#  Metal 4         109 (  1.3%)      8202 ( 98.7%)       8311
#  Metal 5          10 (  0.4%)      2413 ( 99.6%)       2423
#  Metal 6          39 (  4.7%)       785 ( 95.3%)        824
#  Metal 7          29 (  4.3%)       646 ( 95.7%)        675
#-----------------------------------------------------------
#                35701 ( 30.3%)     82054 ( 69.7%)     117755 
#
#Max overcon = 3 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1093.80 (MB), peak = 1215.82 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.25 (MB), peak = 1215.82 (MB)
#Start Track Assignment.
#Done with 129 horizontal wires in 1 hboxes and 110 vertical wires in 1 hboxes.
#Done with 5 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 29
#Total wire length = 320793 um.
#Total half perimeter of net bounding box = 272459 um.
#Total wire length on LAYER M1 = 2643 um.
#Total wire length on LAYER M2 = 69921 um.
#Total wire length on LAYER M3 = 91527 um.
#Total wire length on LAYER M4 = 69810 um.
#Total wire length on LAYER M5 = 52054 um.
#Total wire length on LAYER M6 = 18638 um.
#Total wire length on LAYER M7 = 7580 um.
#Total wire length on LAYER M8 = 8619 um.
#Total number of vias = 117686
#Total number of multi-cut vias = 82054 ( 69.7%)
#Total number of single cut vias = 35632 ( 30.3%)
#Up-Via Summary (total 117686):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32405 ( 66.7%)     16181 ( 33.3%)      48586
#  Metal 2        2549 (  6.3%)     37775 ( 93.7%)      40324
#  Metal 3         502 (  3.0%)     16052 ( 97.0%)      16554
#  Metal 4         105 (  1.3%)      8202 ( 98.7%)       8307
#  Metal 5           7 (  0.3%)      2413 ( 99.7%)       2420
#  Metal 6          36 (  4.4%)       785 ( 95.6%)        821
#  Metal 7          28 (  4.2%)       646 ( 95.8%)        674
#-----------------------------------------------------------
#                35632 ( 30.3%)     82054 ( 69.7%)     117686 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1122.24 (MB), peak = 1215.82 (MB)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 48.19 (MB)
#Total memory = 1122.24 (MB)
#Peak memory = 1215.82 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.3% of the total area was rechecked for DRC, and 71.9% required routing.
#    number of violations = 298
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort      Mar   Totals
#	M1           73       16       29       21       28        1        0      168
#	M2           51       45       20        0        4        0        2      122
#	M3            2        2        2        0        0        0        0        6
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        2        0        0        0        0        2
#	Totals      126       63       53       21       32        1        2      298
#1314 out of 13894 instances need to be verified(marked ipoed).
#66.2% of the total area is being checked for drcs
#66.2% of the total area was checked
#    number of violations = 606
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Others   Totals
#	M1          200       45       90       89       29        3        1      457
#	M2           54       51       29        0        5        0        2      141
#	M3            2        2        2        0        0        0        0        6
#	M4            0        0        0        0        0        0        0        0
#	M5            0        0        2        0        0        0        0        2
#	Totals      256       98      123       89       34        3        3      606
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1155.21 (MB), peak = 1215.82 (MB)
#start 1st optimization iteration ...
#    number of violations = 52
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            3       13        1        0        0       17
#	M2            1        1       24        2        5       33
#	M3            2        0        0        0        0        2
#	Totals        6       14       25        2        5       52
#    number of process antenna violations = 4
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1121.86 (MB), peak = 1215.82 (MB)
#start 2nd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            3        1        4
#	M2            0        1        1
#	Totals        3        2        5
#    number of process antenna violations = 4
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1116.02 (MB), peak = 1215.82 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1109.18 (MB), peak = 1215.82 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.14 (MB), peak = 1215.82 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1097.50 (MB), peak = 1215.82 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 29
#Total wire length = 319717 um.
#Total half perimeter of net bounding box = 272459 um.
#Total wire length on LAYER M1 = 2585 um.
#Total wire length on LAYER M2 = 69101 um.
#Total wire length on LAYER M3 = 91921 um.
#Total wire length on LAYER M4 = 69763 um.
#Total wire length on LAYER M5 = 51507 um.
#Total wire length on LAYER M6 = 18617 um.
#Total wire length on LAYER M7 = 7557 um.
#Total wire length on LAYER M8 = 8666 um.
#Total number of vias = 120378
#Total number of multi-cut vias = 74640 ( 62.0%)
#Total number of single cut vias = 45738 ( 38.0%)
#Up-Via Summary (total 120378):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       34160 ( 69.9%)     14724 ( 30.1%)      48884
#  Metal 2        7233 ( 17.4%)     34435 ( 82.6%)      41668
#  Metal 3        2759 ( 16.0%)     14525 ( 84.0%)      17284
#  Metal 4        1091 ( 12.9%)      7389 ( 87.1%)       8480
#  Metal 5         220 (  8.8%)      2281 ( 91.2%)       2501
#  Metal 6         138 ( 16.4%)       702 ( 83.6%)        840
#  Metal 7         137 ( 19.0%)       584 ( 81.0%)        721
#-----------------------------------------------------------
#                45738 ( 38.0%)     74640 ( 62.0%)     120378 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:34
#Elapsed time = 00:01:34
#Increased memory = -27.77 (MB)
#Total memory = 1094.46 (MB)
#Peak memory = 1215.82 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1096.20 (MB), peak = 1215.82 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 29
#Total wire length = 319717 um.
#Total half perimeter of net bounding box = 272459 um.
#Total wire length on LAYER M1 = 2585 um.
#Total wire length on LAYER M2 = 69101 um.
#Total wire length on LAYER M3 = 91921 um.
#Total wire length on LAYER M4 = 69763 um.
#Total wire length on LAYER M5 = 51507 um.
#Total wire length on LAYER M6 = 18617 um.
#Total wire length on LAYER M7 = 7557 um.
#Total wire length on LAYER M8 = 8666 um.
#Total number of vias = 120378
#Total number of multi-cut vias = 74640 ( 62.0%)
#Total number of single cut vias = 45738 ( 38.0%)
#Up-Via Summary (total 120378):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       34160 ( 69.9%)     14724 ( 30.1%)      48884
#  Metal 2        7233 ( 17.4%)     34435 ( 82.6%)      41668
#  Metal 3        2759 ( 16.0%)     14525 ( 84.0%)      17284
#  Metal 4        1091 ( 12.9%)      7389 ( 87.1%)       8480
#  Metal 5         220 (  8.8%)      2281 ( 91.2%)       2501
#  Metal 6         138 ( 16.4%)       702 ( 83.6%)        840
#  Metal 7         137 ( 19.0%)       584 ( 81.0%)        721
#-----------------------------------------------------------
#                45738 ( 38.0%)     74640 ( 62.0%)     120378 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Feb  1 20:17:28 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.20 (MB), peak = 1215.82 (MB)
#
#Start Post Route Wire Spread.
#Done with 1308 horizontal wires in 2 hboxes and 1365 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 29
#Total wire length = 320525 um.
#Total half perimeter of net bounding box = 272459 um.
#Total wire length on LAYER M1 = 2586 um.
#Total wire length on LAYER M2 = 69161 um.
#Total wire length on LAYER M3 = 92087 um.
#Total wire length on LAYER M4 = 70037 um.
#Total wire length on LAYER M5 = 51724 um.
#Total wire length on LAYER M6 = 18680 um.
#Total wire length on LAYER M7 = 7573 um.
#Total wire length on LAYER M8 = 8677 um.
#Total number of vias = 120378
#Total number of multi-cut vias = 74640 ( 62.0%)
#Total number of single cut vias = 45738 ( 38.0%)
#Up-Via Summary (total 120378):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       34160 ( 69.9%)     14724 ( 30.1%)      48884
#  Metal 2        7233 ( 17.4%)     34435 ( 82.6%)      41668
#  Metal 3        2759 ( 16.0%)     14525 ( 84.0%)      17284
#  Metal 4        1091 ( 12.9%)      7389 ( 87.1%)       8480
#  Metal 5         220 (  8.8%)      2281 ( 91.2%)       2501
#  Metal 6         138 ( 16.4%)       702 ( 83.6%)        840
#  Metal 7         137 ( 19.0%)       584 ( 81.0%)        721
#-----------------------------------------------------------
#                45738 ( 38.0%)     74640 ( 62.0%)     120378 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1134.88 (MB), peak = 1215.82 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 29
#Total wire length = 320525 um.
#Total half perimeter of net bounding box = 272459 um.
#Total wire length on LAYER M1 = 2586 um.
#Total wire length on LAYER M2 = 69161 um.
#Total wire length on LAYER M3 = 92087 um.
#Total wire length on LAYER M4 = 70037 um.
#Total wire length on LAYER M5 = 51724 um.
#Total wire length on LAYER M6 = 18680 um.
#Total wire length on LAYER M7 = 7573 um.
#Total wire length on LAYER M8 = 8677 um.
#Total number of vias = 120378
#Total number of multi-cut vias = 74640 ( 62.0%)
#Total number of single cut vias = 45738 ( 38.0%)
#Up-Via Summary (total 120378):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       34160 ( 69.9%)     14724 ( 30.1%)      48884
#  Metal 2        7233 ( 17.4%)     34435 ( 82.6%)      41668
#  Metal 3        2759 ( 16.0%)     14525 ( 84.0%)      17284
#  Metal 4        1091 ( 12.9%)      7389 ( 87.1%)       8480
#  Metal 5         220 (  8.8%)      2281 ( 91.2%)       2501
#  Metal 6         138 ( 16.4%)       702 ( 83.6%)        840
#  Metal 7         137 ( 19.0%)       584 ( 81.0%)        721
#-----------------------------------------------------------
#                45738 ( 38.0%)     74640 ( 62.0%)     120378 
#
#
#Start Post Route via swapping..
#77.97% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1102.47 (MB), peak = 1215.82 (MB)
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1101.32 (MB), peak = 1215.82 (MB)
#CELL_VIEW aes_cipher_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 29
#Total wire length = 320525 um.
#Total half perimeter of net bounding box = 272459 um.
#Total wire length on LAYER M1 = 2586 um.
#Total wire length on LAYER M2 = 69161 um.
#Total wire length on LAYER M3 = 92087 um.
#Total wire length on LAYER M4 = 70037 um.
#Total wire length on LAYER M5 = 51724 um.
#Total wire length on LAYER M6 = 18680 um.
#Total wire length on LAYER M7 = 7573 um.
#Total wire length on LAYER M8 = 8677 um.
#Total number of vias = 120378
#Total number of multi-cut vias = 84582 ( 70.3%)
#Total number of single cut vias = 35796 ( 29.7%)
#Up-Via Summary (total 120378):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       32312 ( 66.1%)     16572 ( 33.9%)      48884
#  Metal 2        2543 (  6.1%)     39125 ( 93.9%)      41668
#  Metal 3         715 (  4.1%)     16569 ( 95.9%)      17284
#  Metal 4         157 (  1.9%)      8323 ( 98.1%)       8480
#  Metal 5           3 (  0.1%)      2498 ( 99.9%)       2501
#  Metal 6          34 (  4.0%)       806 ( 96.0%)        840
#  Metal 7          32 (  4.4%)       689 ( 95.6%)        721
#-----------------------------------------------------------
#                35796 ( 29.7%)     84582 ( 70.3%)     120378 
#
#detailRoute Statistics:
#Cpu time = 00:01:55
#Elapsed time = 00:01:55
#Increased memory = -25.77 (MB)
#Total memory = 1096.47 (MB)
#Peak memory = 1215.82 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 14186 NETS and 0 SPECIALNETS signatures
#Created 13895 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.61 (MB), peak = 1215.82 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.62 (MB), peak = 1215.82 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:01
#Elapsed time = 00:02:01
#Increased memory = -54.70 (MB)
#Total memory = 1057.47 (MB)
#Peak memory = 1215.82 (MB)
#Number of warnings = 63
#Total number of warnings = 143
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Feb  1 20:17:47 2018
#
**optDesign ... cpu = 0:04:04, real = 0:04:05, mem = 1285.8M, totSessionCpu=0:10:07 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'aes_cipher_top' of instances=13894 and nets=14186 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aes_cipher_top.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/aes_cipher_top_21699_P5sJ98.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1285.8M)
Extracted 10.0007% (CPU Time= 0:00:00.7  MEM= 1332.9M)
Extracted 20.0009% (CPU Time= 0:00:00.8  MEM= 1332.9M)
Extracted 30.0011% (CPU Time= 0:00:01.0  MEM= 1332.9M)
Extracted 40.0007% (CPU Time= 0:00:01.2  MEM= 1332.9M)
Extracted 50.0009% (CPU Time= 0:00:01.3  MEM= 1332.9M)
Extracted 60.001% (CPU Time= 0:00:01.7  MEM= 1332.9M)
Extracted 70.0006% (CPU Time= 0:00:02.0  MEM= 1336.9M)
Extracted 80.0008% (CPU Time= 0:00:02.3  MEM= 1336.9M)
Extracted 90.001% (CPU Time= 0:00:02.7  MEM= 1336.9M)
Extracted 100% (CPU Time= 0:00:03.5  MEM= 1336.9M)
Number of Extracted Resistors     : 317842
Number of Extracted Ground Cap.   : 308434
Number of Extracted Coupling Cap. : 566896
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1304.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:04.0  MEM: 1308.879M)
**optDesign ... cpu = 0:04:08, real = 0:04:09, mem = 1275.2M, totSessionCpu=0:10:11 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 14186,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=1337.98 CPU=0:00:06.5 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/.AAE_iq5w4i/.AAE_21699/waveform.data...
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1338.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 14186,  20.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1346.03 CPU=0:00:04.0 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1346.0M) ***
*** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:10:25 mem=1346.0M)
**optDesign ... cpu = 0:04:22, real = 0:04:23, mem = 1281.3M, totSessionCpu=0:10:25 **
*** Timing NOT met, worst failing slack is -0.003
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 10 clock nets excluded from IPO operation.
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 31 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.003 TNS Slack -0.006 Density 83.90
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|       End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+
|  -0.003|   -0.003|  -0.006|   -0.006|    83.90%|   0:00:00.0| 1502.5M|   WC_VIEW|  reg2reg| sa20_reg_6_/D         |
|  -0.003|   -0.003|  -0.006|   -0.006|    83.90%|   0:00:00.0| 1502.5M|   WC_VIEW|  reg2reg| sa20_reg_6_/D         |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+-----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1502.5M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1502.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
Layer 7 has 129 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1502.5M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:04:27, real = 0:04:27, mem = 1368.6M, totSessionCpu=0:10:30 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1368.63M, totSessionCpu=0:10:30 .
**optDesign ... cpu = 0:04:27, real = 0:04:28, mem = 1368.6M, totSessionCpu=0:10:30 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:28, real = 0:04:28, mem = 1368.6M, totSessionCpu=0:10:31 **
** Profile ** Start :  cpu=0:00:00.0, mem=1425.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1426.0M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: aes_cipher_top
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 14186,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:05.9 REAL=0:00:06.0)
Save waveform /tmp/innovus_temp_21699_ieng6-ece-19.ucsd.edu_shl237_nANGgj/.AAE_iq5w4i/.AAE_21699/waveform.data...
*** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 14186,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:00:22.0 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:0-8.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:08.1, mem=1426.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=1370.8M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1370.8M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.049  |
|           TNS (ns):| -0.007  | -0.007  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   794   |   406   |   535   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.065  |  0.065  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   406   |   406   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.899%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1370.8M
**optDesign ... cpu = 0:04:37, real = 0:04:39, mem = 1368.6M, totSessionCpu=0:10:40 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat/aes_cipher_top.v.gz" ...
Saving AAE Data ...
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1368.8M) ***
Saving DEF file ...
No integration constraint in the design.
Cmin Cmax
Generated self-contained design route.enc.dat
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> defOut -netlist -routing aes_cipher_top.post_route.def
Writing DEF file 'aes_cipher_top.post_route.def', current time is Thu Feb  1 20:18:53 2018 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'aes_cipher_top.post_route.def' is written, current time is Thu Feb  1 20:18:54 2018 ...

*** Memory Usage v#1 (Current mem = 1324.922M, initial mem = 151.930M) ***
*** Message Summary: 4480 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:10:52, real=0:13:39, mem=1324.9M) ---
