do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:40 on Sep 29,2025
# vlog -incr -mfcu -work xil_defaultlib ../../../../Activation_accelerator.srcs/sources_1/new/bf16_2_fp32.v ../../../../Activation_accelerator.srcs/sources_1/new/shift.v ../../../../Activation_accelerator.srcs/sources_1/new/adder.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_bf16_2_fp32_0_0/sim/design_1_bf16_2_fp32_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_shift_0_0/sim/design_1_shift_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module bf16_2_fp32
# -- Compiling module shift
# -- Skipping module adder
# -- Skipping module design_1_bf16_2_fp32_0_0
# -- Skipping module design_1_shift_0_0
# -- Skipping module design_1_adder_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 18:08:40 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:08:40 on Sep 29,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:08:40 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do block_tb_simulate.do
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.block_tb xil_defaultlib.glbl 
# Start time: 18:08:43 on Sep 29,2025
# Loading xil_defaultlib.block_tb
# Loading xil_defaultlib.design_1_wrapper
# Loading xil_defaultlib.design_1
# Loading xil_defaultlib.design_1_adder_0_0
# Loading xil_defaultlib.adder
# Loading xil_defaultlib.design_1_bf16_2_fp32_0_0
# Loading xil_defaultlib.bf16_2_fp32
# Loading xil_defaultlib.design_1_shift_0_0
# Loading xil_defaultlib.shift
# Loading xil_defaultlib.glbl
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# TB: Simulation Started.
# TB: Reset Released.
# TB: Master interface is ready to receive data.
# [75000] TB: Received data = 0x3fb8aa00
# [105000] TB: Received data = 0xc038aa00
# [135000] TB: Received data = 0x3f38aa00
# [165000] TB: Received data = 0x0000b8aa
# [295000] TB: Received data = 0x00000000
# [325000] TB: Received data = 0x80000000
# [405000] TB: Received data = 0x7f800000
# [435000] TB: Received data = 0xff800000
# [545000] TB: Received data = 0x7fc00000
# [575000] TB: Received data = 0x7fa00000
# [605000] TB: Received data = 0xffc10000
# TB: All stimulus sent. Finishing simulation.
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/aclk
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/arstn
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/s_axis_tdata
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/s_axis_tvalid
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/s_axis_tready
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/m_axis_tdata
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/m_axis_tvalid
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/m_axis_tready
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/shr0
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/shr2
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/shr3
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/shr5
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/shr7
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/shr13
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/shr16
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/shr17
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add0_0
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add0_1
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add0_2
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add0_3
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add0_4
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add0_5
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add0_6
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add0_7
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add1_0
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add1_1
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add1_2
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add1_3
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add2_0
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add2_1
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/add3_0
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/exp
add wave -position end  sim:/block_tb/dut/design_1_i/adder/inst/sign
restart 
run 1us
# TB: Simulation Started.
# TB: Reset Released.
# TB: Master interface is ready to receive data.
# [75000] TB: Received data = 0x3fb8aa00
# [105000] TB: Received data = 0xc038aa00
# [135000] TB: Received data = 0x3f38aa00
# [165000] TB: Received data = 0x0000b8aa
# [295000] TB: Received data = 0x00000000
# [325000] TB: Received data = 0x80000000
# [405000] TB: Received data = 0x7f800000
# [435000] TB: Received data = 0xff800000
# [545000] TB: Received data = 0x7fc00000
# [575000] TB: Received data = 0x7fa00000
# [605000] TB: Received data = 0xffc10000
# TB: All stimulus sent. Finishing simulation.
add wave -position 2  sim:/block_tb/s_axis_tdata
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:19 on Sep 29,2025
# vlog -incr -mfcu -work xil_defaultlib ../../../../Activation_accelerator.srcs/sources_1/new/bf16_2_fp32.v ../../../../Activation_accelerator.srcs/sources_1/new/shift.v ../../../../Activation_accelerator.srcs/sources_1/new/adder.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_bf16_2_fp32_0_0/sim/design_1_bf16_2_fp32_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_shift_0_0/sim/design_1_shift_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module bf16_2_fp32
# -- Skipping module shift
# -- Compiling module adder
# -- Skipping module design_1_bf16_2_fp32_0_0
# -- Skipping module design_1_shift_0_0
# -- Skipping module design_1_adder_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 18:17:19 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:17:19 on Sep 29,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:17:19 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# Loading xil_defaultlib.adder
# Loading xil_defaultlib.glbl
run 1us
# TB: Simulation Started.
# TB: Reset Released.
# TB: Master interface is ready to receive data.
# [75000] TB: Received data = 0x3fb00000
# [105000] TB: Received data = 0xc0300000
# [135000] TB: Received data = 0x3f300000
# [165000] TB: Received data = 0x0000b000
# [295000] TB: Received data = 0x00000000
# [325000] TB: Received data = 0x80000000
# [405000] TB: Received data = 0x7fc00000
# [435000] TB: Received data = 0xffc00000
# [545000] TB: Received data = 0x7f900000
# [575000] TB: Received data = 0x7ff00000
# [605000] TB: Received data = 0xff90c000
# TB: All stimulus sent. Finishing simulation.
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:30 on Sep 29,2025
# vlog -incr -mfcu -work xil_defaultlib ../../../../Activation_accelerator.srcs/sources_1/new/bf16_2_fp32.v ../../../../Activation_accelerator.srcs/sources_1/new/shift.v ../../../../Activation_accelerator.srcs/sources_1/new/adder.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_bf16_2_fp32_0_0/sim/design_1_bf16_2_fp32_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_shift_0_0/sim/design_1_shift_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module bf16_2_fp32
# -- Skipping module shift
# -- Compiling module adder
# -- Skipping module design_1_bf16_2_fp32_0_0
# -- Skipping module design_1_shift_0_0
# -- Skipping module design_1_adder_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 18:18:30 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:30 on Sep 29,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:18:30 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# Loading xil_defaultlib.adder
# Loading xil_defaultlib.glbl
# Warning in wave window restart: (vish-4014) No objects found matching '/block_tb/dut/design_1_i/adder/inst/shr5'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/block_tb/dut/design_1_i/adder/inst/shr7'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/block_tb/dut/design_1_i/adder/inst/shr13'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/block_tb/dut/design_1_i/adder/inst/shr16'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/block_tb/dut/design_1_i/adder/inst/shr17'. 
run 1us
# TB: Simulation Started.
# TB: Reset Released.
# TB: Master interface is ready to receive data.
# [75000] TB: Received data = 0x3fb8aa00
# [105000] TB: Received data = 0xc038aa00
# [135000] TB: Received data = 0x3f38aa00
# [165000] TB: Received data = 0x0000b8aa
# [295000] TB: Received data = 0x00000000
# [325000] TB: Received data = 0x80000000
# [405000] TB: Received data = 0x7f800000
# [435000] TB: Received data = 0xff800000
# [545000] TB: Received data = 0x7fc00000
# [575000] TB: Received data = 0x7fa00000
# [605000] TB: Received data = 0xffc10000
# TB: All stimulus sent. Finishing simulation.
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:31 on Sep 29,2025
# vlog -incr -mfcu -work xil_defaultlib ../../../../Activation_accelerator.srcs/sources_1/new/bf16_2_fp32.v ../../../../Activation_accelerator.srcs/sources_1/new/shift.v ../../../../Activation_accelerator.srcs/sources_1/new/adder.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_bf16_2_fp32_0_0/sim/design_1_bf16_2_fp32_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_shift_0_0/sim/design_1_shift_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module bf16_2_fp32
# -- Compiling module shift
# -- Skipping module adder
# -- Skipping module design_1_bf16_2_fp32_0_0
# -- Skipping module design_1_shift_0_0
# -- Skipping module design_1_adder_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 18:20:31 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:32 on Sep 29,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:20:32 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# Loading xil_defaultlib.shift
# Loading xil_defaultlib.glbl
run 1us
# TB: Simulation Started.
# TB: Reset Released.
# TB: Master interface is ready to receive data.
# [75000] TB: Received data = 0x3fb8aa00
# [105000] TB: Received data = 0xc038aa00
# [135000] TB: Received data = 0x3f38aa00
# [165000] TB: Received data = 0x00017154
# [295000] TB: Received data = 0x00000000
# [325000] TB: Received data = 0x80000000
# [405000] TB: Received data = 0x7f800000
# [435000] TB: Received data = 0xff800000
# [545000] TB: Received data = 0x7fc00000
# [575000] TB: Received data = 0x7fa00000
# [605000] TB: Received data = 0xffc10000
# TB: All stimulus sent. Finishing simulation.
add wave -position 8  sim:/block_tb/dut/design_1_i/adder/inst/shr0
add wave -position 9  sim:/block_tb/dut/design_1_i/adder/inst/shr2
add wave -position 10  sim:/block_tb/dut/design_1_i/adder/inst/shr3
add wave -position 11  sim:/block_tb/dut/design_1_i/adder/inst/shr4
add wave -position 12  sim:/block_tb/dut/design_1_i/adder/inst/shr8
add wave -position 13  sim:/block_tb/dut/design_1_i/adder/inst/shr10
add wave -position 14  sim:/block_tb/dut/design_1_i/adder/inst/shr12
add wave -position 15  sim:/block_tb/dut/design_1_i/adder/inst/shr14
restart 
run 1us
# TB: Simulation Started.
# TB: Reset Released.
# TB: Master interface is ready to receive data.
# [75000] TB: Received data = 0x3fb8aa00
# [105000] TB: Received data = 0xc038aa00
# [135000] TB: Received data = 0x3f38aa00
# [165000] TB: Received data = 0x00017154
# [295000] TB: Received data = 0x00000000
# [325000] TB: Received data = 0x80000000
# [405000] TB: Received data = 0x7f800000
# [435000] TB: Received data = 0xff800000
# [545000] TB: Received data = 0x7fc00000
# [575000] TB: Received data = 0x7fa00000
# [605000] TB: Received data = 0xffc10000
# TB: All stimulus sent. Finishing simulation.
do block_tb_compile.do
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:08 on Sep 29,2025
# vlog -incr -mfcu -work xil_defaultlib ../../../../Activation_accelerator.srcs/sources_1/new/bf16_2_fp32.v ../../../../Activation_accelerator.srcs/sources_1/new/shift.v ../../../../Activation_accelerator.srcs/sources_1/new/adder.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_bf16_2_fp32_0_0/sim/design_1_bf16_2_fp32_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_shift_0_0/sim/design_1_shift_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/ip/design_1_adder_0_0/sim/design_1_adder_0_0.v ../../../../Activation_accelerator.ip_user_files/bd/design_1/sim/design_1.v ../../../../Activation_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v ../../../../Activation_accelerator.srcs/sim_1/new/block_tb.v 
# -- Skipping module bf16_2_fp32
# -- Skipping module shift
# -- Compiling module adder
# -- Skipping module design_1_bf16_2_fp32_0_0
# -- Skipping module design_1_shift_0_0
# -- Skipping module design_1_adder_0_0
# -- Skipping module design_1
# -- Skipping module design_1_wrapper
# -- Skipping module block_tb
# 
# Top level modules:
# 	block_tb
# End time: 18:31:08 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:31:08 on Sep 29,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 18:31:08 on Sep 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart 
# Loading xil_defaultlib.adder
# Loading xil_defaultlib.glbl
run 1us
# TB: Simulation Started.
# TB: Reset Released.
# TB: Master interface is ready to receive data.
# [75000] TB: Received data = 0x3fb8aa00
# [105000] TB: Received data = 0xc038aa00
# [135000] TB: Received data = 0x3f38aa00
# [165000] TB: Received data = 0x00017154
# [295000] TB: Received data = 0x00000000
# [325000] TB: Received data = 0x80000000
# [405000] TB: Received data = 0x7f800000
# [435000] TB: Received data = 0xff800000
# [545000] TB: Received data = 0x7fc00000
# [575000] TB: Received data = 0x7fa00000
# [605000] TB: Received data = 0xffc10000
# TB: All stimulus sent. Finishing simulation.
# End time: 18:48:03 on Sep 29,2025, Elapsed time: 0:39:20
# Errors: 0, Warnings: 0
