// Seed: 2078104403
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3
);
  wire id_5;
  wire id_6;
  tri0  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  =  1  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
  assign id_10 = id_3;
  wire id_26;
  id_27 :
  assert property (@(negedge id_9) 1'b0)
  else;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input tri id_3
    , id_9,
    output tri1 id_4,
    input wor id_5,
    output uwire id_6,
    input tri0 id_7
);
  assign id_4 = id_5;
  module_0(
      id_3, id_1, id_4, id_0
  );
endmodule
