I 000047 55 779           1541304726095 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541304726096 2018.11.04 02:12:06)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code f3f7fba3f4a4a3e5f6a6e1a9a3f5f7f5f7f5f6f4f1)
	(_ent
		(_time 1541304726093)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 1548          1541304726117 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541304726118 2018.11.04 02:12:06)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 121642154344430412465149461413144115171413)
	(_ent
		(_time 1541304726115)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541304726135 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541304726136 2018.11.04 02:12:06)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 2226722673747334272c3778702423247125272426)
	(_ent
		(_time 1541304726133)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 3004          1541304726148 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541304726149 2018.11.04 02:12:06)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 31356334666630263734236b363762376237343633)
	(_ent
		(_time 1541304726146)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_implicit)
			(_port
				((op)(op))
				((memtoreg)(memtoreg))
				((memwrite)(memwrite))
				((branch)(branch))
				((alusrc)(alusrc))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((aluop)(aluop))
			)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(2)(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 8538          1541304726162 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541304726163 2018.11.04 02:12:06)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 41451443411711574545511b114645474947454740)
	(_ent
		(_time 1541304726160)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((we3)(we3))
				((ra1)(ra1))
				((ra2)(ra2))
				((wa3)(wa3))
				((wd3)(wd3))
				((rd1)(rd1))
				((rd2)(rd2))
			)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_implicit)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 1156          1541304726177 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541304726178 2018.11.04 02:12:06)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 51550452040600470405450b545754570557555705)
	(_ent
		(_time 1541304726175)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541304726196 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541304726197 2018.11.04 02:12:06)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 60643760333762776166723a376633663667606762)
	(_ent
		(_time 1541304726194)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 6691          1541304726214 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541304726215 2018.11.04 02:12:06)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 70742871242721662776692a757675762476797624)
	(_ent
		(_time 1541304726212)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1297889859 1698979705 1852270963 1229806707 1885295440 1701474162 1297903476 1599295561 1785688688 1550808165 6517363)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 1435          1541304726232 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541304726233 2018.11.04 02:12:06)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 8084858e81d7dd96d4d594dad4868386d486818689)
	(_ent
		(_time 1541304726230)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 4147          1541304726245 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541304726246 2018.11.04 02:12:06)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8f8b8a81d0d9db988edbcbd5d7888f888c89db8986)
	(_ent
		(_time 1541304726243)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 891           1541304726252 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541304726253 2018.11.04 02:12:06)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 8f8b8a80dcd9d39c8ddacbd4db88878c8d89db888a)
	(_ent
		(_time 1541304726250)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 1618          1541304726264 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541304726265 2018.11.04 02:12:06)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9f9acc90ccc8cc899b9a86c59d999a989d999a9998)
	(_ent
		(_time 1541304726262)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(8)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 811           1541304726277 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541304726278 2018.11.04 02:12:06)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code aeabfcf9f2f9fdb8fbf9bbf5f7a9aaa9ada8a7a8a9)
	(_ent
		(_time 1541304726275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541304726288 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541304726289 2018.11.04 02:12:06)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code bebbeceab8ece8a9bde9fde1edb9bdb8edbdbcb9bd)
	(_ent
		(_time 1541304726286)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000045 55 1878          1541304726301 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541304726302 2018.11.04 02:12:06)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code cecb9b9b9e9899d9c89cdc949ac89bc8cdc8c6c9ca)
	(_ent
		(_time 1541304726299)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((writedata)(writedata))
				((dataadr)(dataadr))
				((memwrite)(memwrite))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000045 55 2908          1541304726314 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541304726315 2018.11.04 02:12:06)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code cecb9b9bcd989ad9c8cb88959fc9cac898c9cec9ca)
	(_ent
		(_time 1541304726312)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000047 55 8311          1541304726341 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541304726342 2018.11.04 02:12:06)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code ede9b8beb8bbbdfbe9e9fdb7bdeae9ebe5ebe9ebec)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(19(d_31_28))(11(d_25_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541304726354 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541304726355 2018.11.04 02:12:06)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code fdf9afadffaafceafbf8efa7fafbaefbaefbf8faff)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000045 55 1738          1541304726366 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541304726367 2018.11.04 02:12:06)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 0c095a0a5a5a5b1b0a5e1e56580a590a0f0a040b08)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6691          1541304749681 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541304749682 2018.11.04 02:12:29)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 1d13121a1d4a4c0b4a1b0447181b181b491b141b49)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1297889859 1698979705 1852270963 1229806707 1885295440 1701474162 1297903476 1599295561 1785688688 1550808165 6517363)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541304749703 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541304749704 2018.11.04 02:12:29)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2c227e297a7a703f2e796877782b242f2e2a782b29)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541304749715 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541304749716 2018.11.04 02:12:29)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 3c333939666b6f2a696b2967653b383b3f3a353a3b)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541304749727 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541304749728 2018.11.04 02:12:29)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 4c43494e4c1e1a5b4f1b0f131f4b4f4a1f4f4e4b4f)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541304749739 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541304749740 2018.11.04 02:12:29)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 5b545f580c0c084d5f5e4201595d5e5c595d5e5d5c)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541304749751 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541304749752 2018.11.04 02:12:29)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 5b550958080c064d0f0e4f010f5d585d0f5d5a5d52)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541304749764 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541304749765 2018.11.04 02:12:29)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 6b65696b6d3c3a7d3e3f7f316e6d6e6d3f6d6f6d3f)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541304749777 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541304749778 2018.11.04 02:12:29)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 7a747a7b782d786d7b7c68202d7c297c2c7d7a7d78)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541304749790 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541304749791 2018.11.04 02:12:29)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8a848d8488dcdb9c8adec9d1de8c8b8cd98d8f8c8b)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541304749806 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541304749807 2018.11.04 02:12:29)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 9a949d9598cccb8c9f948fc0c89c9b9cc99d9f9c9e)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541304749819 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541304749820 2018.11.04 02:12:29)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code a9a7aefea4fef9bfacfcbbf3f9afadafadafacaeab)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541304749832 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541304749833 2018.11.04 02:12:29)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code b9b7bbedb1efe9afbdbda9e3e9bebdbfb1bfbdbfb8)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541304749845 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541304749846 2018.11.04 02:12:29)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code b9b7bcede6eeb8aebfbcabe3bebfeabfeabfbcbebb)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541304749857 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541304749858 2018.11.04 02:12:29)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code c9c79b9cc99f9ddec89d8d9391cec9cecacf9dcfc0)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541304749863 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541304749864 2018.11.04 02:12:29)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code c9c6cb9c969f9ddecfcc8f9298cecdcf9fcec9cecd)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541304749869 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541304749870 2018.11.04 02:12:29)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d8d7da8ad58e8fcfde8aca828cde8ddedbded0dfdc)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6691          1541305342361 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541305342362 2018.11.04 02:22:22)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 3d3235383d6a6c2b6a3b2467383b383b693b343b69)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1297889859 1698979705 1852270963 1229806707 1885295440 1701474162 1297903476 1599295561 1785688688 1550808165 6517363)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541305342393 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541305342394 2018.11.04 02:22:22)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 5c53095e0a0a004f5e091807085b545f5e5a085b59)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541305342458 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541305342459 2018.11.04 02:22:22)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code aaa4a8fdf2fdf9bcfffdbff1f3adaeada9aca3acad)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541305342475 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541305342476 2018.11.04 02:22:22)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code bab4b8eeb8e8ecadb9edf9e5e9bdb9bce9b9b8bdb9)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541305342491 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541305342492 2018.11.04 02:22:22)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code c9c7ca9cc59e9adfcdccd093cbcfcccecbcfcccfce)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541305342508 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541305342509 2018.11.04 02:22:22)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code d9d68c8bd18e84cf8d8ccd838ddfdadf8ddfd8dfd0)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541305342524 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541305342525 2018.11.04 02:22:22)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code e8e7edbbb4bfb9febdbcfcb2edeeedeebceeeceebc)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541305342541 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541305342542 2018.11.04 02:22:22)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code f8f7ffa8a3affaeff9feeaa2affeabfeaefff8fffa)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541305342558 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541305342559 2018.11.04 02:22:22)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 08070b0e535e591e085c4b535c0e090e5b0f0d0e09)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541305342576 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541305342577 2018.11.04 02:22:22)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 17181410434146011219024d451116114410121113)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541305342593 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541305342594 2018.11.04 02:22:22)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 27282423247077312272357d772123212321222025)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541305342611 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541305342612 2018.11.04 02:22:22)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 37383132316167213333276d673033313f31333136)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541305342628 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541305342629 2018.11.04 02:22:22)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 46494744161147514043541c414015401540434144)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541305342643 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541305342644 2018.11.04 02:22:22)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 56590055590002415702120c0e515651555002505f)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541305342653 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541305342654 2018.11.04 02:22:22)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 656b6365363331726360233e346261633362656261)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541305342659 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541305342660 2018.11.04 02:22:22)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 656b6365653332726337773f3163306366636d6261)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6723          1541305959006 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541305959007 2018.11.04 02:32:39)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 0d5d550b0d5a5c1b5a0b1457080b080b590b040b59)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1297889859 1698979705 1852270963 1229806707 1885295440 1701474162 1297903476 1599295561 1785688688 1550808165 1550021235 1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541305959028 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541305959029 2018.11.04 02:32:39)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 1c4c191a4a4a400f1e495847481b141f1e1a481b19)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541305959040 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541305959041 2018.11.04 02:32:39)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 2c7d7e28767b7f3a797b3977752b282b2f2a252a2b)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541305959052 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541305959053 2018.11.04 02:32:39)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 3c6d6e393c6e6a2b3f6b7f636f3b3f3a6f3f3e3b3f)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541305959064 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541305959065 2018.11.04 02:32:39)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 3c6d6f396a6b6f2a383925663e3a393b3e3a393a3b)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541305959077 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541305959078 2018.11.04 02:32:39)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 4b1b4e49181c165d1f1e5f111f4d484d1f4d4a4d42)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541305959100 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541305959101 2018.11.04 02:32:39)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 6b3b3e6b6d3c3a7d3e3f7f316e6d6e6d3f6d6f6d3f)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541305959116 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541305959117 2018.11.04 02:32:39)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 7a2a2d7b782d786d7b7c68202d7c297c2c7d7a7d78)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541305959131 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541305959132 2018.11.04 02:32:39)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 8adada8488dcdb9c8adec9d1de8c8b8cd98d8f8c8b)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541305959145 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541305959146 2018.11.04 02:32:39)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 99c9c996c3cfc88f9c978cc3cb9f989fca9e9c9f9d)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541305959158 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541305959159 2018.11.04 02:32:39)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 99c9c99694cec98f9ccc8bc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541305959179 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541305959180 2018.11.04 02:32:39)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code b9e9ecedb1efe9afbdbda9e3e9bebdbfb1bfbdbfb8)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541305959197 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541305959198 2018.11.04 02:32:39)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c8989a9d969fc9dfcecdda92cfce9bce9bcecdcfca)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541305959209 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541305959210 2018.11.04 02:32:39)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code d888dd8ad98e8ccfd98c9c8280dfd8dfdbde8cded1)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541305959215 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541305959216 2018.11.04 02:32:39)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d8898d8a868e8ccfdedd9e8389dfdcde8edfd8dfdc)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541305959221 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541305959222 2018.11.04 02:32:39)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d8898d8ad58e8fcfde8aca828cde8ddedbded0dfdc)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 891           1541306696216 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541306696217 2018.11.04 02:44:56)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code b0b5ede5b5e6eca3b2e5f4ebe4b7b8b3b2b6e4b7b5)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541306696236 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541306696237 2018.11.04 02:44:56)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code c0c4ca95c99793d69597d59b99c7c4c7c3c6c9c6c7)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541306696250 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541306696251 2018.11.04 02:44:56)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code d0d4da82838286c7d387938f83d7d3d683d3d2d7d3)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541306696263 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541306696264 2018.11.04 02:44:56)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code dfdbd48d8c888cc9dbdac685ddd9dad8ddd9dad9d8)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541306696276 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541306696277 2018.11.04 02:44:56)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code efeab2bcb8b8b2f9bbbafbb5bbe9ece9bbe9eee9e6)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541306696290 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541306696291 2018.11.04 02:44:56)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code fefbf3aeffa9afe8abaaeaa4fbf8fbf8aaf8faf8aa)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541306696305 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541306696306 2018.11.04 02:44:56)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 0e0b590808590c190f081c5459085d0858090e090c)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541306696323 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541306696324 2018.11.04 02:44:56)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1e1b4e1918484f081e4a5d454a181f184d191b181f)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541306696338 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541306696339 2018.11.04 02:44:56)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 2d287d292a7b7c3b282338777f2b2c2b7e2a282b29)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541306696354 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541306696355 2018.11.04 02:44:56)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 3d386d386d6a6d2b38682f676d3b393b393b383a3f)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541306696368 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541306696369 2018.11.04 02:44:56)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 4d48184f181b1d5b49495d171d4a494b454b494b4c)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541306696382 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541306696383 2018.11.04 02:44:56)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 5c590e5f590b5d4b5a594e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541306696395 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541306696396 2018.11.04 02:44:56)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 6c69696c363a387b6d382836346b6c6b6f6a386a65)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541306696401 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541306696402 2018.11.04 02:44:56)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 6c68396c693a387b6a692a373d6b686a3a6b6c6b68)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541306696407 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541306696408 2018.11.04 02:44:56)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 6c68396c3a3a3b7b6a3e7e36386a396a6f6a646b68)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541306806555 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541306806556 2018.11.04 02:46:46)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c89bc99d949f99de9fced192cdcecdce9ccec1ce9c)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541306806579 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541306806580 2018.11.04 02:46:46)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code d7848b84d5818bc4d582938c83d0dfd4d5d183d0d2)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541306806590 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541306806591 2018.11.04 02:46:46)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e7b5ecb4e9b0b4f1b2b0f2bcbee0e3e0e4e1eee1e0)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541306806603 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541306806604 2018.11.04 02:46:46)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f7a5fca7a3a5a1e0f4a0b4a8a4f0f4f1a4f4f5f0f4)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541306806614 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541306806615 2018.11.04 02:46:46)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 06540d000551551002031f5c040003010400030001)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541306806628 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541306806629 2018.11.04 02:46:46)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 06555b0001515b105253125c52000500520007000f)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541306806640 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541306806641 2018.11.04 02:46:46)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 16451b11444147004342024c131013104210121042)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541306806654 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541306806655 2018.11.04 02:46:46)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 25762a21737227322423377f722376237322252227)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541306806668 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541306806669 2018.11.04 02:46:46)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 35663d30636364233561766e613334336632303334)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541306806683 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541306806684 2018.11.04 02:46:46)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 45164d4713131453404b501f174344431642404341)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541306806697 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541306806698 2018.11.04 02:46:46)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 54075c57540304425101460e045250525052515356)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541306806710 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541306806711 2018.11.04 02:46:46)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 64376964613234726060743e346360626c62606265)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541306806723 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541306806724 2018.11.04 02:46:46)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 74277e75262375637271662e737227722772717376)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541306806735 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541306806736 2018.11.04 02:46:46)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 74272975792220637520302e2c737473777220727d)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541306806742 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541306806743 2018.11.04 02:46:46)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 83d18e8dd6d5d7948586c5d8d2848785d584838487)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541306806748 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541306806749 2018.11.04 02:46:46)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 83d18e8d85d5d49485d191d9d785d68580858b8487)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541358387859 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541358387860 2018.11.04 17:06:27)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 3969613c646e682f6e3f20633c3f3c3f6d3f303f6d)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541358387882 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541358387883 2018.11.04 17:06:27)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 58085d5a550e044b5a0d1c030c5f505b5a5e0c5f5d)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541358387894 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541358387895 2018.11.04 17:06:27)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 58090a5b590f0b4e0d0f4d03015f5c5f5b5e515e5f)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541358387906 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541358387907 2018.11.04 17:06:27)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 673635673335317064302438346064613464656064)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541358387920 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541358387921 2018.11.04 17:06:27)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 772624767520246173726e2d757172707571727170)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541358387937 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541358387938 2018.11.04 17:06:27)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 87d7828981d0da91d3d293ddd3818481d38186818e)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541358387951 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541358387952 2018.11.04 17:06:27)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 96c6c399c4c1c780c3c282cc93909390c2909290c2)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541358387965 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541358387966 2018.11.04 17:06:27)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code a6f6f1f1f3f1a4b1a7a0b4fcf1a0f5a0f0a1a6a1a4)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541358387979 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541358387980 2018.11.04 17:06:27)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code b6e6e6e2e3e0e7a0b6e2f5ede2b0b7b0e5b1b3b0b7)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541358387993 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541358387994 2018.11.04 17:06:27)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code c5959590939394d3c0cbd09f97c3c4c396c2c0c3c1)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541358388005 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541358388006 2018.11.04 17:06:28)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code d5858587d48285c3d080c78f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541358388019 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541358388020 2018.11.04 17:06:28)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code e4b4b1b7e1b2b4f2e0e0f4beb4e3e0e2ece2e0e2e5)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541358388035 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541358388036 2018.11.04 17:06:28)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code f4a4a6a4a6a3f5e3f2f1e6aef3f2a7f2a7f2f1f3f6)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541358388047 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541358388048 2018.11.04 17:06:28)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code f4a4f1a4f9a2a0e3f5a0b0aeacf3f4f3f7f2a0f2fd)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541358388053 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541358388054 2018.11.04 17:06:28)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 04555202565250130201425f550300025203040300)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541358388059 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541358388060 2018.11.04 17:06:28)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 04555202055253130256165e5002510207020c0300)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541358637925 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541358637926 2018.11.04 17:10:37)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 17424c104440460140110e4d1211121143111e1143)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541358637948 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541358637949 2018.11.04 17:10:37)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 2673202325707a352473627d72212e252420722123)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541358637959 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541358637960 2018.11.04 17:10:37)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 36626733396165206361236d6f31323135303f3031)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541358637972 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541358637973 2018.11.04 17:10:37)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 366267336364602135617569653135306535343135)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541358637987 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541358637988 2018.11.04 17:10:37)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 461216444511155042435f1c444043414440434041)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541358638003 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541358638004 2018.11.04 17:10:38)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 55005356510208430100410f01535653015354535c)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541358638017 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541358638018 2018.11.04 17:10:38)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 65303365343234733031713f606360633163616331)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541358638031 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541358638032 2018.11.04 17:10:38)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 74212075232376637572662e237227722273747376)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541358638044 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541358638045 2018.11.04 17:10:38)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 84d1d78ad3d2d59284d0c7dfd0828582d783818285)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541358638058 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541358638059 2018.11.04 17:10:38)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 94c1c79bc3c2c582919a81cec6929592c793919290)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541358638071 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541358638072 2018.11.04 17:10:38)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code a3f6f0f4a4f4f3b5a6f6b1f9f3a5a7a5a7a5a6a4a1)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541358638085 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541358638086 2018.11.04 17:10:38)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code b3e6e5e7b1e5e3a5b7b7a3e9e3b4b7b5bbb5b7b5b2)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541358638099 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541358638100 2018.11.04 17:10:38)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code c39692969694c2d4c5c6d199c4c590c590c5c6c4c1)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541358638110 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541358638111 2018.11.04 17:10:38)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code c396c596c99597d4c29787999bc4c3c4c0c597c5ca)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541358638116 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541358638117 2018.11.04 17:10:38)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code d2868480868486c5d4d7948983d5d6d484d5d2d5d6)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541358638122 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541358638123 2018.11.04 17:10:38)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code d2868480d58485c5d480c08886d487d4d1d4dad5d6)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541358675232 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541358675233 2018.11.04 17:11:15)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c8cb929d949f99de9fced192cdcecdce9ccec1ce9c)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541358675255 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541358675256 2018.11.04 17:11:15)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code e7e4e0b5e5b1bbf4e5b2a3bcb3e0efe4e5e1b3e0e2)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541358675266 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541358675267 2018.11.04 17:11:15)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e7e5b7b4e9b0b4f1b2b0f2bcbee0e3e0e4e1eee1e0)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541358675278 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541358675279 2018.11.04 17:11:15)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f6f4a6a6a3a4a0e1f5a1b5a9a5f1f5f0a5f5f4f1f5)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541358675293 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541358675294 2018.11.04 17:11:15)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 060450000551551002031f5c040003010400030001)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541358675307 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541358675308 2018.11.04 17:11:15)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 1615161111414b004243024c42101510421017101f)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541358675320 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541358675321 2018.11.04 17:11:15)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 25267521747274337071317f202320237123212371)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541358675336 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541358675337 2018.11.04 17:11:15)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 35366730636237223433276f623366336332353237)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541358675369 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541358675370 2018.11.04 17:11:15)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 54570157030205425400170f005255520753515255)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541358675383 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541358675384 2018.11.04 17:11:15)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 6467316433323572616a713e366265623763616260)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541358675396 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541358675397 2018.11.04 17:11:15)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 737026727424236576266129237577757775767471)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541358675409 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541358675410 2018.11.04 17:11:15)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 737023727125236577776329237477757b75777572)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541358675422 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541358675423 2018.11.04 17:11:15)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 8380d48dd6d48294858691d98485d085d085868481)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541358675434 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541358675435 2018.11.04 17:11:15)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 9390939c99c5c78492c7d7c9cb9493949095c7959a)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541358675440 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541358675441 2018.11.04 17:11:15)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 9391c39cc6c5c7849596d5c8c2949795c594939497)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541358675446 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541358675447 2018.11.04 17:11:15)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code a2a0f2f5a5f4f5b5a4f0b0f8f6a4f7a4a1a4aaa5a6)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
I 000047 55 6602          1541358747936 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541358747937 2018.11.04 17:12:27)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code c7c6c692949096d190c1de9dc2c1c2c193c1cec193)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
I 000047 55 891           1541358747959 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541358747960 2018.11.04 17:12:27)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code e6e7bab4e5b0baf5e4b3a2bdb2e1eee5e4e0b2e1e3)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
I 000047 55 811           1541358747971 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541358747972 2018.11.04 17:12:27)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code e6e6edb5e9b1b5f0b3b1f3bdbfe1e2e1e5e0efe0e1)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
I 000047 55 739           1541358747983 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541358747984 2018.11.04 17:12:27)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code f6f6fda6a3a4a0e1f5a1b5a9a5f1f5f0a5f5f4f1f5)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
I 000047 55 1618          1541358747996 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541358747997 2018.11.04 17:12:27)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 05050e030552561301001c5f070300020703000302)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
I 000047 55 1435          1541358748010 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541358748011 2018.11.04 17:12:28)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code 15144812114248034140014f41131613411314131c)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
I 000047 55 1156          1541358748023 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541358748024 2018.11.04 17:12:28)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code 24252920747375327170307e212221227022202270)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000053 55 1030          1541358748037 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541358748038 2018.11.04 17:12:28)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code 34353b31636336233532266e633267326233343336)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
I 000047 55 1548          1541358748051 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541358748052 2018.11.04 17:12:28)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code 34353c31636265223460776f603235326733313235)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
I 000047 55 954           1541358748065 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541358748066 2018.11.04 17:12:28)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code 44454c4613121552414a511e164245421743414240)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
I 000047 55 779           1541358748077 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541358748078 2018.11.04 17:12:28)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code 53525b505404034556064109035557555755565451)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
I 000047 55 8311          1541358748090 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541358748091 2018.11.04 17:12:28)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code 63626e636135337567677339336467656b65676562)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
I 000047 55 2778          1541358748104 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541358748105 2018.11.04 17:12:28)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 737279722624726475766129747520752075767471)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 4147          1541358748115 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541358748116 2018.11.04 17:12:28)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 8283df8c89d4d69583d6c6d8da8582858184d6848b)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2908          1541358748121 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541358748122 2018.11.04 17:12:28)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 82828f8cd6d4d6958487c4d9d3858684d485828586)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
I 000045 55 1738          1541358748127 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541358748128 2018.11.04 17:12:28)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 82828f8c85d4d59584d090d8d684d78481848a8586)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
V 000047 55 6602          1541381718978 behave
(_unit VHDL(imem 0 6(behave 0 11))
	(_version vde)
	(_time 1541381718979 2018.11.04 23:35:18)
	(_source(\./../src/imem.vhd\))
	(_parameters tan)
	(_code 5e0e055d5f090f48095847045b585b580a5857580a)
	(_ent
		(_time 1541304726211)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 8(_ent(_out))))
		(_file(_int mem_file -2 0 14(_prcs 0)))
		(_var(_int L -3 0 15(_prcs 0)))
		(_var(_int ch -4 0 16(_prcs 0)))
		(_var(_int i -5 0 17(_prcs 0)))
		(_var(_int index -5 0 17(_prcs 0)))
		(_var(_int result -5 0 17(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 18(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 19(_prcs 0)))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1718445421 778398825 7627108)
		(1836216134 1696625761 1919906418 544108320 1701734764 32)
	)
	(_model . behave 1 -1)
)
V 000047 55 891           1541381719014 behave
(_unit VHDL(mux2 0 4(behave 0 11))
	(_version vde)
	(_time 1541381719015 2018.11.04 23:35:19)
	(_source(\./../src/mux2.vhd\))
	(_parameters tan)
	(_code 7d2d7b7d2c2b216e7f283926297a757e7f7b297a78)
	(_ent
		(_time 1541304726249)
	)
	(_object
		(_gen(_int width -1 0 5(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 6(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 6(_ent(_in))))
		(_port(_int d1 0 0 6(_ent(_in))))
		(_port(_int s -2 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 8(_array -2((_dto c 2 i 0)))))
		(_port(_int y 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 3 -1)
)
V 000047 55 811           1541381719026 behave
(_unit VHDL(signext 0 4(behave 0 9))
	(_version vde)
	(_time 1541381719027 2018.11.04 23:35:19)
	(_source(\./../src/signext.vhd\))
	(_parameters tan)
	(_code 8ddcdc83d0dade9bd8da98d6d48a898a8e8b848b8a)
	(_ent
		(_time 1541304726274)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 5(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
V 000047 55 739           1541381719037 behave
(_unit VHDL(sl2 0 4(behave 0 9))
	(_version vde)
	(_time 1541381719038 2018.11.04 23:35:19)
	(_source(\./../src/sl2.vhd\))
	(_parameters tan)
	(_code 9ccdcd939cceca8b9fcbdfc3cf9b9f9acf9f9e9b9f)
	(_ent
		(_time 1541304726285)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
V 000047 55 1618          1541381719049 behave
(_unit VHDL(regfile 0 5(behave 0 13))
	(_version vde)
	(_time 1541381719050 2018.11.04 23:35:19)
	(_source(\./../src/regfile.vhd\))
	(_parameters tan)
	(_code 9ccdcc93cacbcf8a989985c69e9a999b9e9a999a9b)
	(_ent
		(_time 1541304726261)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int we3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 8(_ent(_in))))
		(_port(_int ra2 0 0 8(_ent(_in))))
		(_port(_int wa3 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int rd1 2 0 10(_ent(_out))))
		(_port(_int rd2 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 14(_array 3((_dto i 31 i 0)))))
		(_sig(_int mem 4 0 15(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__29(_arch 1 0 29(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 2 -1)
)
V 000047 55 1435          1541381719061 behave
(_unit VHDL(maindec 0 4(behave 0 13))
	(_version vde)
	(_time 1541381719062 2018.11.04 23:35:19)
	(_source(\./../src/maindec.vhd\))
	(_parameters tan)
	(_code acfcaafbfefbf1baf8f9b8f6f8aaafaaf8aaadaaa5)
	(_ent
		(_time 1541304726229)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_out))))
		(_port(_int memwrite -1 0 6(_ent(_out))))
		(_port(_int branch -1 0 7(_ent(_out))))
		(_port(_int alusrc -1 0 7(_ent(_out))))
		(_port(_int regdst -1 0 8(_ent(_out))))
		(_port(_int regwrite -1 0 8(_ent(_out))))
		(_port(_int jump -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(9))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(1)(2)(3)(4)(5)(6)(7)(8(d_1_0)))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
V 000047 55 1156          1541381719074 behave
(_unit VHDL(dmem 0 6(behave 0 12))
	(_version vde)
	(_time 1541381719075 2018.11.04 23:35:19)
	(_source(\./../src/dmem.vhd\))
	(_parameters tan)
	(_code bceceae8bbebedaae9e8a8e6b9bab9bae8bab8bae8)
	(_ent
		(_time 1541304726174)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int wd 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 15(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 16(_prcs 0)))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000053 55 1030          1541381719087 asynchronous
(_unit VHDL(flopr 0 5(asynchronous 0 12))
	(_version vde)
	(_time 1541381719088 2018.11.04 23:35:19)
	(_source(\./../src/flopr.vhd\))
	(_parameters tan)
	(_code cb9b9f9eca9cc9dccacdd9919ccd98cd9dcccbccc9)
	(_ent
		(_time 1541304726193)
	)
	(_object
		(_gen(_int width -1 0 6(_ent gms)))
		(_port(_int clk -2 0 7(_ent(_in)(_event))))
		(_port(_int reset -2 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 8(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . asynchronous 3 -1)
)
V 000047 55 1548          1541381719103 behave
(_unit VHDL(alu 0 6(behave 0 13))
	(_version vde)
	(_time 1541381719104 2018.11.04 23:35:19)
	(_source(\./../src/alu.vhd\))
	(_parameters tan)
	(_code db8b8889da8d8acddb8f98808fdddadd88dcdeddda)
	(_ent
		(_time 1541304726114)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int result 2 0 9(_ent(_buffer))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int condinvb 3 0 14(_arch(_uni))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(5))(_sens(1)(2(2))))))
			(line__17(_arch 1 0 17(_assignment(_trgt(6))(_sens(0)(2(2))(5)))))
			(line__19(_arch 2 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2(d_1_0))(6)))))
			(line__29(_arch 3 0 29(_assignment(_trgt(4))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 4 -1)
)
V 000047 55 954           1541381719116 behave
(_unit VHDL(aludec 0 4(behave 0 10))
	(_version vde)
	(_time 1541381719117 2018.11.04 23:35:19)
	(_source(\./../src/aludec.vhd\))
	(_parameters tan)
	(_code ebbbb8b8eabdbafdeee5feb1b9edeaedb8eceeedef)
	(_ent
		(_time 1541304726132)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
	)
	(_model . behave 1 -1)
)
V 000047 55 779           1541381719129 behave
(_unit VHDL(adder 0 5(behave 0 10))
	(_version vde)
	(_time 1541381719130 2018.11.04 23:35:19)
	(_source(\./../src/adder.vhd\))
	(_parameters tan)
	(_code faaaa9aaafadaaecffafe8a0aafcfefcfefcfffdf8)
	(_ent
		(_time 1541304726092)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 8311          1541381719141 struct
(_unit VHDL(datapath 0 4(struct 0 17))
	(_version vde)
	(_time 1541381719142 2018.11.04 23:35:19)
	(_source(\./../src/datapath.vhd\))
	(_parameters tan)
	(_code faaaacaaaaacaaecfefeeaa0aafdfefcf2fcfefcfb)
	(_ent
		(_time 1541304726159)
	)
	(_comp
		(flopr
			(_object
				(_gen(_int width -2 0 43(_ent)))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int reset -1 0 44(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 45(_array -1((_dto c 1 i 0)))))
				(_port(_int d 21 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1318 0 46(_array -1((_dto c 2 i 0)))))
				(_port(_int q 22 0 46(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int a 11 0 32(_ent (_in))))
				(_port(_int b 11 0 32(_ent (_in))))
				(_port(_int y 12 0 33(_ent (_out))))
			)
		)
		(sl2
			(_object
				(_port(_int a 13 0 36(_ent (_in))))
				(_port(_int y 14 0 37(_ent (_out))))
			)
		)
		(mux2
			(_object
				(_gen(_int width -2 0 48(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1320 0 49(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 21 0 49(_ent (_in))))
				(_port(_int d1 21 0 49(_ent (_in))))
				(_port(_int s -1 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1322 0 51(_array -1((_dto c 4 i 0)))))
				(_port(_int y 22 0 51(_ent (_out))))
			)
		)
		(regfile
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we3 -1 0 26(_ent (_in))))
				(_port(_int ra1 8 0 27(_ent (_in))))
				(_port(_int ra2 8 0 27(_ent (_in))))
				(_port(_int wa3 8 0 27(_ent (_in))))
				(_port(_int wd3 9 0 28(_ent (_in))))
				(_port(_int rd1 10 0 29(_ent (_out))))
				(_port(_int rd2 10 0 29(_ent (_out))))
			)
		)
		(signext
			(_object
				(_port(_int a 15 0 40(_ent (_in))))
				(_port(_int y 16 0 41(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 5 0 19(_ent (_in))))
				(_port(_int b 5 0 19(_ent (_in))))
				(_port(_int alucontrol 6 0 20(_ent (_in))))
				(_port(_int result 7 0 21(_ent (_buffer))))
				(_port(_int zero -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 62(_comp flopr)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flopr)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 63(_comp adder)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . adder)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 64(_comp sl2)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . sl2)
		)
	)
	(_inst pcadd2 0 65(_comp adder)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . adder)
		)
	)
	(_inst pcbrmux 0 66(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 68(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcnext))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 71(_comp regfile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writereg))
			((wd3)(result))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . regfile)
		)
	)
	(_inst wrmux 0 74(_comp mux2)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 77(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 79(_comp signext)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signext)
		)
	)
	(_inst srcbmux 0 82(_comp mux2)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . mux2)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 84(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_port(_int memtoreg -1 0 6(_ent(_in))))
		(_port(_int pcsrc -1 0 6(_ent(_in))))
		(_port(_int alusrc -1 0 7(_ent(_in))))
		(_port(_int regdst -1 0 7(_ent(_in))))
		(_port(_int regwrite -1 0 8(_ent(_in))))
		(_port(_int jump -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 9(_ent(_in))))
		(_port(_int zero -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 11(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 3 0 13(_ent(_buffer))))
		(_port(_int writedata 3 0 13(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 27(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 33(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 41(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 17 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 18 0 54(_arch(_uni))))
		(_sig(_int pcnext 18 0 54(_arch(_uni))))
		(_sig(_int pcnextbr 18 0 55(_arch(_uni))))
		(_sig(_int pcplus4 18 0 55(_arch(_uni))))
		(_sig(_int pcbranch 18 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 57(_array -1((_dto i 31 i 0)))))
		(_sig(_int signimm 19 0 57(_arch(_uni))))
		(_sig(_int signimmsh 19 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int srca 20 0 58(_arch(_uni))))
		(_sig(_int srcb 20 0 58(_arch(_uni))))
		(_sig(_int result 20 0 58(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(16))(_sens(11(d_25_0))(19(d_31_28))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 5 -1)
)
V 000047 55 2778          1541381719154 struct
(_unit VHDL(controller 0 4(struct 0 15))
	(_version vde)
	(_time 1541381719155 2018.11.04 23:35:19)
	(_source(\./../src/controller.vhd\))
	(_parameters tan)
	(_code 0a5a5a0c0d5d0b1d0c0f18500d0c590c590c0f0d08)
	(_ent
		(_time 1541304726145)
	)
	(_comp
		(maindec
			(_object
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int memtoreg -1 0 18(_ent (_out))))
				(_port(_int memwrite -1 0 18(_ent (_out))))
				(_port(_int branch -1 0 19(_ent (_out))))
				(_port(_int alusrc -1 0 19(_ent (_out))))
				(_port(_int regdst -1 0 20(_ent (_out))))
				(_port(_int regwrite -1 0 20(_ent (_out))))
				(_port(_int jump -1 0 21(_ent (_out))))
				(_port(_int aluop 3 0 22(_ent (_out))))
			)
		)
		(aludec
			(_object
				(_port(_int funct 4 0 25(_ent (_in))))
				(_port(_int aluop 5 0 26(_ent (_in))))
				(_port(_int alucontrol 6 0 27(_ent (_out))))
			)
		)
	)
	(_inst md 0 32(_comp maindec)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . maindec)
		)
	)
	(_inst ad 0 34(_comp aludec)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aludec)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 5(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 5(_ent(_in))))
		(_port(_int funct 0 0 5(_ent(_in))))
		(_port(_int zero -1 0 6(_ent(_in))))
		(_port(_int memtoreg -1 0 7(_ent(_out))))
		(_port(_int memwrite -1 0 7(_ent(_out))))
		(_port(_int pcsrc -1 0 8(_ent(_out))))
		(_port(_int alusrc -1 0 8(_ent(_out))))
		(_port(_int regdst -1 0 9(_ent(_out))))
		(_port(_int regwrite -1 0 9(_ent(_out))))
		(_port(_int jump -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 17(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 25(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 29(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 29(_arch(_uni))))
		(_sig(_int branch -1 0 30(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(5))(_sens(12)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
V 000047 55 4147          1541381719165 struct
(_unit VHDL(mips 0 4(struct 0 13))
	(_version vde)
	(_time 1541381719166 2018.11.04 23:35:19)
	(_source(\./../src/mips.vhd\))
	(_parameters tan)
	(_code 19491e1e194f4d0e184d5d43411e191e1a1f4d1f10)
	(_ent
		(_time 1541304726242)
	)
	(_comp
		(controller
			(_object
				(_port(_int op 4 0 15(_ent (_in))))
				(_port(_int funct 4 0 15(_ent (_in))))
				(_port(_int zero -1 0 16(_ent (_in))))
				(_port(_int memtoreg -1 0 17(_ent (_out))))
				(_port(_int memwrite -1 0 17(_ent (_out))))
				(_port(_int pcsrc -1 0 18(_ent (_out))))
				(_port(_int alusrc -1 0 18(_ent (_out))))
				(_port(_int regdst -1 0 19(_ent (_out))))
				(_port(_int regwrite -1 0 19(_ent (_out))))
				(_port(_int jump -1 0 20(_ent (_out))))
				(_port(_int alucontrol 5 0 21(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 24(_ent (_in))))
				(_port(_int memtoreg -1 0 25(_ent (_in))))
				(_port(_int pcsrc -1 0 25(_ent (_in))))
				(_port(_int alusrc -1 0 26(_ent (_in))))
				(_port(_int regdst -1 0 26(_ent (_in))))
				(_port(_int regwrite -1 0 27(_ent (_in))))
				(_port(_int jump -1 0 27(_ent (_in))))
				(_port(_int alucontrol 6 0 28(_ent (_in))))
				(_port(_int zero -1 0 29(_ent (_out))))
				(_port(_int pc 7 0 30(_ent (_buffer))))
				(_port(_int instr 8 0 31(_ent (_in))))
				(_port(_int aluout 9 0 32(_ent (_buffer))))
				(_port(_int writedata 9 0 32(_ent (_buffer))))
				(_port(_int readdata 10 0 33(_ent (_in))))
			)
		)
	)
	(_inst cont 0 39(_comp controller)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controller)
		)
	)
	(_inst dp 0 42(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int reset -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~122 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instr 1 0 7(_ent(_in))))
		(_port(_int memwrite -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~124 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int aluout 2 0 9(_ent(_out))))
		(_port(_int writedata 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~126 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int readdata 3 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 21(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 28(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 32(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 35(_arch(_uni))))
		(_sig(_int alusrc -1 0 35(_arch(_uni))))
		(_sig(_int regdst -1 0 35(_arch(_uni))))
		(_sig(_int regwrite -1 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 35(_arch(_uni))))
		(_sig(_int pcsrc -1 0 35(_arch(_uni))))
		(_sig(_int zero -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 11 0 37(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000045 55 2908          1541381719171 test
(_unit VHDL(top 0 5(test 0 11))
	(_version vde)
	(_time 1541381719172 2018.11.04 23:35:19)
	(_source(\./../src/top.vhd\))
	(_parameters tan)
	(_code 19484e1e464f4d0e1f1c5f42481e1d1f4f1e191e1d)
	(_ent
		(_time 1541304726311)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 13(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
				(_port(_int pc 1 0 14(_ent (_out))))
				(_port(_int instr 2 0 15(_ent (_in))))
				(_port(_int memwrite -1 0 16(_ent (_out))))
				(_port(_int aluout 3 0 17(_ent (_out))))
				(_port(_int writedata 3 0 17(_ent (_out))))
				(_port(_int readdata 4 0 18(_ent (_in))))
			)
		)
		(imem
			(_object
				(_port(_int a 5 0 21(_ent (_in))))
				(_port(_int rd 6 0 22(_ent (_out))))
			)
		)
		(dmem
			(_object
				(_port(_int clk -1 0 25(_ent (_in))))
				(_port(_int we -1 0 25(_ent (_in))))
				(_port(_int a 7 0 26(_ent (_in))))
				(_port(_int wd 7 0 26(_ent (_in))))
				(_port(_int rd 8 0 27(_ent (_out))))
			)
		)
	)
	(_inst mips1 0 33(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst imem1 0 35(_comp imem)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . imem)
		)
	)
	(_inst dmem1 0 36(_comp dmem)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
		)
		(_use(_ent . dmem)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 7(_ent(_buffer))))
		(_port(_int dataadr 0 0 7(_ent(_buffer))))
		(_port(_int memwrite -1 0 8(_ent(_buffer))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 21(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 9 0 29(_arch(_uni))))
		(_sig(_int instr 9 0 29(_arch(_uni))))
		(_sig(_int readdata 9 0 30(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
)
V 000045 55 1738          1541381719177 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vde)
	(_time 1541381719178 2018.11.04 23:35:19)
	(_source(\./../src/testbench.vhd\))
	(_parameters tan)
	(_code 29787e2d257f7e3e2f7b3b737d2f7c2f2a2f212e2d)
	(_ent
		(_time 1541304726298)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 10(_ent (_in))))
				(_port(_int reset -1 0 10(_ent (_in))))
				(_port(_int writedata 0 0 11(_ent (_out))))
				(_port(_int dataadr 0 0 11(_ent (_out))))
				(_port(_int memwrite -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst dut 0 19(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 11(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 14(_arch(_uni))))
		(_sig(_int dataadr 1 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni)(_event))))
		(_sig(_int reset -1 0 15(_arch(_uni))))
		(_sig(_int memwrite -1 0 15(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(2)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)))))
			(line__38(_arch 2 0 38(_prcs(_simple)(_sens(2))(_mon)(_read(0)(1)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
		(1970104659 1769234796 1713401455 1701603681 100)
	)
	(_model . test 3 -1)
)
