#[doc = "Register `P_EDGE_CTRL` reader"]
pub type R = crate::R<PEdgeCtrlSpec>;
#[doc = "Register `P_EDGE_CTRL` writer"]
pub type W = crate::W<PEdgeCtrlSpec>;
#[doc = "Field `PAIRC0` reader - Port A bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc0R = crate::BitReader;
#[doc = "Field `PAIRC0` writer - Port A bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIRC1` reader - Port A bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc1R = crate::BitReader;
#[doc = "Field `PAIRC1` writer - Port A bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIRC2` reader - Port A bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc2R = crate::BitReader;
#[doc = "Field `PAIRC2` writer - Port A bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIRC3` reader - Port A bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc3R = crate::BitReader;
#[doc = "Field `PAIRC3` writer - Port A bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIRC4` reader - Port A bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc4R = crate::BitReader;
#[doc = "Field `PAIRC4` writer - Port A bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIRC5` reader - Port A bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc5R = crate::BitReader;
#[doc = "Field `PAIRC5` writer - Port A bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIRC6` reader - Port A bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc6R = crate::BitReader;
#[doc = "Field `PAIRC6` writer - Port A bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PAIRC7` reader - Port A bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc7R = crate::BitReader;
#[doc = "Field `PAIRC7` writer - Port A bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pairc7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIRC0` reader - Port B bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc0R = crate::BitReader;
#[doc = "Field `PBIRC0` writer - Port B bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIRC1` reader - Port B bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc1R = crate::BitReader;
#[doc = "Field `PBIRC1` writer - Port B bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIRC2` reader - Port B bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc2R = crate::BitReader;
#[doc = "Field `PBIRC2` writer - Port B bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIRC3` reader - Port B bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc3R = crate::BitReader;
#[doc = "Field `PBIRC3` writer - Port B bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIRC4` reader - Port B bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc4R = crate::BitReader;
#[doc = "Field `PBIRC4` writer - Port B bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIRC5` reader - Port B bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc5R = crate::BitReader;
#[doc = "Field `PBIRC5` writer - Port B bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIRC6` reader - Port B bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc6R = crate::BitReader;
#[doc = "Field `PBIRC6` writer - Port B bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PBIRC7` reader - Port B bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc7R = crate::BitReader;
#[doc = "Field `PBIRC7` writer - Port B bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pbirc7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIRC0` reader - Port C bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc0R = crate::BitReader;
#[doc = "Field `PCIRC0` writer - Port C bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIRC1` reader - Port C bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc1R = crate::BitReader;
#[doc = "Field `PCIRC1` writer - Port C bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIRC2` reader - Port C bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc2R = crate::BitReader;
#[doc = "Field `PCIRC2` writer - Port C bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIRC3` reader - Port C bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc3R = crate::BitReader;
#[doc = "Field `PCIRC3` writer - Port C bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIRC4` reader - Port C bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc4R = crate::BitReader;
#[doc = "Field `PCIRC4` writer - Port C bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIRC5` reader - Port C bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc5R = crate::BitReader;
#[doc = "Field `PCIRC5` writer - Port C bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIRC6` reader - Port C bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc6R = crate::BitReader;
#[doc = "Field `PCIRC6` writer - Port C bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PCIRC7` reader - Port C bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc7R = crate::BitReader;
#[doc = "Field `PCIRC7` writer - Port C bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pcirc7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIRC0` reader - Port D bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc0R = crate::BitReader;
#[doc = "Field `PDIRC0` writer - Port D bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIRC1` reader - Port D bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc1R = crate::BitReader;
#[doc = "Field `PDIRC1` writer - Port D bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIRC2` reader - Port D bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc2R = crate::BitReader;
#[doc = "Field `PDIRC2` writer - Port D bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIRC3` reader - Port D bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc3R = crate::BitReader;
#[doc = "Field `PDIRC3` writer - Port D bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIRC4` reader - Port D bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc4R = crate::BitReader;
#[doc = "Field `PDIRC4` writer - Port D bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIRC5` reader - Port D bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc5R = crate::BitReader;
#[doc = "Field `PDIRC5` writer - Port D bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIRC6` reader - Port D bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc6R = crate::BitReader;
#[doc = "Field `PDIRC6` writer - Port D bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PDIRC7` reader - Port D bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc7R = crate::BitReader;
#[doc = "Field `PDIRC7` writer - Port D bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
pub type Pdirc7W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Port A bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc0(&self) -> Pairc0R {
        Pairc0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Port A bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc1(&self) -> Pairc1R {
        Pairc1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Port A bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc2(&self) -> Pairc2R {
        Pairc2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Port A bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc3(&self) -> Pairc3R {
        Pairc3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Port A bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc4(&self) -> Pairc4R {
        Pairc4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Port A bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc5(&self) -> Pairc5R {
        Pairc5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Port A bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc6(&self) -> Pairc6R {
        Pairc6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - Port A bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc7(&self) -> Pairc7R {
        Pairc7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - Port B bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc0(&self) -> Pbirc0R {
        Pbirc0R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Port B bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc1(&self) -> Pbirc1R {
        Pbirc1R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Port B bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc2(&self) -> Pbirc2R {
        Pbirc2R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Port B bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc3(&self) -> Pbirc3R {
        Pbirc3R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - Port B bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc4(&self) -> Pbirc4R {
        Pbirc4R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - Port B bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc5(&self) -> Pbirc5R {
        Pbirc5R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - Port B bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc6(&self) -> Pbirc6R {
        Pbirc6R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - Port B bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc7(&self) -> Pbirc7R {
        Pbirc7R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - Port C bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc0(&self) -> Pcirc0R {
        Pcirc0R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - Port C bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc1(&self) -> Pcirc1R {
        Pcirc1R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - Port C bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc2(&self) -> Pcirc2R {
        Pcirc2R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Port C bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc3(&self) -> Pcirc3R {
        Pcirc3R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Port C bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc4(&self) -> Pcirc4R {
        Pcirc4R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Port C bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc5(&self) -> Pcirc5R {
        Pcirc5R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Port C bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc6(&self) -> Pcirc6R {
        Pcirc6R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - Port C bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc7(&self) -> Pcirc7R {
        Pcirc7R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - Port D bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc0(&self) -> Pdirc0R {
        Pdirc0R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Port D bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc1(&self) -> Pdirc1R {
        Pdirc1R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Port D bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc2(&self) -> Pdirc2R {
        Pdirc2R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Port D bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc3(&self) -> Pdirc3R {
        Pdirc3R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - Port D bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc4(&self) -> Pdirc4R {
        Pdirc4R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - Port D bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc5(&self) -> Pdirc5R {
        Pdirc5R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - Port D bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc6(&self) -> Pdirc6R {
        Pdirc6R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Port D bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc7(&self) -> Pdirc7R {
        Pdirc7R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - Port A bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc0(&mut self) -> Pairc0W<PEdgeCtrlSpec> {
        Pairc0W::new(self, 0)
    }
    #[doc = "Bit 1 - Port A bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc1(&mut self) -> Pairc1W<PEdgeCtrlSpec> {
        Pairc1W::new(self, 1)
    }
    #[doc = "Bit 2 - Port A bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc2(&mut self) -> Pairc2W<PEdgeCtrlSpec> {
        Pairc2W::new(self, 2)
    }
    #[doc = "Bit 3 - Port A bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc3(&mut self) -> Pairc3W<PEdgeCtrlSpec> {
        Pairc3W::new(self, 3)
    }
    #[doc = "Bit 4 - Port A bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc4(&mut self) -> Pairc4W<PEdgeCtrlSpec> {
        Pairc4W::new(self, 4)
    }
    #[doc = "Bit 5 - Port A bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc5(&mut self) -> Pairc5W<PEdgeCtrlSpec> {
        Pairc5W::new(self, 5)
    }
    #[doc = "Bit 6 - Port A bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc6(&mut self) -> Pairc6W<PEdgeCtrlSpec> {
        Pairc6W::new(self, 6)
    }
    #[doc = "Bit 7 - Port A bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pairc7(&mut self) -> Pairc7W<PEdgeCtrlSpec> {
        Pairc7W::new(self, 7)
    }
    #[doc = "Bit 8 - Port B bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc0(&mut self) -> Pbirc0W<PEdgeCtrlSpec> {
        Pbirc0W::new(self, 8)
    }
    #[doc = "Bit 9 - Port B bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc1(&mut self) -> Pbirc1W<PEdgeCtrlSpec> {
        Pbirc1W::new(self, 9)
    }
    #[doc = "Bit 10 - Port B bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc2(&mut self) -> Pbirc2W<PEdgeCtrlSpec> {
        Pbirc2W::new(self, 10)
    }
    #[doc = "Bit 11 - Port B bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc3(&mut self) -> Pbirc3W<PEdgeCtrlSpec> {
        Pbirc3W::new(self, 11)
    }
    #[doc = "Bit 12 - Port B bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc4(&mut self) -> Pbirc4W<PEdgeCtrlSpec> {
        Pbirc4W::new(self, 12)
    }
    #[doc = "Bit 13 - Port B bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc5(&mut self) -> Pbirc5W<PEdgeCtrlSpec> {
        Pbirc5W::new(self, 13)
    }
    #[doc = "Bit 14 - Port B bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc6(&mut self) -> Pbirc6W<PEdgeCtrlSpec> {
        Pbirc6W::new(self, 14)
    }
    #[doc = "Bit 15 - Port B bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pbirc7(&mut self) -> Pbirc7W<PEdgeCtrlSpec> {
        Pbirc7W::new(self, 15)
    }
    #[doc = "Bit 16 - Port C bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc0(&mut self) -> Pcirc0W<PEdgeCtrlSpec> {
        Pcirc0W::new(self, 16)
    }
    #[doc = "Bit 17 - Port C bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc1(&mut self) -> Pcirc1W<PEdgeCtrlSpec> {
        Pcirc1W::new(self, 17)
    }
    #[doc = "Bit 18 - Port C bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc2(&mut self) -> Pcirc2W<PEdgeCtrlSpec> {
        Pcirc2W::new(self, 18)
    }
    #[doc = "Bit 19 - Port C bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc3(&mut self) -> Pcirc3W<PEdgeCtrlSpec> {
        Pcirc3W::new(self, 19)
    }
    #[doc = "Bit 20 - Port C bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc4(&mut self) -> Pcirc4W<PEdgeCtrlSpec> {
        Pcirc4W::new(self, 20)
    }
    #[doc = "Bit 21 - Port C bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc5(&mut self) -> Pcirc5W<PEdgeCtrlSpec> {
        Pcirc5W::new(self, 21)
    }
    #[doc = "Bit 22 - Port C bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc6(&mut self) -> Pcirc6W<PEdgeCtrlSpec> {
        Pcirc6W::new(self, 22)
    }
    #[doc = "Bit 23 - Port C bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pcirc7(&mut self) -> Pcirc7W<PEdgeCtrlSpec> {
        Pcirc7W::new(self, 23)
    }
    #[doc = "Bit 24 - Port D bit 0 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc0(&mut self) -> Pdirc0W<PEdgeCtrlSpec> {
        Pdirc0W::new(self, 24)
    }
    #[doc = "Bit 25 - Port D bit 1 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc1(&mut self) -> Pdirc1W<PEdgeCtrlSpec> {
        Pdirc1W::new(self, 25)
    }
    #[doc = "Bit 26 - Port D bit 2 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc2(&mut self) -> Pdirc2W<PEdgeCtrlSpec> {
        Pdirc2W::new(self, 26)
    }
    #[doc = "Bit 27 - Port D bit 3 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc3(&mut self) -> Pdirc3W<PEdgeCtrlSpec> {
        Pdirc3W::new(self, 27)
    }
    #[doc = "Bit 28 - Port D bit 4 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc4(&mut self) -> Pdirc4W<PEdgeCtrlSpec> {
        Pdirc4W::new(self, 28)
    }
    #[doc = "Bit 29 - Port D bit 5 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc5(&mut self) -> Pdirc5W<PEdgeCtrlSpec> {
        Pdirc5W::new(self, 29)
    }
    #[doc = "Bit 30 - Port D bit 6 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc6(&mut self) -> Pdirc6W<PEdgeCtrlSpec> {
        Pdirc6W::new(self, 30)
    }
    #[doc = "Bit 31 - Port D bit 7 interrupt request condition: 0: Rising 1: Falling edge"]
    #[inline(always)]
    pub fn pdirc7(&mut self) -> Pdirc7W<PEdgeCtrlSpec> {
        Pdirc7W::new(self, 31)
    }
}
#[doc = "The port edge control register is used to control which edge of each port input causes that port to generate a power-up interrupt to the system.\n\nYou can [`read`](crate::Reg::read) this register and get [`p_edge_ctrl::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`p_edge_ctrl::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PEdgeCtrlSpec;
impl crate::RegisterSpec for PEdgeCtrlSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`p_edge_ctrl::R`](R) reader structure"]
impl crate::Readable for PEdgeCtrlSpec {}
#[doc = "`write(|w| ..)` method takes [`p_edge_ctrl::W`](W) writer structure"]
impl crate::Writable for PEdgeCtrlSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets P_EDGE_CTRL to value 0"]
impl crate::Resettable for PEdgeCtrlSpec {
    const RESET_VALUE: u32 = 0;
}
