Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov  3 16:12:11 2022
| Host         : LAPTOP-IBLAAAVM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: CD/Clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.222        0.000                      0                   32        0.274        0.000                      0                   32        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.222        0.000                      0                   32        0.274        0.000                      0                   32        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.177%)  route 2.461ns (74.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.668     8.607    CD/Clk_out_0
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.671    15.012    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[1]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    14.829    CD/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.177%)  route 2.461ns (74.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.668     8.607    CD/Clk_out_0
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.671    15.012    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[2]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    14.829    CD/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.177%)  route 2.461ns (74.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.668     8.607    CD/Clk_out_0
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.671    15.012    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[3]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    14.829    CD/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.177%)  route 2.461ns (74.823%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.668     8.607    CD/Clk_out_0
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.671    15.012    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[4]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    14.829    CD/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.828ns (25.291%)  route 2.446ns (74.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.653     8.592    CD/Clk_out_0
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.674    15.015    CD/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[13]/C
                         clock pessimism              0.281    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    14.832    CD/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.828ns (25.291%)  route 2.446ns (74.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.653     8.592    CD/Clk_out_0
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.674    15.015    CD/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[14]/C
                         clock pessimism              0.281    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    14.832    CD/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.828ns (25.291%)  route 2.446ns (74.709%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.653     8.592    CD/Clk_out_0
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.674    15.015    CD/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[15]/C
                         clock pessimism              0.281    15.296    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y132         FDRE (Setup_fdre_C_R)       -0.429    14.832    CD/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.828ns (25.364%)  route 2.436ns (74.636%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.644     8.583    CD/Clk_out_0
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.672    15.013    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[10]/C
                         clock pessimism              0.305    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    14.854    CD/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.828ns (25.364%)  route 2.436ns (74.636%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.644     8.583    CD/Clk_out_0
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.672    15.013    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[11]/C
                         clock pessimism              0.305    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    14.854    CD/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 CD/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.828ns (25.364%)  route 2.436ns (74.636%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.797     5.318    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.456     5.774 r  CD/counter_reg[12]/Q
                         net (fo=2, routed)           0.812     6.586    CD/counter[12]
    SLICE_X5Y132         LUT4 (Prop_lut4_I1_O)        0.124     6.710 f  CD/counter[15]_i_5/O
                         net (fo=1, routed)           0.405     7.116    CD/counter[15]_i_5_n_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I4_O)        0.124     7.240 f  CD/counter[15]_i_4/O
                         net (fo=1, routed)           0.575     7.815    CD/counter[15]_i_4_n_0
    SLICE_X5Y129         LUT6 (Prop_lut6_I5_O)        0.124     7.939 r  CD/counter[15]_i_2/O
                         net (fo=16, routed)          0.644     8.583    CD/Clk_out_0
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.672    15.013    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
                         clock pessimism              0.305    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X4Y131         FDRE (Setup_fdre_C_R)       -0.429    14.854    CD/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.665     1.549    CD/clk_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  CD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  CD/counter_reg[0]/Q
                         net (fo=3, routed)           0.179     1.869    CD/counter[0]
    SLICE_X5Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.914 r  CD/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    CD/counter_1[0]
    SLICE_X5Y129         FDRE                                         r  CD/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.937     2.065    CD/clk_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  CD/counter_reg[0]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X5Y129         FDRE (Hold_fdre_C_D)         0.091     1.640    CD/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CD/Clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.667     1.551    CD/clk_IBUF_BUFG
    SLICE_X5Y131         FDRE                                         r  CD/Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  CD/Clk_out_reg/Q
                         net (fo=24, routed)          0.180     1.872    CD/Clk_out
    SLICE_X5Y131         LUT2 (Prop_lut2_I1_O)        0.045     1.917 r  CD/Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.917    CD/Clk_out_i_1_n_0
    SLICE_X5Y131         FDRE                                         r  CD/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.939     2.067    CD/clk_IBUF_BUFG
    SLICE_X5Y131         FDRE                                         r  CD/Clk_out_reg/C
                         clock pessimism             -0.516     1.551    
    SLICE_X5Y131         FDRE (Hold_fdre_C_D)         0.091     1.642    CD/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.666     1.550    CD/clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  CD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  CD/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.823    CD/counter[7]
    SLICE_X4Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.934 r  CD/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.934    CD/data0[7]
    SLICE_X4Y130         FDRE                                         r  CD/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.938     2.066    CD/clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  CD/counter_reg[7]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.105     1.655    CD/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CD/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.668     1.552    CD/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  CD/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.825    CD/counter[15]
    SLICE_X4Y132         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.936 r  CD/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.936    CD/data0[15]
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.940     2.068    CD/clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  CD/counter_reg[15]/C
                         clock pessimism             -0.516     1.552    
    SLICE_X4Y132         FDRE (Hold_fdre_C_D)         0.105     1.657    CD/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CD/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.665     1.549    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  CD/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.823    CD/counter[3]
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.934 r  CD/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.934    CD/data0[3]
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.937     2.065    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[3]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.105     1.654    CD/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CD/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.667     1.551    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  CD/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.825    CD/counter[11]
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.936 r  CD/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.936    CD/data0[11]
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.939     2.067    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[11]/C
                         clock pessimism             -0.516     1.551    
    SLICE_X4Y131         FDRE (Hold_fdre_C_D)         0.105     1.656    CD/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CD/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.666     1.550    CD/clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  CD/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  CD/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.823    CD/counter[7]
    SLICE_X4Y130         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.967 r  CD/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.967    CD/data0[8]
    SLICE_X4Y130         FDRE                                         r  CD/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.938     2.066    CD/clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  CD/counter_reg[8]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.105     1.655    CD/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CD/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.665     1.549    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  CD/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.823    CD/counter[3]
    SLICE_X4Y129         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.967 r  CD/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.967    CD/data0[4]
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.937     2.065    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[4]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.105     1.654    CD/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 CD/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.667     1.551    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  CD/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.825    CD/counter[11]
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.969 r  CD/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.969    CD/data0[12]
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.939     2.067    CD/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  CD/counter_reg[12]/C
                         clock pessimism             -0.516     1.551    
    SLICE_X4Y131         FDRE (Hold_fdre_C_D)         0.105     1.656    CD/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 CD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.288ns (66.472%)  route 0.145ns (33.528%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.665     1.549    CD/clk_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  CD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  CD/counter_reg[0]/Q
                         net (fo=3, routed)           0.145     1.835    CD/counter[0]
    SLICE_X4Y129         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.982 r  CD/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.982    CD/data0[1]
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.937     2.065    CD/clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  CD/counter_reg[1]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.105     1.667    CD/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y131   CD/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y129   CD/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y131   CD/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y131   CD/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y131   CD/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132   CD/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132   CD/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132   CD/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y129   CD/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y132   CD/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y132   CD/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y132   CD/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y131   CD/Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y131   CD/Clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y129   CD/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y129   CD/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   CD/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   CD/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   CD/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y131   CD/Clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y129   CD/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   CD/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   CD/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y131   CD/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y129   CD/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y129   CD/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y129   CD/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y129   CD/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y130   CD/counter_reg[5]/C



