{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712547962423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712547962424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 09:16:02 2024 " "Processing started: Mon Apr  8 09:16:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712547962424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547962424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registerQ2 -c registerQ2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off registerQ2 -c registerQ2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547962424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712547962939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712547962940 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ2.v(34) " "Verilog HDL warning at registerQ2.v(34): extended using \"x\" or \"z\"" {  } { { "registerQ2.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/registerQ2.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712547971485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerQ2.v(40) " "Verilog HDL warning at registerQ2.v(40): extended using \"x\" or \"z\"" {  } { { "registerQ2.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/registerQ2.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1712547971485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerq2.v 1 1 " "Found 1 design units, including 1 entities, in source file registerq2.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ2 " "Found entity 1: registerQ2" {  } { { "registerQ2.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/registerQ2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712547971486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerq2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerq2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ2_tb " "Found entity 1: registerQ2_tb" {  } { { "registerQ2_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/registerQ2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712547971488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hiaru/documents/github/nitc-hw-lab-s4/assg3/registerq3/registerq3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hiaru/documents/github/nitc-hw-lab-s4/assg3/registerq3/registerq3.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ3 " "Found entity 1: registerQ3" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712547971491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hiaru/documents/github/nitc-hw-lab-s4/assg3/registerq3/registerq3_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hiaru/documents/github/nitc-hw-lab-s4/assg3/registerq3/registerq3_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerQ3_tb " "Found entity 1: registerQ3_tb" {  } { { "../registerQ3/registerQ3_tb.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712547971493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registerQ3 " "Elaborating entity \"registerQ3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712547971558 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_port_1 registerQ3.v(19) " "Verilog HDL Always Construct warning at registerQ3.v(19): inferring latch(es) for variable \"read_port_1\", which holds its previous value in one or more paths through the always construct" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712547971564 "|registerQ3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_port_1\[0\] registerQ3.v(19) " "Inferred latch for \"read_port_1\[0\]\" at registerQ3.v(19)" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971565 "|registerQ3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_port_1\[1\] registerQ3.v(19) " "Inferred latch for \"read_port_1\[1\]\" at registerQ3.v(19)" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971565 "|registerQ3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_port_1\[2\] registerQ3.v(19) " "Inferred latch for \"read_port_1\[2\]\" at registerQ3.v(19)" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971565 "|registerQ3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_port_1\[3\] registerQ3.v(19) " "Inferred latch for \"read_port_1\[3\]\" at registerQ3.v(19)" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971565 "|registerQ3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_port_1\[4\] registerQ3.v(19) " "Inferred latch for \"read_port_1\[4\]\" at registerQ3.v(19)" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971565 "|registerQ3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_port_1\[5\] registerQ3.v(19) " "Inferred latch for \"read_port_1\[5\]\" at registerQ3.v(19)" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971565 "|registerQ3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_port_1\[6\] registerQ3.v(19) " "Inferred latch for \"read_port_1\[6\]\" at registerQ3.v(19)" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971565 "|registerQ3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_port_1\[7\] registerQ3.v(19) " "Inferred latch for \"read_port_1\[7\]\" at registerQ3.v(19)" {  } { { "../registerQ3/registerQ3.v" "" { Text "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ3/registerQ3.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547971565 "|registerQ3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712547972129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/output_files/registerQ2.map.smsg " "Generated suppressed messages file C:/Users/hiaru/Documents/GitHub/NITC-HW-Lab-S4/Assg3/registerQ2/output_files/registerQ2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547972498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712547972646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712547972646 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712547972737 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712547972737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712547972737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712547972737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712547972752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 09:16:12 2024 " "Processing ended: Mon Apr  8 09:16:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712547972752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712547972752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712547972752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712547972752 ""}
