Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 13 09:45:37 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file practica3_timing_summary_routed.rpt -pb practica3_timing_summary_routed.pb -rpx practica3_timing_summary_routed.rpx -warn_on_violation
| Design       : practica3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            X
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.711ns  (logic 5.328ns (54.867%)  route 4.383ns (45.133%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  C_IBUF_inst/O
                         net (fo=3, routed)           1.632     3.085    C_IBUF
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.152     3.237 r  X_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.751     5.988    X_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.723     9.711 r  X_OBUF_inst/O
                         net (fo=0)                   0.000     9.711    X
    L1                                                                r  X (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.046ns  (logic 5.084ns (56.204%)  route 3.962ns (43.796%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  C (IN)
                         net (fo=0)                   0.000     0.000    C
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  C_IBUF_inst/O
                         net (fo=3, routed)           1.631     3.084    C_IBUF
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.124     3.208 r  Z_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.331     5.539    Z_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.046 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000     9.046    Z
    N3                                                                r  Z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.727ns  (logic 5.092ns (58.354%)  route 3.634ns (41.646%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  C_IBUF_inst/O
                         net (fo=3, routed)           1.632     3.085    C_IBUF
    SLICE_X65Y53         LUT3 (Prop_lut3_I2_O)        0.124     3.209 r  Y_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.002     5.211    Y_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.727 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     8.727    Y
    P1                                                                r  Y (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.486ns (60.711%)  route 0.961ns (39.289%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF_inst/O
                         net (fo=3, routed)           0.488     0.712    A_IBUF
    SLICE_X65Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.757 r  Y_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.474     1.231    Y_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.447 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     2.447    Y
    P1                                                                r  Y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.478ns (56.774%)  route 1.125ns (43.226%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  A_IBUF_inst/O
                         net (fo=3, routed)           0.490     0.714    A_IBUF
    SLICE_X65Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.759 r  Z_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.636     1.394    Z_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     2.603 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000     2.603    Z
    N3                                                                r  Z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            X
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.551ns (54.393%)  route 1.300ns (45.607%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  A (IN)
                         net (fo=0)                   0.000     0.000    A
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  A_IBUF_inst/O
                         net (fo=3, routed)           0.488     0.712    A_IBUF
    SLICE_X65Y53         LUT3 (Prop_lut3_I1_O)        0.042     0.754 r  X_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.813     1.566    X_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.284     2.851 r  X_OBUF_inst/O
                         net (fo=0)                   0.000     2.851    X
    L1                                                                r  X (OUT)
  -------------------------------------------------------------------    -------------------





