<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll" module="pll" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2022 03 03 14:15:50.923" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="pll.lpc" type="lpc" modified="2022 03 03 14:15:48.492"/>
		<File name="pll.v" type="top_level_verilog" modified="2022 03 03 14:15:48.597"/>
		<File name="pll_tmpl.v" type="template_verilog" modified="2022 03 03 14:15:48.597"/>
  </Package>
</DiamondModule>
