---
layout: post
published: true
main: true
title: "Xilinx patents list"
description: "In light of the potential AMD acquisition of Xilinx, lets have a look at Xilinx patents list highlighting the latest developments that may be interesting."
picture: fpga.gif

label_default: "Patent" 
label_primary: "Xilinx"
label_info: "Fresh"
---
<!-- Main Container -->

In light of the potential AMD acquisition of Xilinx, lets have a look at Xilinx patents list highlighting the latest developments that may be interesting.


* [Dynamically structured single instruction, multiple data (SIMD) instructions](https://www.freepatentsonline.com/10824434.pdf) : This patent could have some interesting ramification in regards to future AMD's CDNA architectures.
* [Method of selecting routing resources in a multi-chip integrated circuit device](https://www.freepatentsonline.com/20190258767.pdf) 
* [Lock circuit for competing kernels in a hardware accelerator](https://www.freepatentsonline.com/10719464.pdf) 
* [Low-density parity check decoder using encoded no-operation instructions](https://www.freepatentsonline.com/10833704.pdf) 
* [Circuit for and method of transmitting a signal in an integrated circuit device](https://www.freepatentsonline.com/10804255.pdf) : If this is combined with AMD EHP concept, we can see future AMD chip with aggregation of a 3D-IC FPGA/accelerator. 
* [ECC proxy extension and byte organization for multi-master systems](https://www.freepatentsonline.com/10824505.pdf) 
* [Device with data processing engine array](https://www.freepatentsonline.com/20190303311.pdf) : A new DSP architecture to meet the demand for 5G, Machine Learning and more
* [Machine learning model updates to ML accelerators](https://www.freepatentsonline.com/20200341941.pdf) 
* [Multi-chip structure including a memory die stacked on die having programmable integrated circuit](https://www.freepatentsonline.com/20200343234.pdf) 
* [Digital signal processing block](https://www.freepatentsonline.com/10673438.pdf) 
* [Transparent port aggregation in multi-chip transport protocols](https://www.freepatentsonline.com/10664422.pdf) 
* [High density substrate and stacked silicon package assembly having the same](https://www.freepatentsonline.com/20200161229.pdf) 
* [Automatic pipelining of memory circuits](https://www.freepatentsonline.com/10664561.pdf) 
* [Circuit and method for ensuring a stable IO interface during partial reconfiguration of a reprogrammable integrated circuit device](https://www.freepatentsonline.com/10541686.pdf)
* [Configuration engine for a programmable circuit](https://www.freepatentsonline.com/10666266.pdf)
* [Prefetching partial bitstreams](https://www.freepatentsonline.com/10657060.pdf)
* [Glitch-free wide supply range transceiver for integrated circuits](https://www.freepatentsonline.com/10484041.pdf)
* [Streaming platform flow and architecture](https://www.freepatentsonline.com/20200153756.pdf)
* [Streaming platform architecture for inter-kernel circuit communication for an integrated circuit](https://www.freepatentsonline.com/20200151120.pdf)
* [System and method for implementing neural networks in integrated circuits](https://www.freepatentsonline.com/20190080223.pdf)
* [Cryptographic system](https://www.freepatentsonline.com/20200143088.pdf)
* [Stream FIFO insertion in a compilation flow for a heterogeneous multi-core architecture](https://www.freepatentsonline.com/10628622.pdf)
* [Modular and stackable integrated logic analyzer](https://www.freepatentsonline.com/10627444.pdf)
* [Architecture Optimized Training of Neural Networks](https://www.freepatentsonline.com/20190057305.pdf)


<!--End Main Container -->
