0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sim_1/new/testbench.sv,1700356135,systemVerilog,,,,testbench,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/alu.sv,1699435251,systemVerilog,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sim_1/new/testbench.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/branch_addr_gen.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/branch_cond_gen.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/ctrl_unit.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/dmem.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/forward_unit.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/imem.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/imm_gen.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/mcu.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/pc.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/regfile.sv;C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/stall_unit.sv,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/branch_addr_gen.sv,,$unit_alu_sv;alu,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/branch_addr_gen.sv,1698352570,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/branch_cond_gen.sv,,branch_addr_gen,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/branch_cond_gen.sv,1698352570,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/ctrl_unit.sv,,branch_cond_gen,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/ctrl_unit.sv,1700356135,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/dmem.sv,,ctrl_unit,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/dmem.sv,1700356135,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/forward_unit.sv,,dmem,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/forward_unit.sv,1700360493,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/imem.sv,,forward_unit,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/imem.sv,1700356135,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/imm_gen.sv,,imem,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/imm_gen.sv,1698352570,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/mcu.sv,,imm_gen,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/mcu.sv,1700359410,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/pc.sv,,mcu,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/pc.sv,1699393527,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/regfile.sv,,pc,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/regfile.sv,1699670095,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/stall_unit.sv,,regfile,,uvm,,,,,,
C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sources_1/new/stall_unit.sv,1700356135,systemVerilog,,C:/Users/srini/Documents/Vivado/CPE333/cpe333-architecture/risc-v-single-cycle-pipeline/risc-v-single-cycle-pipeline.srcs/sim_1/new/testbench.sv,,stall_unit,,uvm,,,,,,
