{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 09:26:05 2021 " "Info: Processing started: Wed Jun 30 09:26:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwmp16 -c PWMP16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pwmp16 -c PWMP16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pwm16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm16-pwm16_arch " "Info: Found design unit 1: pwm16-pwm16_arch" {  } { { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pwm16 " "Info: Found entity 1: pwm16" {  } { { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwmp16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pwmp16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pwmp16 " "Info: Found entity 1: pwmp16" {  } { { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/sftd15.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/sftd15.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/debounceg.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/debounceg.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/decod4.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/decod4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/fgdkey.bdf " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/fgdkey.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/keybpg.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/keybpg.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/keyps4.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/keyps4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/scankdpp4.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/scankdpp4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/sel4.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/sel4.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/scankdpp4/keybpg/scank44.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/scankdpp4/keybpg/scank44.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/CIC-560/Examples/Chapter6/ACPWMSINE/scank44.vhd " "Warning: Can't analyze file -- file E:/CIC-560/Examples/Chapter6/ACPWMSINE/scank44.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwmp16 " "Info: Elaborating entity \"pwmp16\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm16 pwm16:inst " "Info: Elaborating entity \"pwm16\" for hierarchy \"pwm16:inst\"" {  } { { "pwmp16.bdf" "inst" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 8 392 520 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prd pwm16.vhd(24) " "Warning (10492): VHDL Process Statement warning at pwm16.vhd(24): signal \"prd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en pwm16.vhd(52) " "Warning (10492): VHDL Process Statement warning at pwm16.vhd(52): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prd pwm16.vhd(52) " "Warning (10492): VHDL Process Statement warning at pwm16.vhd(52): signal \"prd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "scankdpp4.vhd 2 1 " "Warning: Using design file scankdpp4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scankdpp4-scankdpp4_arch " "Info: Found design unit 1: scankdpp4-scankdpp4_arch" {  } { { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/scankdpp4.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scankdpp4 " "Info: Found entity 1: scankdpp4" {  } { { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/scankdpp4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scankdpp4 scankdpp4:inst7 " "Info: Elaborating entity \"scankdpp4\" for hierarchy \"scankdpp4:inst7\"" {  } { { "pwmp16.bdf" "inst7" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 80 160 328 240 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sfto scankdpp4.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at scankdpp4.vhd(21): object \"sfto\" assigned a value but never read" {  } { { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/scankdpp4.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "keybpg.vhd 2 1 " "Warning: Using design file keybpg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keybpg-keybpg_ARCH " "Info: Found design unit 1: keybpg-keybpg_ARCH" {  } { { "keybpg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keybpg " "Info: Found entity 1: keybpg" {  } { { "keybpg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keybpg scankdpp4:inst7\|keybpg:key " "Info: Elaborating entity \"keybpg\" for hierarchy \"scankdpp4:inst7\|keybpg:key\"" {  } { { "scankdpp4.vhd" "key" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/scankdpp4.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER scankdpp4:inst7\|keybpg:key\|LPM_COUNTER:count4 " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"scankdpp4:inst7\|keybpg:key\|LPM_COUNTER:count4\"" {  } { { "keybpg.vhd" "count4" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "scankdpp4:inst7\|keybpg:key\|LPM_COUNTER:count4 " "Info: Elaborated megafunction instantiation \"scankdpp4:inst7\|keybpg:key\|LPM_COUNTER:count4\"" {  } { { "keybpg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 40 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scankdpp4:inst7\|keybpg:key\|LPM_COUNTER:count4 " "Info: Instantiated megafunction \"scankdpp4:inst7\|keybpg:key\|LPM_COUNTER:count4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Info: Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "keybpg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 40 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_n8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n8i " "Info: Found entity 1: cntr_n8i" {  } { { "db/cntr_n8i.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/db/cntr_n8i.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n8i scankdpp4:inst7\|keybpg:key\|LPM_COUNTER:count4\|cntr_n8i:auto_generated " "Info: Elaborating entity \"cntr_n8i\" for hierarchy \"scankdpp4:inst7\|keybpg:key\|LPM_COUNTER:count4\|cntr_n8i:auto_generated\"" {  } { { "LPM_COUNTER.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_COUNTER.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounceg.vhd 2 1 " "Warning: Using design file debounceg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounceg-debounceg_arch " "Info: Found design unit 1: debounceg-debounceg_arch" {  } { { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounceg " "Info: Found entity 1: debounceg" {  } { { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounceg scankdpp4:inst7\|keybpg:key\|debounceg:u0 " "Info: Elaborating entity \"debounceg\" for hierarchy \"scankdpp4:inst7\|keybpg:key\|debounceg:u0\"" {  } { { "keybpg.vhd" "u0" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sel4.vhd 2 1 " "Warning: Using design file sel4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel4-sel4_arch " "Info: Found design unit 1: sel4-sel4_arch" {  } { { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sel4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sel4 " "Info: Found entity 1: sel4" {  } { { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sel4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4 scankdpp4:inst7\|keybpg:key\|sel4:u1 " "Info: Elaborating entity \"sel4\" for hierarchy \"scankdpp4:inst7\|keybpg:key\|sel4:u1\"" {  } { { "keybpg.vhd" "u1" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decod4.vhd 2 1 " "Warning: Using design file decod4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod4-decod4_arch " "Info: Found design unit 1: decod4-decod4_arch" {  } { { "decod4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/decod4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decod4 " "Info: Found entity 1: decod4" {  } { { "decod4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/decod4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4 scankdpp4:inst7\|keybpg:key\|decod4:u2 " "Info: Elaborating entity \"decod4\" for hierarchy \"scankdpp4:inst7\|keybpg:key\|decod4:u2\"" {  } { { "keybpg.vhd" "u2" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "keyps4.vhd 2 1 " "Warning: Using design file keyps4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyps4-keyps4_arch " "Info: Found design unit 1: keyps4-keyps4_arch" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keyps4.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyps4 " "Info: Found entity 1: keyps4" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keyps4.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyps4 scankdpp4:inst7\|keybpg:key\|keyps4:u3 " "Info: Elaborating entity \"keyps4\" for hierarchy \"scankdpp4:inst7\|keybpg:key\|keyps4:u3\"" {  } { { "keybpg.vhd" "u3" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keybpg.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sftd15.vhd 2 1 " "Warning: Using design file sftd15.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sftd15-sftd15_arch " "Info: Found design unit 1: sftd15-sftd15_arch" {  } { { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sftd15.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sftd15 " "Info: Found entity 1: sftd15" {  } { { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sftd15.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sftd15 scankdpp4:inst7\|sftd15:sft " "Info: Elaborating entity \"sftd15\" for hierarchy \"scankdpp4:inst7\|sftd15:sft\"" {  } { { "scankdpp4.vhd" "sft" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/scankdpp4.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr sftd15.vhd(46) " "Warning (10492): VHDL Process Statement warning at sftd15.vhd(46): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sftd15.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "scankdpp4:inst7\|divd\[6\] " "Info: Register \"scankdpp4:inst7\|divd\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Info: Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Info: Implemented 150 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 30 09:26:20 2021 " "Info: Processing ended: Wed Jun 30 09:26:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
