/*
 * OMAP54xx CTRL_MODULE_CORE registers and bitfields
 *
 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com
 *
 * Benoit Cousson (b-cousson@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_54XX_H
#define __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_CORE_54XX_H

/* Base address */
#define OMAP5_CTRL_MODULE_CORE						0x4a002000

#define OMAP44XX_CTRL_MODULE_CORE_REGADDR(reg)	\
		OMAP2_L4_IO_ADDRESS(OMAP4_CTRL_MODULE_CORE + (reg))

/* Registers offset */
#define OMAP5_CTRL_MODULE_CORE_IP_REVISION				0x0000
#define OMAP5_CTRL_MODULE_CORE_IP_HWINFO				0x0004
#define OMAP5_CTRL_MODULE_CORE_IP_SYSCONFIG				0x0010
#define OMAP5_CTRL_MODULE_CORE_EXTERNAL_SEC_CTRL			0x0100
#define OMAP5_CTRL_MODULE_CORE_SEC_SW_HW				0x0104
#define OMAP5_CTRL_MODULE_CORE_MREQDOMAIN_EXP1				0x0108
#define OMAP5_CTRL_MODULE_CORE_MREQDOMAIN_EXP2				0x010c
#define OMAP5_CTRL_MODULE_CORE_MREQDOMAIN_EXP3				0x0110
#define OMAP5_CTRL_MODULE_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_DBG	0x0114
#define OMAP5_CTRL_MODULE_CORE_L3_HW_FW_EXPORTED_VALUES_CONF_LOCK	0x0118
#define OMAP5_CTRL_MODULE_CORE_L4_HW_FW_EXPORTED_VALUES_CONF		0x011c
#define OMAP5_CTRL_MODULE_CORE_SEC_LOAD_FW_EXPORTED_VALUE		0x0120
#define OMAP5_CTRL_MODULE_CORE_DMM_MMU_FW				0x0124
#define OMAP5_CTRL_MODULE_CORE_SECURE_EMIF_OBFUSC_KEY			0x0128
#define OMAP5_CTRL_MODULE_CORE_SEC_CTRL_RO				0x012c
#define OMAP5_CTRL_MODULE_CORE_SSM_END_FAST_SECRAM			0x0130
#define OMAP5_CTRL_MODULE_CORE_STATUS					0x0134
#define OMAP5_CTRL_MODULE_CORE_SEC_STATUS				0x0138
#define OMAP5_CTRL_MODULE_CORE_SEC_MEM_STATUS				0x013c
#define OMAP5_CTRL_MODULE_CORE_SEC_STATUS_MASK_DISABLE			0x0140
#define OMAP5_CTRL_MODULE_CORE_SEC_MEM_STATUS_MASK_DISABLE		0x0144
#define OMAP5_CTRL_MODULE_CORE_SEC_ERR_STATUS_FUNC			0x0148
#define OMAP5_CTRL_MODULE_CORE_SEC_ERR_STATUS_FUNC_MASK_DISABLE		0x014c
#define OMAP5_CTRL_MODULE_CORE_SEC_ERR_STATUS_DEBUG			0x0150
#define OMAP5_CTRL_MODULE_CORE_HDCP_SEED0				0x0154
#define OMAP5_CTRL_MODULE_CORE_HDCP_SEED1				0x0158
#define OMAP5_CTRL_MODULE_CORE_MPU_FORCEWRNP				0x015c
#define OMAP5_CTRL_MODULE_CORE_KEK_SW_0					0x0160
#define OMAP5_CTRL_MODULE_CORE_KEK_SW_1					0x0164
#define OMAP5_CTRL_MODULE_CORE_KEK_SW_2					0x0168
#define OMAP5_CTRL_MODULE_CORE_KEK_SW_3					0x016c
#define OMAP5_CTRL_MODULE_CORE_KEK_SW_4					0x0170
#define OMAP5_CTRL_MODULE_CORE_KEK_SW_5					0x0174
#define OMAP5_CTRL_MODULE_CORE_KEK_SW_6					0x0178
#define OMAP5_CTRL_MODULE_CORE_KEK_SW_7					0x017c
#define OMAP5_CTRL_MODULE_CORE_CEK_0					0x0180
#define OMAP5_CTRL_MODULE_CORE_CEK_1					0x0184
#define OMAP5_CTRL_MODULE_CORE_CEK_2					0x0188
#define OMAP5_CTRL_MODULE_CORE_CEK_3					0x018c
#define OMAP5_CTRL_MODULE_CORE_MSV					0x0190
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_0			0x0194
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_1			0x0198
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_2			0x019c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_3			0x01a0
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_4			0x01a4
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_5			0x01a8
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_0			0x01ac
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_1			0x01b0
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_2			0x01b4
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_3			0x01b8
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_4			0x01bc
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_5			0x01c0
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_6			0x01c4
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_7			0x01c8
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_0			0x01cc
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_1			0x01d0
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_2			0x01d4
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_3			0x01d8
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_CORE_4			0x01dc
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_BGAP_MM			0x01e0
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_BGAP_MPU			0x01e4
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_BGAP_CORE			0x01e8
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_BGAP_MPU23			0x01ec
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_0			0x0200
#define OMAP5_CTRL_MODULE_CORE_ID_CODE					0x0204
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_1			0x0208
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_2			0x020c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_DIE_ID_3			0x0210
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_PROD_ID				0x0214
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_CONF_ID_0			0x0218
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_CONF_ID_1			0x021c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_MPK_0				0x0220
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_MPK_1				0x0224
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_MPK_2				0x0228
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_MPK_3				0x022c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_MPK_4				0x0230
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_MPK_5				0x0234
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_MPK_6				0x0238
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_MPK_7				0x023c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_LVT_0		0x0240
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_LVT_1		0x0244
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_LVT_2		0x0248
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_LVT_3		0x024c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_LVT_4		0x0250
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MM_LVT_5		0x0254
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_LVT_0		0x0258
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_LVT_1		0x025c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_LVT_2		0x0260
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_LVT_3		0x0264
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_LVT_4		0x0268
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_LVT_5		0x026c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_LVT_6		0x0270
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_OPP_VDD_MPU_LVT_7		0x0274
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_0			0x028c
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_1			0x0290
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_2			0x0294
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_3			0x0298
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK_BCH_4			0x029c
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK2_BCH_0			0x02a0
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK2_BCH_1			0x02a4
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK2_BCH_2			0x02a8
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK2_BCH_3			0x02ac
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_CEK2_BCH_4			0x02b0
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_MSV_BCH_0			0x02b4
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_MSV_BCH_1			0x02b8
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_SWRV_0				0x02bc
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_SWRV_1				0x02c0
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_SWRV_2				0x02c4
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_SWRV_3				0x02c8
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_SWRV_4				0x02cc
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_SWRV_5				0x02d0
#define OMAP5_CTRL_MODULE_CORE_CUST_FUSE_SWRV_6				0x02d4
#define OMAP5_CTRL_MODULE_CORE_HWOBSDIVIDER1				0x02d8
#define OMAP5_CTRL_MODULE_CORE_HWOBSDIVIDER2				0x02dc
#define OMAP5_CTRL_MODULE_CORE_BREG_SELECTION				0x02e0
#define OMAP5_CTRL_MODULE_CORE_DPLL_BCLK				0x02e4
#define OMAP5_CTRL_MODULE_CORE_DPLL_BADDR_BDATAW			0x02e8
#define OMAP5_CTRL_MODULE_CORE_DPLL_BDATAR				0x02ec
#define OMAP5_CTRL_MODULE_CORE_DEV_CONF					0x0300
#define OMAP5_CTRL_MODULE_CORE_IVA3_BOOTADDR				0x0304
#define OMAP5_CTRL_MODULE_CORE_TEMP_SENSOR_MPU				0x032c
#define OMAP5_CTRL_MODULE_CORE_TEMP_SENSOR_MM				0x0330
#define OMAP5_CTRL_MODULE_CORE_TEMP_SENSOR_CORE				0x0334
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_DFT_MEM_RW_MPU			0x033c
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_DFT_MEM_RW_MM			0x0340
#define OMAP5_CTRL_MODULE_CORE_STD_FUSE_DFT_MEM_RW_CORE			0x0344
#define OMAP5_CTRL_MODULE_CORE_MEM_DFT_RW_MPU				0x0348
#define OMAP5_CTRL_MODULE_CORE_MEM_DFT_RW_MM				0x034c
#define OMAP5_CTRL_MODULE_CORE_MEM_DFT_RW_CORE				0x0350
#define OMAP5_CTRL_MODULE_CORE_DUCATI_MMUADDRTRANSLTR			0x0358
#define OMAP5_CTRL_MODULE_CORE_DUCATI_MMUADDRLOGICTR			0x035c
#define OMAP5_CTRL_MODULE_CORE_HWOBS_CONTROL				0x0360
#define OMAP5_CTRL_MODULE_CORE_PCS1					0x0364
#define OMAP5_CTRL_MODULE_CORE_PCS2					0x0368
#define OMAP5_CTRL_MODULE_CORE_PCS_REVISION				0x036c
#define OMAP5_CTRL_MODULE_CORE_PHY_POWER_USB				0x0370
#define OMAP5_CTRL_MODULE_CORE_PHY_POWER_SATA				0x0374
#define OMAP5_CTRL_MODULE_CORE_SLIMBUS_KEEPER				0x0378
#define OMAP5_CTRL_MODULE_CORE_PHY_SEL					0x037c
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_MASK				0x0380
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_THRESHOLD_MPU			0x0384
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_THRESHOLD_MM			0x0388
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_THRESHOLD_CORE			0x038c
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_TSHUT_MPU			0x0390
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_TSHUT_MM				0x0394
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_TSHUT_CORE			0x0398
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_CUMUL_DTEMP_MPU			0x039c
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_CUMUL_DTEMP_MM			0x03a0
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_CUMUL_DTEMP_CORE			0x03a4
#define OMAP5_CTRL_MODULE_CORE_BANDGAP_STATUS				0x03a8
#define OMAP5_CTRL_MODULE_CORE_SATA_EXT_MODE				0x03ac
#define OMAP5_CTRL_MODULE_CORE_CEK2_0					0x03b0
#define OMAP5_CTRL_MODULE_CORE_CEK2_1					0x03b4
#define OMAP5_CTRL_MODULE_CORE_CEK2_2					0x03b8
#define OMAP5_CTRL_MODULE_CORE_CEK2_3					0x03bc
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MPU_0				0x03c0
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MPU_1				0x03c4
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MPU_2				0x03c8
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MPU_3				0x03cc
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MPU_4				0x03d0
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MM_0				0x03d4
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MM_1				0x03d8
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MM_2				0x03dc
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MM_3				0x03e0
#define OMAP5_CTRL_MODULE_CORE_DTEMP_MM_4				0x03e4
#define OMAP5_CTRL_MODULE_CORE_DTEMP_CORE_0				0x03e8
#define OMAP5_CTRL_MODULE_CORE_DTEMP_CORE_1				0x03ec
#define OMAP5_CTRL_MODULE_CORE_DTEMP_CORE_2				0x03f0
#define OMAP5_CTRL_MODULE_CORE_DTEMP_CORE_3				0x03f4
#define OMAP5_CTRL_MODULE_CORE_DTEMP_CORE_4				0x03f8
#define OMAP5_CTRL_MODULE_CORE_OCPREG_SPARE				0x03fc
#define OMAP5_CTRL_MODULE_CORE_DEBOBS_FINAL_MUX_SEL			0x0400
#define OMAP5_CTRL_MODULE_CORE_DEBOBS_OCPWP_SYS_EVENT_SEL		0x0404
#define OMAP5_CTRL_MODULE_CORE_DEBOBS_MMR_MPU				0x0408
#define OMAP5_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL0			0x0410
#define OMAP5_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL1			0x0414
#define OMAP5_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL2			0x0418
#define OMAP5_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL3			0x041c
#define OMAP5_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL4			0x0420
#define OMAP5_CTRL_MODULE_CORE_CONF_MDMA_REQ_SEL5			0x0424
#define OMAP5_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL0			0x042c
#define OMAP5_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL1			0x0430
#define OMAP5_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL2			0x0434
#define OMAP5_CTRL_MODULE_CORE_CONF_SDMA_REQ_SEL3			0x0438
#define OMAP5_CTRL_MODULE_CORE_CONF_CLK_SEL0				0x0440
#define OMAP5_CTRL_MODULE_CORE_CONF_CLK_SEL1				0x0444
#define OMAP5_CTRL_MODULE_CORE_CONF_CLK_SEL2				0x0448
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLL_FREQLOCK_SEL			0x044c
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLL_TINITZ_SEL			0x0450
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLL_PHASELOCK_SEL			0x0454
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLL_TENABLE_SEL			0x0458
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLL_TENABLEDIV_SEL			0x045c
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLL_BYPASSACK_SEL			0x0460
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLL_IDLE_SEL			0x0464
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_PLLLOCK_SEL		0x0468
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_PLLRECAL_SEL		0x046c
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_STOPCLOCK_SEL		0x0470
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_STOPCLOCKACKZ_SEL		0x0474
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_DISPCUPDATESYNC_SEL	0x0478
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPENPLLCTRL_SEL		0x047c
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPCMD1_SEL		0x0480
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPCMD0_SEL		0x0484
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPADDR3_SEL		0x0488
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPADDR2_SEL		0x048c
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPADDR1_SEL		0x0490
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPADDR0_SEL		0x0494
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPOUT_SEL			0x0498
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPINPLLCTRL_SEL		0x049c
#define OMAP5_CTRL_MODULE_CORE_CONF_DPLLCTRL_SCPBUSY_SEL		0x04a0
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_ADPIDLE_SEL			0x04ac
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_ADPDAT1PADEN_SEL		0x04b0
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_OCPL4IDLEREQ_SEL		0x04b4
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_OCPL3MWAIT_SEL			0x04b8
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_PIRFFRET_SEL			0x04bc
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_OCPL4SIDLEACKO1_SEL		0x04c0
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_OCPL4SIDLEACKO0_SEL		0x04c4
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_OCPL3MSTANDBYO_SEL		0x04c8
#define OMAP5_CTRL_MODULE_CORE_CONF_MMCX_SWAKEUP_SEL			0x04cc
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_0			0x04d0
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_1			0x04d4
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_2			0x04d8
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_3			0x04dc
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_4			0x04e0
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_5			0x04e4
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_6			0x04e8
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_7			0x04ec
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_8			0x04f0
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_9			0x04f4
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_10			0x04f8
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_11			0x04fc
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_12			0x0500
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_13			0x0504
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_14			0x0508
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_15			0x050c
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_16			0x0510
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_17			0x0514
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_18			0x0518
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_19			0x051c
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_20			0x0520
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_21			0x0524
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_22			0x0528
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_23			0x052c
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_24			0x0530
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_25			0x0534
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_26			0x0538
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_27			0x053c
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_28			0x0540
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_29			0x0544
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_30			0x0548
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_31			0x054c
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_32			0x0550
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_33			0x0554
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_34			0x0558
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_35			0x055c
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_36			0x0560
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_37			0x0564
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_38			0x0568
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_39			0x056c
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_40			0x0570
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_41			0x0574
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_42			0x0578
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_43			0x057c
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_44			0x0580
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_45			0x0584
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_46			0x0588
#define OMAP5_CTRL_MODULE_CORE_CONF_DEBUG_SEL_TST_47			0x058c
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_SEL_0				0x05dc
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_SEL_4				0x05e0
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_SEL_8				0x05e4
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_SEL_12				0x05e8
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_SEL_16				0x05ec
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_SEL_20				0x05f0
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_SEL_24				0x05f4
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_SEL_28				0x05f8
#define OMAP5_CTRL_MODULE_CORE_CONF_XBAR_BYPASS				0x05fc

/* Registers shifts and masks */

/* IP_REVISION */
#define OMAP5_IP_REV_SCHEME_SHIFT					30
#define OMAP5_IP_REV_SCHEME_MASK				(0x3 << 30)
#define OMAP5_IP_REV_FUNC_SHIFT						16
#define OMAP5_IP_REV_FUNC_MASK					(0xfff << 16)
#define OMAP5_IP_REV_RTL_SHIFT						11
#define OMAP5_IP_REV_RTL_MASK					(0x1f << 11)
#define OMAP5_IP_REV_MAJOR_SHIFT					8
#define OMAP5_IP_REV_MAJOR_MASK					(0x7 << 8)
#define OMAP5_IP_REV_CUSTOM_SHIFT					6
#define OMAP5_IP_REV_CUSTOM_MASK				(0x3 << 6)
#define OMAP5_IP_REV_MINOR_SHIFT					0
#define OMAP5_IP_REV_MINOR_MASK					(0x3f << 0)

/* IP_HWINFO */
#define OMAP5_IP_HWINFO_SHIFT						0
#define OMAP5_IP_HWINFO_MASK					(0xffffffff << 0)

/* IP_SYSCONFIG */
#define OMAP5_IP_SYSCONFIG_IDLEMODE_SHIFT				2
#define OMAP5_IP_SYSCONFIG_IDLEMODE_MASK			(0x3 << 2)

/* EXTERNAL_SEC_CTRL */
#define OMAP5_COMPANION1_CHIP_SEC_ENABLE_SHIFT				3
#define OMAP5_COMPANION1_CHIP_SEC_ENABLE_MASK			(1 << 3)
#define OMAP5_I2CS_ENABLE_SHIFT						2
#define OMAP5_I2CS_ENABLE_MASK					(1 << 2)
#define OMAP5_COMPANION0_CHIP_SEC_ENABLE_SHIFT				1
#define OMAP5_COMPANION0_CHIP_SEC_ENABLE_MASK			(1 << 1)
#define OMAP5_SECURE_EXECUTION_INDICATOR_SHIFT				0
#define OMAP5_SECURE_EXECUTION_INDICATOR_MASK			(1 << 0)

/* SEC_SW_HW */
#define OMAP5_SEC_SW_HW_PARAM_SHIFT					0
#define OMAP5_SEC_SW_HW_PARAM_MASK				(0xffffffff << 0)

/* MREQDOMAIN_EXP1 */
#define OMAP5_MREQDOMAIN_EXP1_LOCK_SHIFT				31
#define OMAP5_MREQDOMAIN_EXP1_LOCK_MASK				(1 << 31)
#define OMAP5_MREQDOMAIN_C2C_SHIFT					27
#define OMAP5_MREQDOMAIN_C2C_MASK				(0x7 << 27)
#define OMAP5_MREQDOMAIN_HSI_SHIFT					24
#define OMAP5_MREQDOMAIN_HSI_MASK				(0x7 << 24)
#define OMAP5_MREQDOMAIN_GPU_SHIFT					21
#define OMAP5_MREQDOMAIN_GPU_MASK				(0x7 << 21)
#define OMAP5_MREQDOMAIN_DUCATI_SHIFT					18
#define OMAP5_MREQDOMAIN_DUCATI_MASK				(0x7 << 18)
#define OMAP5_MREQDOMAIN_ISS_SHIFT					15
#define OMAP5_MREQDOMAIN_ISS_MASK				(0x7 << 15)
#define OMAP5_MREQDOMAIN_IVAHD_SHIFT					12
#define OMAP5_MREQDOMAIN_IVAHD_MASK				(0x7 << 12)
#define OMAP5_MREQDOMAIN_DSS_SHIFT					9
#define OMAP5_MREQDOMAIN_DSS_MASK				(0x7 << 9)
#define OMAP5_MREQDOMAIN_TESLA_SHIFT					6
#define OMAP5_MREQDOMAIN_TESLA_MASK				(0x7 << 6)
#define OMAP5_MREQDOMAIN_FACEDETECT_SHIFT				3
#define OMAP5_MREQDOMAIN_FACEDETECT_MASK			(0x7 << 3)
#define OMAP5_MREQDOMAIN_P1500_SHIFT					0
#define OMAP5_MREQDOMAIN_P1500_MASK				(0x7 << 0)

/* MREQDOMAIN_EXP2 */
#define OMAP5_MREQDOMAIN_EXP2_LOCK_SHIFT				31
#define OMAP5_MREQDOMAIN_EXP2_LOCK_MASK				(1 << 31)
#define OMAP5_MREQDOMAIN_SATA_SHIFT					24
#define OMAP5_MREQDOMAIN_SATA_MASK				(0x7 << 24)
#define OMAP5_MREQDOMAIN_USBHOSTFS_SHIFT				21
#define OMAP5_MREQDOMAIN_USBHOSTFS_MASK				(0x7 << 21)
#define OMAP5_MREQDOMAIN_USBHOSTHS_SHIFT				18
#define OMAP5_MREQDOMAIN_USBHOSTHS_MASK				(0x7 << 18)
#define OMAP5_MREQDOMAIN_USBOTGHS_SHIFT					12
#define OMAP5_MREQDOMAIN_USBOTGHS_MASK				(0x7 << 12)
#define OMAP5_MREQDOMAIN_UNIPRO2_SHIFT					9
#define OMAP5_MREQDOMAIN_UNIPRO2_MASK				(0x7 << 9)
#define OMAP5_MREQDOMAIN_MMC2_SHIFT					3
#define OMAP5_MREQDOMAIN_MMC2_MASK				(0x7 << 3)
#define OMAP5_MREQDOMAIN_MMC1_SHIFT					0
#define OMAP5_MREQDOMAIN_MMC1_MASK				(0x7 << 0)

/* MREQDOMAIN_EXP3 */
#define OMAP5_MREQDOMAIN_EXP3_LOCK_SHIFT				31
#define OMAP5_MREQDOMAIN_EXP3_LOCK_MASK				(1 << 31)
#define OMAP5_MREQDOMAIN_LLI_SHIFT					9
#define OMAP5_MREQDOMAIN_LLI_MASK				(0x7 << 9)
#define OMAP5_MREQDOMAIN_BB2D_SHIFT					6
#define OMAP5_MREQDOMAIN_BB2D_MASK				(0x7 << 6)
#define OMAP5_MREQDOMAIN_CAL_SHIFT					0
#define OMAP5_MREQDOMAIN_CAL_MASK				(0x7 << 0)

/* L3_HW_FW_EXPORTED_VALUES_CONF_DBG */
#define OMAP5_BB2D_SECDBG_EN_SHIFT					16
#define OMAP5_BB2D_SECDBG_EN_MASK				(1 << 16)
#define OMAP5_LLI_TARGET_SECDBG_EN_SHIFT				15
#define OMAP5_LLI_TARGET_SECDBG_EN_MASK				(1 << 15)
#define OMAP5_LLI_INIT_SECDBG_EN_SHIFT					14
#define OMAP5_LLI_INIT_SECDBG_EN_MASK				(1 << 14)
#define OMAP5_CT_TBR_SECDBG_EN_SHIFT					13
#define OMAP5_CT_TBR_SECDBG_EN_MASK				(1 << 13)
#define OMAP5_DEBUGSS_SECDBG_EN_SHIFT					12
#define OMAP5_DEBUGSS_SECDBG_EN_MASK				(1 << 12)
#define OMAP5_EMIF_SECDBG_EN_SHIFT					11
#define OMAP5_EMIF_SECDBG_EN_MASK				(1 << 11)
#define OMAP5_AUDIO_SECDBG_EN_SHIFT					10
#define OMAP5_AUDIO_SECDBG_EN_MASK				(1 << 10)
#define OMAP5_CRYPTO_SECDBG_EN_SHIFT					9
#define OMAP5_CRYPTO_SECDBG_EN_MASK				(1 << 9)
#define OMAP5_IVAHD_SECDBG_EN_SHIFT					8
#define OMAP5_IVAHD_SECDBG_EN_MASK				(1 << 8)
#define OMAP5_IVAHD_SL2_SECDBG_EN_SHIFT					7
#define OMAP5_IVAHD_SL2_SECDBG_EN_MASK				(1 << 7)
#define OMAP5_GPU_SECDBG_EN_SHIFT					6
#define OMAP5_GPU_SECDBG_EN_MASK				(1 << 6)
#define OMAP5_ISS_SECDBG_EN_SHIFT					5
#define OMAP5_ISS_SECDBG_EN_MASK				(1 << 5)
#define OMAP5_DSS_SECDBG_EN_SHIFT					4
#define OMAP5_DSS_SECDBG_EN_MASK				(1 << 4)
#define OMAP5_L3RAM_SECDBG_EN_SHIFT					3
#define OMAP5_L3RAM_SECDBG_EN_MASK				(1 << 3)
#define OMAP5_C2C_TARGET_SECDBG_EN_SHIFT				2
#define OMAP5_C2C_TARGET_SECDBG_EN_MASK				(1 << 2)
#define OMAP5_C2C_INIT_SECDBG_EN_SHIFT					1
#define OMAP5_C2C_INIT_SECDBG_EN_MASK				(1 << 1)
#define OMAP5_GPMC_SECDBG_EN_SHIFT					0
#define OMAP5_GPMC_SECDBG_EN_MASK				(1 << 0)

/* L3_HW_FW_EXPORTED_VALUES_CONF_LOCK */
#define OMAP5_BB2D_SECLOCK_EN_SHIFT					16
#define OMAP5_BB2D_SECLOCK_EN_MASK				(1 << 16)
#define OMAP5_LLI_TARGET_SECLOCK_EN_SHIFT				15
#define OMAP5_LLI_TARGET_SECLOCK_EN_MASK			(1 << 15)
#define OMAP5_LLI_INIT_SECLOCK_EN_SHIFT					14
#define OMAP5_LLI_INIT_SECLOCK_EN_MASK				(1 << 14)
#define OMAP5_CT_TBR_SECLOCK_EN_SHIFT					13
#define OMAP5_CT_TBR_SECLOCK_EN_MASK				(1 << 13)
#define OMAP5_DEBUGSS_SECLOCK_EN_SHIFT					12
#define OMAP5_DEBUGSS_SECLOCK_EN_MASK				(1 << 12)
#define OMAP5_EMIF_SECLOCK_EN_SHIFT					11
#define OMAP5_EMIF_SECLOCK_EN_MASK				(1 << 11)
#define OMAP5_AUDIO_SECLOCK_EN_SHIFT					10
#define OMAP5_AUDIO_SECLOCK_EN_MASK				(1 << 10)
#define OMAP5_CRYPTO_SECLOCK_EN_SHIFT					9
#define OMAP5_CRYPTO_SECLOCK_EN_MASK				(1 << 9)
#define OMAP5_IVAHD_SECLOCK_EN_SHIFT					8
#define OMAP5_IVAHD_SECLOCK_EN_MASK				(1 << 8)
#define OMAP5_IVAHD_SL2_SECLOCK_EN_SHIFT				7
#define OMAP5_IVAHD_SL2_SECLOCK_EN_MASK				(1 << 7)
#define OMAP5_GPU_SECLOCK_EN_SHIFT					6
#define OMAP5_GPU_SECLOCK_EN_MASK				(1 << 6)
#define OMAP5_ISS_SECLOCK_EN_SHIFT					5
#define OMAP5_ISS_SECLOCK_EN_MASK				(1 << 5)
#define OMAP5_DSS_SECLOCK_EN_SHIFT					4
#define OMAP5_DSS_SECLOCK_EN_MASK				(1 << 4)
#define OMAP5_L3RAM_SECLOCK_EN_SHIFT					3
#define OMAP5_L3RAM_SECLOCK_EN_MASK				(1 << 3)
#define OMAP5_C2C_TARGET_SECLOCK_EN_SHIFT				2
#define OMAP5_C2C_TARGET_SECLOCK_EN_MASK			(1 << 2)
#define OMAP5_C2C_INIT_SECLOCK_EN_SHIFT					1
#define OMAP5_C2C_INIT_SECLOCK_EN_MASK				(1 << 1)
#define OMAP5_GPMC_SECLOCK_EN_SHIFT					0
#define OMAP5_GPMC_SECLOCK_EN_MASK				(1 << 0)

/* L4_HW_FW_EXPORTED_VALUES_CONF */
#define OMAP5_L4WAKEUP_SECURETARGETS_SECDBG_EN_SHIFT			24
#define OMAP5_L4WAKEUP_SECURETARGETS_SECDBG_EN_MASK		(1 << 24)
#define OMAP5_L4WAKEUP_AP_SECDBG_EN_SHIFT				23
#define OMAP5_L4WAKEUP_AP_SECDBG_EN_MASK			(1 << 23)
#define OMAP5_L4CONFIG_SECURETARGETS_SECDBG_EN_SHIFT			21
#define OMAP5_L4CONFIG_SECURETARGETS_SECDBG_EN_MASK		(1 << 21)
#define OMAP5_L4CONFIG_AP_SECDBG_EN_SHIFT				20
#define OMAP5_L4CONFIG_AP_SECDBG_EN_MASK			(1 << 20)
#define OMAP5_L4PER_CRYPTO_SECDBG_EN_SHIFT				17
#define OMAP5_L4PER_CRYPTO_SECDBG_EN_MASK			(1 << 17)
#define OMAP5_L4PER_AP_SECDBG_EN_SHIFT					16
#define OMAP5_L4PER_AP_SECDBG_EN_MASK				(1 << 16)
#define OMAP5_L4WAKEUP_SECURETARGETS_SECLOCK_EN_SHIFT			8
#define OMAP5_L4WAKEUP_SECURETARGETS_SECLOCK_EN_MASK		(1 << 8)
#define OMAP5_L4WAKEUP_AP_SECLOCK_EN_SHIFT				7
#define OMAP5_L4WAKEUP_AP_SECLOCK_EN_MASK			(1 << 7)
#define OMAP5_L4CONFIG_SECURETARGETS_SECLOCK_EN_SHIFT			5
#define OMAP5_L4CONFIG_SECURETARGETS_SECLOCK_EN_MASK		(1 << 5)
#define OMAP5_L4CONFIG_AP_SECLOCK_EN_SHIFT				4
#define OMAP5_L4CONFIG_AP_SECLOCK_EN_MASK			(1 << 4)
#define OMAP5_L4PER_CRYPTO_SECLOCK_EN_SHIFT				1
#define OMAP5_L4PER_CRYPTO_SECLOCK_EN_MASK			(1 << 1)
#define OMAP5_L4PER_AP_SECLOCK_EN_SHIFT					0
#define OMAP5_L4PER_AP_SECLOCK_EN_MASK				(1 << 0)

/* SEC_LOAD_FW_EXPORTED_VALUE */
#define OMAP5_L4_PER_LOAD_FW_EXPORTED_VALUE_REQN_SHIFT			3
#define OMAP5_L4_PER_LOAD_FW_EXPORTED_VALUE_REQN_MASK		(1 << 3)
#define OMAP5_L4_CONFIG_LOAD_FW_EXPORTED_VALUE_REQN_SHIFT		2
#define OMAP5_L4_CONFIG_LOAD_FW_EXPORTED_VALUE_REQN_MASK	(1 << 2)
#define OMAP5_L4_WAKEUP_LOAD_FW_EXPORTED_VALUE_REQN_SHIFT		1
#define OMAP5_L4_WAKEUP_LOAD_FW_EXPORTED_VALUE_REQN_MASK	(1 << 1)

/* DMM_MMU_FW */
#define OMAP5_DMM_RESERVED2_SHIFT					15
#define OMAP5_DMM_RESERVED2_MASK				(1 << 15)
#define OMAP5_DMM_SECURE_ARM_SHIFT					14
#define OMAP5_DMM_SECURE_ARM_MASK				(1 << 14)
#define OMAP5_DMM_RESERVED1_SHIFT					13
#define OMAP5_DMM_RESERVED1_MASK				(1 << 13)
#define OMAP5_DMM_USB_SHIFT						12
#define OMAP5_DMM_USB_MASK					(1 << 12)
#define OMAP5_DMM_RESERVED_SHIFT					11
#define OMAP5_DMM_RESERVED_MASK					(1 << 11)
#define OMAP5_DMM_MMC_SATA_SHIFT					10
#define OMAP5_DMM_MMC_SATA_MASK					(1 << 10)
#define OMAP5_DMM_HSI_UNIPRO1_UNIPRO2_SHIFT				9
#define OMAP5_DMM_HSI_UNIPRO1_UNIPRO2_MASK			(1 << 9)
#define OMAP5_DMM_C2C_LLI_SHIFT						8
#define OMAP5_DMM_C2C_LLI_MASK					(1 << 8)
#define OMAP5_DMM_DSS_SHIFT						7
#define OMAP5_DMM_DSS_MASK					(1 << 7)
#define OMAP5_DMM_GPU_SHIFT						6
#define OMAP5_DMM_GPU_MASK					(1 << 6)
#define OMAP5_DMM_DMA_SHIFT						5
#define OMAP5_DMM_DMA_MASK					(1 << 5)
#define OMAP5_DMM_ISS_SHIFT						4
#define OMAP5_DMM_ISS_MASK					(1 << 4)
#define OMAP5_DMM_IVAHD_SHIFT						3
#define OMAP5_DMM_IVAHD_MASK					(1 << 3)
#define OMAP5_DMM_TESLA_SHIFT						2
#define OMAP5_DMM_TESLA_MASK					(1 << 2)
#define OMAP5_DMM_P1500_SHIFT						1
#define OMAP5_DMM_P1500_MASK					(1 << 1)
#define OMAP5_DMM_PUBLIC_ARM_SHIFT					0
#define OMAP5_DMM_PUBLIC_ARM_MASK				(1 << 0)

/* SECURE_EMIF_OBFUSC_KEY */
#define OMAP5_SECURE_EMIF_OBFUSC_KEY_SHIFT				0
#define OMAP5_SECURE_EMIF_OBFUSC_KEY_MASK			(0xffff << 0)

/* SEC_CTRL_RO */
#define OMAP5_SECKEYACCENABLE_SHIFT					3
#define OMAP5_SECKEYACCENABLE_MASK				(1 << 3)
#define OMAP5_SECURE_EMIF_OBFUSC_EN_SHIFT				2
#define OMAP5_SECURE_EMIF_OBFUSC_EN_MASK			(1 << 2)
#define OMAP5_SECURE_SAR_MEMORY_RO_EN_SHIFT				0
#define OMAP5_SECURE_SAR_MEMORY_RO_EN_MASK			(1 << 0)

/* SSM_END_FAST_SECRAM */
#define OMAP5_END_FAST_SECRAM_SHIFT					10
#define OMAP5_END_FAST_SECRAM_MASK				(0x3f << 10)

/* STATUS */
#define OMAP5_HIGHLY_SECURE_SHIFT					9
#define OMAP5_HIGHLY_SECURE_MASK				(1 << 9)
#define OMAP5_DEVICE_TYPE_SHIFT						6
#define OMAP5_DEVICE_TYPE_MASK					(0x7 << 6)
#define OMAP5_SYS_BOOT_SHIFT						0
#define OMAP5_SYS_BOOT_MASK					(0x3f << 0)

/* SEC_STATUS */
#define OMAP5_GPU_RST_ACT_ST_SHIFT					17
#define OMAP5_GPU_RST_ACT_ST_MASK				(1 << 17)
#define OMAP5_ABE_RST_ACT_ST_SHIFT					16
#define OMAP5_ABE_RST_ACT_ST_MASK				(1 << 16)
#define OMAP5_CPFROM_RST_ACT_ST_SHIFT					15
#define OMAP5_CPFROM_RST_ACT_ST_MASK				(1 << 15)
#define OMAP5_EMU_RST_ACT_ST_SHIFT					14
#define OMAP5_EMU_RST_ACT_ST_MASK				(1 << 14)
#define OMAP5_L3INIT_RST_ACT_ST_SHIFT					12
#define OMAP5_L3INIT_RST_ACT_ST_MASK				(1 << 12)
#define OMAP5_CORE_RST_ACT_ST_SHIFT					11
#define OMAP5_CORE_RST_ACT_ST_MASK				(1 << 11)
#define OMAP5_IVAHD_RST_ACT_ST_SHIFT					9
#define OMAP5_IVAHD_RST_ACT_ST_MASK				(1 << 9)
#define OMAP5_ISS_RST_ACT_ST_SHIFT					8
#define OMAP5_ISS_RST_ACT_ST_MASK				(1 << 8)
#define OMAP5_DSS_RST_ACT_ST_SHIFT					7
#define OMAP5_DSS_RST_ACT_ST_MASK				(1 << 7)
#define OMAP5_TESLA_RST_ACT_ST_SHIFT					6
#define OMAP5_TESLA_RST_ACT_ST_MASK				(1 << 6)
#define OMAP5_MPU_RST_ACT_ST_SHIFT					5
#define OMAP5_MPU_RST_ACT_ST_MASK				(1 << 5)
#define OMAP5_DEVICE_OFF_WKUP_SHIFT					4
#define OMAP5_DEVICE_OFF_WKUP_MASK				(1 << 4)
#define OMAP5_SEC_VIOL_RST_ACT_ST_SHIFT					3
#define OMAP5_SEC_VIOL_RST_ACT_ST_MASK				(1 << 3)
#define OMAP5_SEC_WD_RST_ACT_ST_SHIFT					2
#define OMAP5_SEC_WD_RST_ACT_ST_MASK				(1 << 2)
#define OMAP5_GLBL_WARM_RST_ACT_ST_SHIFT				1
#define OMAP5_GLBL_WARM_RST_ACT_ST_MASK				(1 << 1)
#define OMAP5_POWERON_RST_ACT_ST_SHIFT					0
#define OMAP5_POWERON_RST_ACT_ST_MASK				(1 << 0)

/* SEC_MEM_STATUS */
#define OMAP5_L3SECRAM_NOT_ACCESSIBLE_SHIFT				19
#define OMAP5_L3SECRAM_NOT_ACCESSIBLE_MASK			(1 << 19)
#define OMAP5_FASTSECRAMBANK_NOT_ACCESSIBLE_SHIFT			18
#define OMAP5_FASTSECRAMBANK_NOT_ACCESSIBLE_MASK		(1 << 18)
#define OMAP5_MPU_L2_NOT_ACCESSIBLE_SHIFT				17
#define OMAP5_MPU_L2_NOT_ACCESSIBLE_MASK			(1 << 17)
#define OMAP5_L3SECRAM_DESTROYED_SHIFT					3
#define OMAP5_L3SECRAM_DESTROYED_MASK				(1 << 3)
#define OMAP5_FASTSECRAMBANK_DESTROYED_SHIFT				2
#define OMAP5_FASTSECRAMBANK_DESTROYED_MASK			(1 << 2)
#define OMAP5_MPU_L2_DESTROYED_SHIFT					1
#define OMAP5_MPU_L2_DESTROYED_MASK				(1 << 1)

/* SEC_STATUS_MASK_DISABLE */
#define OMAP5_GPU_RST_ACT_ST_MASK_DISABLE_SHIFT				17
#define OMAP5_GPU_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 17)
#define OMAP5_ABE_RST_ACT_ST_MASK_DISABLE_SHIFT				16
#define OMAP5_ABE_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 16)
#define OMAP5_CPFROM_RST_ACT_ST_MASK_DISABLE_SHIFT			15
#define OMAP5_CPFROM_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 15)
#define OMAP5_EMU_RST_ACT_ST_MASK_DISABLE_SHIFT				14
#define OMAP5_EMU_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 14)
#define OMAP5_L3INIT_RST_ACT_ST_MASK_DISABLE_SHIFT			12
#define OMAP5_L3INIT_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 12)
#define OMAP5_CORE_RST_ACT_ST_MASK_DISABLE_SHIFT			11
#define OMAP5_CORE_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 11)
#define OMAP5_IVAHD_RST_ACT_ST_MASK_DISABLE_SHIFT			9
#define OMAP5_IVAHD_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 9)
#define OMAP5_ISS_RST_ACT_ST_MASK_DISABLE_SHIFT				8
#define OMAP5_ISS_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 8)
#define OMAP5_DSS_RST_ACT_ST_MASK_DISABLE_SHIFT				7
#define OMAP5_DSS_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 7)
#define OMAP5_TESLA_RST_ACT_ST_MASK_DISABLE_SHIFT			6
#define OMAP5_TESLA_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 6)
#define OMAP5_MPU_RST_ACT_ST_MASK_DISABLE_SHIFT				5
#define OMAP5_MPU_RST_ACT_ST_MASK_DISABLE_MASK			(1 << 5)
#define OMAP5_DEVICE_OFF_WKUP_MASK_DISABLE_SHIFT			4
#define OMAP5_DEVICE_OFF_WKUP_MASK_DISABLE_MASK			(1 << 4)
#define OMAP5_SEC_VIOL_RST_ACT_ST_MASK_DISABLE_SHIFT			3
#define OMAP5_SEC_VIOL_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 3)
#define OMAP5_SEC_WD_RST_ACT_ST_MASK_DISABLE_SHIFT			2
#define OMAP5_SEC_WD_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 2)
#define OMAP5_GLBL_WARM_RST_ACT_ST_MASK_DISABLE_SHIFT			1
#define OMAP5_GLBL_WARM_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 1)
#define OMAP5_POWERON_RST_ACT_ST_MASK_DISABLE_SHIFT			0
#define OMAP5_POWERON_RST_ACT_ST_MASK_DISABLE_MASK		(1 << 0)

/* SEC_MEM_STATUS_MASK_DISABLE */
#define OMAP5_L3SECRAM_NOT_ACCESSIBLE_MASK_DISABLE_SHIFT		19
#define OMAP5_L3SECRAM_NOT_ACCESSIBLE_MASK_DISABLE_MASK		(1 << 19)
#define OMAP5_FASTSECRAMBANK_NOT_ACCESSIBLE_MASK_DISABLE_SHIFT		18
#define OMAP5_FASTSECRAMBANK_NOT_ACCESSIBLE_MASK_DISABLE_MASK	(1 << 18)
#define OMAP5_MPU_L2_NOT_ACCESSIBLE_MASK_DISABLE_SHIFT			17
#define OMAP5_MPU_L2_NOT_ACCESSIBLE_MASK_DISABLE_MASK		(1 << 17)
#define OMAP5_L3SECRAM_DESTROYED_MASK_DISABLE_SHIFT			3
#define OMAP5_L3SECRAM_DESTROYED_MASK_DISABLE_MASK		(1 << 3)
#define OMAP5_FASTSECRAMBANK_DESTROYED_MASK_DISABLE_SHIFT		2
#define OMAP5_FASTSECRAMBANK_DESTROYED_MASK_DISABLE_MASK	(1 << 2)
#define OMAP5_MPU_L2_DESTROYED_MASK_DISABLE_SHIFT			1
#define OMAP5_MPU_L2_DESTROYED_MASK_DISABLE_MASK		(1 << 1)

/* SEC_ERR_STATUS_FUNC */
#define OMAP5_CT_TRACE_BUFFER_ROUTER_FW_ERROR_SHIFT			26
#define OMAP5_CT_TRACE_BUFFER_ROUTER_FW_ERROR_MASK		(1 << 26)
#define OMAP5_CAL_FW_ERROR_SHIFT					25
#define OMAP5_CAL_FW_ERROR_MASK					(1 << 25)
#define OMAP5_BB2D_FW_ERROR_SHIFT					23
#define OMAP5_BB2D_FW_ERROR_MASK				(1 << 23)
#define OMAP5_L4_WAKEUP_FW_ERROR_SHIFT					22
#define OMAP5_L4_WAKEUP_FW_ERROR_MASK				(1 << 22)
#define OMAP5_LLI_INIT_FW_ERROR_SHIFT					21
#define OMAP5_LLI_INIT_FW_ERROR_MASK				(1 << 21)
#define OMAP5_C2C_INIT_FW_ERROR_SHIFT					20
#define OMAP5_C2C_INIT_FW_ERROR_MASK				(1 << 20)
#define OMAP5_AUDIOSS_FW_ERROR_SHIFT					19
#define OMAP5_AUDIOSS_FW_ERROR_MASK				(1 << 19)
#define OMAP5_DEBUGSS_FW_ERROR_SHIFT					18
#define OMAP5_DEBUGSS_FW_ERROR_MASK				(1 << 18)
#define OMAP5_L4_CONFIG_FW_ERROR_SHIFT					17
#define OMAP5_L4_CONFIG_FW_ERROR_MASK				(1 << 17)
#define OMAP5_L4_PERIPH_FW_ERROR_SHIFT					16
#define OMAP5_L4_PERIPH_FW_ERROR_MASK				(1 << 16)
#define OMAP5_ISS_FW_ERROR_SHIFT					15
#define OMAP5_ISS_FW_ERROR_MASK					(1 << 15)
#define OMAP5_DSS_FW_ERROR_SHIFT					14
#define OMAP5_DSS_FW_ERROR_MASK					(1 << 14)
#define OMAP5_GPU_FW_ERROR_SHIFT					13
#define OMAP5_GPU_FW_ERROR_MASK					(1 << 13)
#define OMAP5_C2C_TARGET_FW_ERROR_SHIFT					12
#define OMAP5_C2C_TARGET_FW_ERROR_MASK				(1 << 12)
#define OMAP5_SECMOD_FW_ERROR_SHIFT					11
#define OMAP5_SECMOD_FW_ERROR_MASK				(1 << 11)
#define OMAP5_DISPDMA_ACC_ERROR_SHIFT					10
#define OMAP5_DISPDMA_ACC_ERROR_MASK				(1 << 10)
#define OMAP5_LLI_TARGET_FW_ERROR_SHIFT					9
#define OMAP5_LLI_TARGET_FW_ERROR_MASK				(1 << 9)
#define OMAP5_SYSTEMDMA_ACC_ERROR_SHIFT					8
#define OMAP5_SYSTEMDMA_ACC_ERROR_MASK				(1 << 8)
#define OMAP5_CRYPTO_DMA_FW_ERROR_SHIFT					7
#define OMAP5_CRYPTO_DMA_FW_ERROR_MASK				(1 << 7)
#define OMAP5_IVAHD_SL2_FW_ERROR_SHIFT					6
#define OMAP5_IVAHD_SL2_FW_ERROR_MASK				(1 << 6)
#define OMAP5_DUCATI_FW_ERROR_SHIFT					5
#define OMAP5_DUCATI_FW_ERROR_MASK				(1 << 5)
#define OMAP5_IVAHD_FW_ERROR_SHIFT					4
#define OMAP5_IVAHD_FW_ERROR_MASK				(1 << 4)
#define OMAP5_EMIF_FW_ERROR_SHIFT					3
#define OMAP5_EMIF_FW_ERROR_MASK				(1 << 3)
#define OMAP5_GPMC_FW_ERROR_SHIFT					2
#define OMAP5_GPMC_FW_ERROR_MASK				(1 << 2)
#define OMAP5_L3RAM_FW_ERROR_SHIFT					1
#define OMAP5_L3RAM_FW_ERROR_MASK				(1 << 1)
#define OMAP5_CRYPTO_FW_ERROR_SHIFT					0
#define OMAP5_CRYPTO_FW_ERROR_MASK				(1 << 0)

/* SEC_ERR_STATUS_FUNC_MASK_DISABLE */
#define OMAP5_CT_TRACE_BUFFER_ROUTER_FW_ERROR_MASK_DISABLE_SHIFT	26
#define OMAP5_CT_TRACE_BUFFER_ROUTER_FW_ERROR_MASK_DISABLE_MASK	(1 << 26)
#define OMAP5_CAL_FW_ERROR_MASK_DISABLE_SHIFT				25
#define OMAP5_CAL_FW_ERROR_MASK_DISABLE_MASK			(1 << 25)
#define OMAP5_BB2D_FW_ERROR_MASK_DISABLE_SHIFT				23
#define OMAP5_BB2D_FW_ERROR_MASK_DISABLE_MASK			(1 << 23)
#define OMAP5_L4_WAKEUP_FW_ERROR_MASK_DISABLE_SHIFT			22
#define OMAP5_L4_WAKEUP_FW_ERROR_MASK_DISABLE_MASK		(1 << 22)
#define OMAP5_LLI_INIT_FW_ERROR_MASK_DISABLE_SHIFT			21
#define OMAP5_LLI_INIT_FW_ERROR_MASK_DISABLE_MASK		(1 << 21)
#define OMAP5_C2C_INIT_FW_ERROR_MASK_DISABLE_SHIFT			20
#define OMAP5_C2C_INIT_FW_ERROR_MASK_DISABLE_MASK		(1 << 20)
#define OMAP5_AUDIOSS_FW_ERROR_MASK_DISABLE_SHIFT			19
#define OMAP5_AUDIOSS_FW_ERROR_MASK_DISABLE_MASK		(1 << 19)
#define OMAP5_DEBUGSS_FW_ERROR_MASK_DISABLE_SHIFT			18
#define OMAP5_DEBUGSS_FW_ERROR_MASK_DISABLE_MASK		(1 << 18)
#define OMAP5_L4_CONFIG_FW_ERROR_MASK_DISABLE_SHIFT			17
#define OMAP5_L4_CONFIG_FW_ERROR_MASK_DISABLE_MASK		(1 << 17)
#define OMAP5_L4_PERIPH_FW_ERROR_MASK_DISABLE_SHIFT			16
#define OMAP5_L4_PERIPH_FW_ERROR_MASK_DISABLE_MASK		(1 << 16)
#define OMAP5_ISS_FW_ERROR_MASK_DISABLE_SHIFT				15
#define OMAP5_ISS_FW_ERROR_MASK_DISABLE_MASK			(1 << 15)
#define OMAP5_DSS_FW_ERROR_MASK_DISABLE_SHIFT				14
#define OMAP5_DSS_FW_ERROR_MASK_DISABLE_MASK			(1 << 14)
#define OMAP5_GPU_FW_ERROR_MASK_DISABLE_SHIFT				13
#define OMAP5_GPU_FW_ERROR_MASK_DISABLE_MASK			(1 << 13)
#define OMAP5_C2C_TARGET_FW_ERROR_MASK_DISABLE_SHIFT			12
#define OMAP5_C2C_TARGET_FW_ERROR_MASK_DISABLE_MASK		(1 << 12)
#define OMAP5_SECMOD_FW_ERROR_MASK_DISABLE_SHIFT			11
#define OMAP5_SECMOD_FW_ERROR_MASK_DISABLE_MASK			(1 << 11)
#define OMAP5_DISPDMA_ACC_ERROR_MASK_DISABLE_SHIFT			10
#define OMAP5_DISPDMA_ACC_ERROR_MASK_DISABLE_MASK		(1 << 10)
#define OMAP5_LLI_TARGET_FW_ERROR_MASK_DISABLE_SHIFT			9
#define OMAP5_LLI_TARGET_FW_ERROR_MASK_DISABLE_MASK		(1 << 9)
#define OMAP5_SYSTEMDMA_ACC_ERROR_MASK_DISABLE_SHIFT			8
#define OMAP5_SYSTEMDMA_ACC_ERROR_MASK_DISABLE_MASK		(1 << 8)
#define OMAP5_CRYPTO_DMA_FW_ERROR_MASK_DISABLE_SHIFT			7
#define OMAP5_CRYPTO_DMA_FW_ERROR_MASK_DISABLE_MASK		(1 << 7)
#define OMAP5_IVAHD_SL2_FW_ERROR_MASK_DISABLE_SHIFT			6
#define OMAP5_IVAHD_SL2_FW_ERROR_MASK_DISABLE_MASK		(1 << 6)
#define OMAP5_DUCATI_FW_ERROR_MASK_DISABLE_SHIFT			5
#define OMAP5_DUCATI_FW_ERROR_MASK_DISABLE_MASK			(1 << 5)
#define OMAP5_IVAHD_FW_ERROR_MASK_DISABLE_SHIFT				4
#define OMAP5_IVAHD_FW_ERROR_MASK_DISABLE_MASK			(1 << 4)
#define OMAP5_EMIF_FW_ERROR_MASK_DISABLE_SHIFT				3
#define OMAP5_EMIF_FW_ERROR_MASK_DISABLE_MASK			(1 << 3)
#define OMAP5_GPMC_FW_ERROR_MASK_DISABLE_SHIFT				2
#define OMAP5_GPMC_FW_ERROR_MASK_DISABLE_MASK			(1 << 2)
#define OMAP5_L3RAM_FW_ERROR_MASK_DISABLE_SHIFT				1
#define OMAP5_L3RAM_FW_ERROR_MASK_DISABLE_MASK			(1 << 1)
#define OMAP5_CRYPTO_FW_ERROR_MASK_DISABLE_SHIFT			0
#define OMAP5_CRYPTO_FW_ERROR_MASK_DISABLE_MASK			(1 << 0)

/* SEC_ERR_STATUS_DEBUG */
#define OMAP5_CT_TRACE_BUFFER_ROUTER_DBGFW_ERROR_SHIFT			26
#define OMAP5_CT_TRACE_BUFFER_ROUTER_DBGFW_ERROR_MASK		(1 << 26)
#define OMAP5_CAL_DBGFW_ERROR_SHIFT					25
#define OMAP5_CAL_DBGFW_ERROR_MASK				(1 << 25)
#define OMAP5_BB2D_DBGFW_ERROR_SHIFT					23
#define OMAP5_BB2D_DBGFW_ERROR_MASK				(1 << 23)
#define OMAP5_L4_WAKEUP_DBGFW_ERROR_SHIFT				22
#define OMAP5_L4_WAKEUP_DBGFW_ERROR_MASK			(1 << 22)
#define OMAP5_LLI_INIT_DBGFW_ERROR_SHIFT				21
#define OMAP5_LLI_INIT_DBGFW_ERROR_MASK				(1 << 21)
#define OMAP5_C2C_INIT_DBGFW_ERROR_SHIFT				20
#define OMAP5_C2C_INIT_DBGFW_ERROR_MASK				(1 << 20)
#define OMAP5_AUDIOSS_DBGFW_ERROR_SHIFT					19
#define OMAP5_AUDIOSS_DBGFW_ERROR_MASK				(1 << 19)
#define OMAP5_DEBUGSS_DBGFW_ERROR_SHIFT					18
#define OMAP5_DEBUGSS_DBGFW_ERROR_MASK				(1 << 18)
#define OMAP5_L4_CONFIG_DBGFW_ERROR_SHIFT				17
#define OMAP5_L4_CONFIG_DBGFW_ERROR_MASK			(1 << 17)
#define OMAP5_L4_PERIPH_DBGFW_ERROR_SHIFT				16
#define OMAP5_L4_PERIPH_DBGFW_ERROR_MASK			(1 << 16)
#define OMAP5_ISS_DBGFW_ERROR_SHIFT					15
#define OMAP5_ISS_DBGFW_ERROR_MASK				(1 << 15)
#define OMAP5_DSS_DBGFW_ERROR_SHIFT					14
#define OMAP5_DSS_DBGFW_ERROR_MASK				(1 << 14)
#define OMAP5_GPU_DBGFW_ERROR_SHIFT					13
#define OMAP5_GPU_DBGFW_ERROR_MASK				(1 << 13)
#define OMAP5_C2C_TARGET_DBGFW_ERROR_SHIFT				12
#define OMAP5_C2C_TARGET_DBGFW_ERROR_MASK			(1 << 12)
#define OMAP5_LLI_TARGET_DBGFW_ERROR_SHIFT				9
#define OMAP5_LLI_TARGET_DBGFW_ERROR_MASK			(1 << 9)
#define OMAP5_IVAHD_SL2_DBGFW_ERROR_SHIFT				6
#define OMAP5_IVAHD_SL2_DBGFW_ERROR_MASK			(1 << 6)
#define OMAP5_DUCATI_DBGFW_ERROR_SHIFT					5
#define OMAP5_DUCATI_DBGFW_ERROR_MASK				(1 << 5)
#define OMAP5_IVAHD_DBGFW_ERROR_SHIFT					4
#define OMAP5_IVAHD_DBGFW_ERROR_MASK				(1 << 4)
#define OMAP5_EMIF_DBGFW_ERROR_SHIFT					3
#define OMAP5_EMIF_DBGFW_ERROR_MASK				(1 << 3)
#define OMAP5_GPMC_DBGFW_ERROR_SHIFT					2
#define OMAP5_GPMC_DBGFW_ERROR_MASK				(1 << 2)
#define OMAP5_L3RAM_DBGFW_ERROR_SHIFT					1
#define OMAP5_L3RAM_DBGFW_ERROR_MASK				(1 << 1)
#define OMAP5_CRYPTO_DBGFW_ERROR_SHIFT					0
#define OMAP5_CRYPTO_DBGFW_ERROR_MASK				(1 << 0)

/* HDCP_SEED0 */
#define OMAP5_HDCP_SEED0_SHIFT						0
#define OMAP5_HDCP_SEED0_MASK					(0xffffffff << 0)

/* HDCP_SEED1 */
#define OMAP5_HDCP_SEED1_SHIFT						0
#define OMAP5_HDCP_SEED1_MASK					(0xffffffff << 0)

/* MPU_FORCEWRNP */
#define OMAP5_MPU_FORCEWRNP_SHIFT					0
#define OMAP5_MPU_FORCEWRNP_MASK				(1 << 0)

/* KEK_SW_0 */
#define OMAP5_STD_FUSE_KEK_SW_0_SHIFT					0
#define OMAP5_STD_FUSE_KEK_SW_0_MASK				(0xffffffff << 0)

/* KEK_SW_1 */
#define OMAP5_STD_FUSE_KEK_SW_1_SHIFT					0
#define OMAP5_STD_FUSE_KEK_SW_1_MASK				(0xffffffff << 0)

/* KEK_SW_2 */
#define OMAP5_STD_FUSE_KEK_SW_2_SHIFT					0
#define OMAP5_STD_FUSE_KEK_SW_2_MASK				(0xffffffff << 0)

/* KEK_SW_3 */
#define OMAP5_STD_FUSE_KEK_SW_3_SHIFT					0
#define OMAP5_STD_FUSE_KEK_SW_3_MASK				(0xffffffff << 0)

/* KEK_SW_4 */
#define OMAP5_STD_FUSE_KEK_SW_4_SHIFT					0
#define OMAP5_STD_FUSE_KEK_SW_4_MASK				(0xffffffff << 0)

/* KEK_SW_5 */
#define OMAP5_STD_FUSE_KEK_SW_5_SHIFT					0
#define OMAP5_STD_FUSE_KEK_SW_5_MASK				(0xffffffff << 0)

/* KEK_SW_6 */
#define OMAP5_STD_FUSE_KEK_SW_6_SHIFT					0
#define OMAP5_STD_FUSE_KEK_SW_6_MASK				(0xffffffff << 0)

/* KEK_SW_7 */
#define OMAP5_STD_FUSE_KEK_SW_7_SHIFT					0
#define OMAP5_STD_FUSE_KEK_SW_7_MASK				(0xffffffff << 0)

/* CEK_0 */
#define OMAP5_CUST_FUSE_CEK_0_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_0_MASK				(0xffffffff << 0)

/* CEK_1 */
#define OMAP5_CUST_FUSE_CEK_1_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_1_MASK				(0xffffffff << 0)

/* CEK_2 */
#define OMAP5_CUST_FUSE_CEK_2_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_2_MASK				(0xffffffff << 0)

/* CEK_3 */
#define OMAP5_CUST_FUSE_CEK_3_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_3_MASK				(0xffffffff << 0)

/* MSV */
#define OMAP5_CUST_FUSE_MSV_SHIFT					0
#define OMAP5_CUST_FUSE_MSV_MASK				(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_0 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_0_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_1 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_1_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_1_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_2 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_2_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_2_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_3 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_3_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_3_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_4 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_4_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_4_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_5 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_5_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_5_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_0 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_0_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_1 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_1_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_1_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_2 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_2_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_2_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_3 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_3_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_3_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_4 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_4_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_4_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_5 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_5_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_5_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_6 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_6_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_6_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_7 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_7_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_7_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_CORE_0 */
#define OMAP5_STD_FUSE_OPP_VDD_CORE_0_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_CORE_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_CORE_1 */
#define OMAP5_STD_FUSE_OPP_VDD_CORE_1_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_CORE_1_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_CORE_2 */
#define OMAP5_STD_FUSE_OPP_VDD_CORE_2_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_CORE_2_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_CORE_3 */
#define OMAP5_STD_FUSE_OPP_VDD_CORE_3_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_CORE_3_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_CORE_4 */
#define OMAP5_STD_FUSE_OPP_VDD_CORE_4_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_CORE_4_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_BGAP_MM */
#define OMAP5_STD_FUSE_OPP_BGAP_MM_SHIFT				0
#define OMAP5_STD_FUSE_OPP_BGAP_MM_MASK				(0xffffffff << 0)

/* STD_FUSE_OPP_BGAP_MPU */
#define OMAP5_STD_FUSE_OPP_BGAP_MPU_SHIFT				0
#define OMAP5_STD_FUSE_OPP_BGAP_MPU_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_BGAP_CORE */
#define OMAP5_STD_FUSE_OPP_BGAP_CORE_SHIFT				0
#define OMAP5_STD_FUSE_OPP_BGAP_CORE_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_BGAP_MPU23 */
#define OMAP5_STD_FUSE_OPP_BGAP_MPU3_SHIFT				16
#define OMAP5_STD_FUSE_OPP_BGAP_MPU3_MASK			(0xffff << 16)
#define OMAP5_STD_FUSE_OPP_BGAP_MPU2_SHIFT				0
#define OMAP5_STD_FUSE_OPP_BGAP_MPU2_MASK			(0xffff << 0)

/* STD_FUSE_DIE_ID_0 */
#define OMAP5_STD_FUSE_DIE_ID_0_SHIFT					0
#define OMAP5_STD_FUSE_DIE_ID_0_MASK				(0xffffffff << 0)

/* ID_CODE */
#define OMAP5_ID_CODE_SHIFT						0
#define OMAP5_ID_CODE_MASK					(0xffffffff << 0)

/* STD_FUSE_DIE_ID_1 */
#define OMAP5_STD_FUSE_DIE_ID_1_SHIFT					0
#define OMAP5_STD_FUSE_DIE_ID_1_MASK				(0xffffffff << 0)

/* STD_FUSE_DIE_ID_2 */
#define OMAP5_STD_FUSE_DIE_ID_2_SHIFT					0
#define OMAP5_STD_FUSE_DIE_ID_2_MASK				(0xffffffff << 0)

/* STD_FUSE_DIE_ID_3 */
#define OMAP5_STD_FUSE_DIE_ID_3_SHIFT					0
#define OMAP5_STD_FUSE_DIE_ID_3_MASK				(0xffffffff << 0)

/* STD_FUSE_PROD_ID */
#define OMAP5_STD_FUSE_PROD_ID_SHIFT					0
#define OMAP5_STD_FUSE_PROD_ID_MASK				(0xffffffff << 0)

/* STD_FUSE_CONF_ID_0 */
#define OMAP5_STD_FUSE_CONF_ID_0_SHIFT					0
#define OMAP5_STD_FUSE_CONF_ID_0_MASK				(0xffffffff << 0)

/* STD_FUSE_CONF_ID_1 */
#define OMAP5_STD_FUSE_CONF_ID_1_SHIFT					0
#define OMAP5_STD_FUSE_CONF_ID_1_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_0 */
#define OMAP5_STD_FUSE_MPK_0_SHIFT					0
#define OMAP5_STD_FUSE_MPK_0_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_1 */
#define OMAP5_STD_FUSE_MPK_1_SHIFT					0
#define OMAP5_STD_FUSE_MPK_1_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_2 */
#define OMAP5_STD_FUSE_MPK_2_SHIFT					0
#define OMAP5_STD_FUSE_MPK_2_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_3 */
#define OMAP5_STD_FUSE_MPK_3_SHIFT					0
#define OMAP5_STD_FUSE_MPK_3_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_4 */
#define OMAP5_STD_FUSE_MPK_4_SHIFT					0
#define OMAP5_STD_FUSE_MPK_4_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_5 */
#define OMAP5_STD_FUSE_MPK_5_SHIFT					0
#define OMAP5_STD_FUSE_MPK_5_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_6 */
#define OMAP5_STD_FUSE_MPK_6_SHIFT					0
#define OMAP5_STD_FUSE_MPK_6_MASK				(0xffffffff << 0)

/* STD_FUSE_MPK_7 */
#define OMAP5_STD_FUSE_MPK_7_SHIFT					0
#define OMAP5_STD_FUSE_MPK_7_MASK				(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_LVT_0 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_0_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_LVT_1 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_1_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_1_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_LVT_2 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_2_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_2_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_LVT_3 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_3_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_3_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_LVT_4 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_4_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_4_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MM_LVT_5 */
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_5_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MM_LVT_5_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_LVT_0 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_0_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_0_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_LVT_1 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_1_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_1_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_LVT_2 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_2_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_2_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_LVT_3 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_3_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_3_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_LVT_4 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_4_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_4_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_LVT_5 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_5_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_5_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_LVT_6 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_6_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_6_MASK			(0xffffffff << 0)

/* STD_FUSE_OPP_VDD_MPU_LVT_7 */
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_7_SHIFT				0
#define OMAP5_STD_FUSE_OPP_VDD_MPU_LVT_7_MASK			(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_0 */
#define OMAP5_CUST_FUSE_CEK_BCH_0_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_BCH_0_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_1 */
#define OMAP5_CUST_FUSE_CEK_BCH_1_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_BCH_1_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_2 */
#define OMAP5_CUST_FUSE_CEK_BCH_2_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_BCH_2_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_3 */
#define OMAP5_CUST_FUSE_CEK_BCH_3_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_BCH_3_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK_BCH_4 */
#define OMAP5_CUST_FUSE_CEK_BCH_4_SHIFT					0
#define OMAP5_CUST_FUSE_CEK_BCH_4_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK2_BCH_0 */
#define OMAP5_CUST_FUSE_CEK2_BCH_0_SHIFT				0
#define OMAP5_CUST_FUSE_CEK2_BCH_0_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK2_BCH_1 */
#define OMAP5_CUST_FUSE_CEK2_BCH_1_SHIFT				0
#define OMAP5_CUST_FUSE_CEK2_BCH_1_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK2_BCH_2 */
#define OMAP5_CUST_FUSE_CEK2_BCH_2_SHIFT				0
#define OMAP5_CUST_FUSE_CEK2_BCH_2_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK2_BCH_3 */
#define OMAP5_CUST_FUSE_CEK2_BCH_3_SHIFT				0
#define OMAP5_CUST_FUSE_CEK2_BCH_3_MASK				(0xffffffff << 0)

/* CUST_FUSE_CEK2_BCH_4 */
#define OMAP5_CUST_FUSE_CEK2_BCH_4_SHIFT				0
#define OMAP5_CUST_FUSE_CEK2_BCH_4_MASK				(0xffffffff << 0)

/* CUST_FUSE_MSV_BCH_0 */
#define OMAP5_CUST_FUSE_MSV_BCH_0_SHIFT					0
#define OMAP5_CUST_FUSE_MSV_BCH_0_MASK				(0xffffffff << 0)

/* CUST_FUSE_MSV_BCH_1 */
#define OMAP5_CUST_FUSE_MSV_BCH_1_SHIFT					0
#define OMAP5_CUST_FUSE_MSV_BCH_1_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_0 */
#define OMAP5_CUST_FUSE_SWRV_0_SHIFT					0
#define OMAP5_CUST_FUSE_SWRV_0_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_1 */
#define OMAP5_CUST_FUSE_SWRV_1_SHIFT					0
#define OMAP5_CUST_FUSE_SWRV_1_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_2 */
#define OMAP5_CUST_FUSE_SWRV_2_SHIFT					0
#define OMAP5_CUST_FUSE_SWRV_2_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_3 */
#define OMAP5_CUST_FUSE_SWRV_3_SHIFT					0
#define OMAP5_CUST_FUSE_SWRV_3_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_4 */
#define OMAP5_CUST_FUSE_SWRV_4_SHIFT					0
#define OMAP5_CUST_FUSE_SWRV_4_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_5 */
#define OMAP5_CUST_FUSE_SWRV_5_SHIFT					0
#define OMAP5_CUST_FUSE_SWRV_5_MASK				(0xffffffff << 0)

/* CUST_FUSE_SWRV_6 */
#define OMAP5_CUST_FUSE_SWRV_6_SHIFT					0
#define OMAP5_CUST_FUSE_SWRV_6_MASK				(0xffffffff << 0)

/* HWOBSDIVIDER1 */
#define OMAP5_HWOBSDIV_USB_SHIFT					27
#define OMAP5_HWOBSDIV_USB_MASK					(0x7 << 27)
#define OMAP5_HWOBSDIV_UNIPRO2_SHIFT					24
#define OMAP5_HWOBSDIV_UNIPRO2_MASK				(0x7 << 24)
#define OMAP5_HWOBSDIV_UNIPRO1_SHIFT					21
#define OMAP5_HWOBSDIV_UNIPRO1_MASK				(0x7 << 21)
#define OMAP5_HWOBSDIV_SATA_SHIFT					18
#define OMAP5_HWOBSDIV_SATA_MASK				(0x7 << 18)
#define OMAP5_HWOBSDIV_PER_SHIFT					15
#define OMAP5_HWOBSDIV_PER_MASK					(0x7 << 15)
#define OMAP5_HWOBSDIV_HDMI_SHIFT					12
#define OMAP5_HWOBSDIV_HDMI_MASK				(0x7 << 12)
#define OMAP5_HWOBSDIV_DSI1C_SHIFT					9
#define OMAP5_HWOBSDIV_DSI1C_MASK				(0x7 << 9)
#define OMAP5_HWOBSDIV_DSI1A_SHIFT					6
#define OMAP5_HWOBSDIV_DSI1A_MASK				(0x7 << 6)
#define OMAP5_HWOBSDIV_CORE_SHIFT					3
#define OMAP5_HWOBSDIV_CORE_MASK				(0x7 << 3)
#define OMAP5_HWOBSDIV_ABE_SHIFT					0
#define OMAP5_HWOBSDIV_ABE_MASK					(0x7 << 0)

/* HWOBSDIVIDER2 */
#define OMAP5_HWOBSDIV_SPARE_SHIFT					9
#define OMAP5_HWOBSDIV_SPARE_MASK				(0x7fffff << 9)
#define OMAP5_HWOBSDIV_CORE13_SHIFT					6
#define OMAP5_HWOBSDIV_CORE13_MASK				(0x7 << 6)
#define OMAP5_HWOBSDIV_PER4_SHIFT					3
#define OMAP5_HWOBSDIV_PER4_MASK				(0x7 << 3)
#define OMAP5_HWOBSDIV_USBOTGSS_SHIFT					0
#define OMAP5_HWOBSDIV_USBOTGSS_MASK				(0x7 << 0)

/* BREG_SELECTION */
#define OMAP5_SEL_USBOTGSS_SHIFT					10
#define OMAP5_SEL_USBOTGSS_MASK					(1 << 10)
#define OMAP5_SEL_USB_SHIFT						9
#define OMAP5_SEL_USB_MASK					(1 << 9)
#define OMAP5_SEL_UNIPRO2_SHIFT						8
#define OMAP5_SEL_UNIPRO2_MASK					(1 << 8)
#define OMAP5_SEL_UNIPRO1_SHIFT						7
#define OMAP5_SEL_UNIPRO1_MASK					(1 << 7)
#define OMAP5_SEL_SATA_SHIFT						6
#define OMAP5_SEL_SATA_MASK					(1 << 6)
#define OMAP5_SEL_PER_SHIFT						5
#define OMAP5_SEL_PER_MASK					(1 << 5)
#define OMAP5_SEL_HDMI_SHIFT						4
#define OMAP5_SEL_HDMI_MASK					(1 << 4)
#define OMAP5_SEL_DSI1C_SHIFT						3
#define OMAP5_SEL_DSI1C_MASK					(1 << 3)
#define OMAP5_SEL_DSI1A_SHIFT						2
#define OMAP5_SEL_DSI1A_MASK					(1 << 2)
#define OMAP5_SEL_CORE_SHIFT						1
#define OMAP5_SEL_CORE_MASK					(1 << 1)
#define OMAP5_SEL_ABE_SHIFT						0
#define OMAP5_SEL_ABE_MASK					(1 << 0)

/* DPLL_BCLK */
#define OMAP5_BRW_SHIFT							1
#define OMAP5_BRW_MASK						(1 << 1)
#define OMAP5_BCLK_SHIFT						0
#define OMAP5_BCLK_MASK						(1 << 0)

/* DPLL_BADDR_BDATAW */
#define OMAP5_BADDR_SHIFT						16
#define OMAP5_BADDR_MASK					(0xf << 16)
#define OMAP5_BDATAW_SHIFT						0
#define OMAP5_BDATAW_MASK					(0xffff << 0)

/* DPLL_BDATAR */
#define OMAP5_BDATAR_SHIFT						0
#define OMAP5_BDATAR_MASK					(0xffff << 0)

/* DEV_CONF */
#define OMAP5_DEV_CONF_SHIFT						1
#define OMAP5_DEV_CONF_MASK					(0x7fffffff << 1)
#define OMAP5_USBPHY_PD_SHIFT						0
#define OMAP5_USBPHY_PD_MASK					(1 << 0)

/* IVA3_BOOTADDR */
#define OMAP5_IVA3_BOOT_LOAD_ADDR_SHIFT					10
#define OMAP5_IVA3_BOOT_LOAD_ADDR_MASK				(0x3fffff << 10)
#define OMAP5_IVA3_BOOT_REV_ID_SHIFT					0
#define OMAP5_IVA3_BOOT_REV_ID_MASK				(0x3ff << 0)

/* TEMP_SENSOR_MPU */
#define OMAP5_BGAP_TMPSOFF_MPU_SHIFT					11
#define OMAP5_BGAP_TMPSOFF_MPU_MASK				(1 << 11)
#define OMAP5_BGAP_EOCZ_MPU_SHIFT					10
#define OMAP5_BGAP_EOCZ_MPU_MASK				(1 << 10)
#define OMAP5_BGAP_DTEMP_MPU_SHIFT					0
#define OMAP5_BGAP_DTEMP_MPU_MASK				(0x3ff << 0)

/* TEMP_SENSOR_MM */
#define OMAP5_BGAP_TMPSOFF_MM_SHIFT					11
#define OMAP5_BGAP_TMPSOFF_MM_MASK				(1 << 11)
#define OMAP5_BGAP_EOCZ_MM_SHIFT					10
#define OMAP5_BGAP_EOCZ_MM_MASK					(1 << 10)
#define OMAP5_BGAP_DTEMP_MM_SHIFT					0
#define OMAP5_BGAP_DTEMP_MM_MASK				(0x3ff << 0)

/* TEMP_SENSOR_CORE */
#define OMAP5_BGAP_TMPSOFF_CORE_SHIFT					11
#define OMAP5_BGAP_TMPSOFF_CORE_MASK				(1 << 11)
#define OMAP5_BGAP_EOCZ_CORE_SHIFT					10
#define OMAP5_BGAP_EOCZ_CORE_MASK				(1 << 10)
#define OMAP5_BGAP_DTEMP_CORE_SHIFT					0
#define OMAP5_BGAP_DTEMP_CORE_MASK				(0x3ff << 0)

/* STD_FUSE_DFT_MEM_RW_MPU */
#define OMAP5_STD_FUSE_DFT_MEM_RW_MPU_SHIFT				0
#define OMAP5_STD_FUSE_DFT_MEM_RW_MPU_MASK			(0xffff << 0)

/* STD_FUSE_DFT_MEM_RW_MM */
#define OMAP5_STD_FUSE_DFT_MEM_RW_MM_SHIFT				0
#define OMAP5_STD_FUSE_DFT_MEM_RW_MM_MASK			(0xffff << 0)

/* STD_FUSE_DFT_MEM_RW_CORE */
#define OMAP5_STD_FUSE_DFT_MEM_RW_CORE_SHIFT				0
#define OMAP5_STD_FUSE_DFT_MEM_RW_CORE_MASK			(0xffff << 0)

/* MEM_DFT_RW_MPU */
#define OMAP5_MEM_RW_MUX_CTRL_MPU_SHIFT					31
#define OMAP5_MEM_RW_MUX_CTRL_MPU_MASK				(1 << 31)
#define OMAP5_MEM_RW_BRGLNT_MPU_SHIFT					6
#define OMAP5_MEM_RW_BRGLNT_MPU_MASK				(0x3 << 6)
#define OMAP5_MEM_RW_GLGNT_MPU_SHIFT					4
#define OMAP5_MEM_RW_GLGNT_MPU_MASK				(0x3 << 4)
#define OMAP5_MEM_RW_GWG_MPU_SHIFT					0
#define OMAP5_MEM_RW_GWG_MPU_MASK				(0xf << 0)

/* MEM_DFT_RW_MM */
#define OMAP5_MEM_RW_MUX_CTRL_MM_SHIFT					31
#define OMAP5_MEM_RW_MUX_CTRL_MM_MASK				(1 << 31)
#define OMAP5_MEM_RW_BRG_MM_SHIFT					6
#define OMAP5_MEM_RW_BRG_MM_MASK				(0x3 << 6)
#define OMAP5_MEM_RW_GLG_MM_SHIFT					4
#define OMAP5_MEM_RW_GLG_MM_MASK				(0x3 << 4)
#define OMAP5_MEM_RW_GWG_MM_SHIFT					0
#define OMAP5_MEM_RW_GWG_MM_MASK				(0xf << 0)

/* MEM_DFT_RW_CORE */
#define OMAP5_MEM_RW_MUX_CTRL_CORE_SHIFT				31
#define OMAP5_MEM_RW_MUX_CTRL_CORE_MASK				(1 << 31)
#define OMAP5_MEM_RW_BRG_CORE_SHIFT					10
#define OMAP5_MEM_RW_BRG_CORE_MASK				(0x3 << 10)
#define OMAP5_MEM_RW_BZGS_CORE_SHIFT					8
#define OMAP5_MEM_RW_BZGS_CORE_MASK				(0x3 << 8)
#define OMAP5_MEM_RW_GLG_CORE_SHIFT					6
#define OMAP5_MEM_RW_GLG_CORE_MASK				(0x3 << 6)
#define OMAP5_MEM_RW_GLGNT_CORE_SHIFT					4
#define OMAP5_MEM_RW_GLGNT_CORE_MASK				(0x3 << 4)
#define OMAP5_MEM_RW_GWG_CORE_SHIFT					0
#define OMAP5_MEM_RW_GWG_CORE_MASK				(0xf << 0)

/* DUCATI_MMUADDRTRANSLTR */
#define OMAP5_DUCATI_MMUADDRTRANSLTR_SHIFT				0
#define OMAP5_DUCATI_MMUADDRTRANSLTR_MASK			(0xfffff << 0)

/* DUCATI_MMUADDRLOGICTR */
#define OMAP5_DUCATI_MMUADDRLOGICTR_SHIFT				0
#define OMAP5_DUCATI_MMUADDRLOGICTR_MASK			(0xfffff << 0)

/* HWOBS_CONTROL */
#define OMAP5_HWOBS_CLKDIV_SEL_2_SHIFT					14
#define OMAP5_HWOBS_CLKDIV_SEL_2_MASK				(0x1f << 14)
#define OMAP5_HWOBS_CLKDIV_SEL_1_SHIFT					9
#define OMAP5_HWOBS_CLKDIV_SEL_1_MASK				(0x1f << 9)
#define OMAP5_HWOBS_CLKOBS_GATE_ENABLE_SHIFT				8
#define OMAP5_HWOBS_CLKOBS_GATE_ENABLE_MASK			(1 << 8)
#define OMAP5_HWOBS_CLKDIV_SEL_SHIFT					3
#define OMAP5_HWOBS_CLKDIV_SEL_MASK				(0x1f << 3)
#define OMAP5_HWOBS_ALL_ZERO_MODE_SHIFT					2
#define OMAP5_HWOBS_ALL_ZERO_MODE_MASK				(1 << 2)
#define OMAP5_HWOBS_ALL_ONE_MODE_SHIFT					1
#define OMAP5_HWOBS_ALL_ONE_MODE_MASK				(1 << 1)
#define OMAP5_HWOBS_MACRO_ENABLE_SHIFT					0
#define OMAP5_HWOBS_MACRO_ENABLE_MASK				(1 << 0)

/* PCS1 */
#define OMAP5_USB_TEST_TXDATA_SHIFT					22
#define OMAP5_USB_TEST_TXDATA_MASK				(0x3ff << 22)
#define OMAP5_USB_ERR_USB_BIT_EN_SHIFT					12
#define OMAP5_USB_ERR_USB_BIT_EN_MASK				(0x3ff << 12)
#define OMAP5_USB_CFG_HOLDOFF_SHIFT					4
#define OMAP5_USB_CFG_HOLDOFF_MASK				(0xff << 4)
#define OMAP5_USB_DET_DELAY_SHIFT					0
#define OMAP5_USB_DET_DELAY_MASK				(0xf << 0)

/* PCS2 */
#define OMAP5_USB_CFG_SYNC_SHIFT					27
#define OMAP5_USB_CFG_SYNC_MASK					(0x1f << 27)
#define OMAP5_USB_CFG_EQ_FUNC_SHIFT					23
#define OMAP5_USB_CFG_EQ_FUNC_MASK				(0xf << 23)
#define OMAP5_USB_CFG_EQ_HOLD_SHIFT					19
#define OMAP5_USB_CFG_EQ_HOLD_MASK				(0xf << 19)
#define OMAP5_USB_CFG_EQ_INIT_SHIFT					15
#define OMAP5_USB_CFG_EQ_INIT_MASK				(0xf << 15)
#define OMAP5_USB_TEST_OSEL_SHIFT					12
#define OMAP5_USB_TEST_OSEL_MASK				(0x7 << 12)
#define OMAP5_USB_RC_DELAY_SHIFT					10
#define OMAP5_USB_RC_DELAY_MASK					(0x3 << 10)
#define OMAP5_USB_TEST_LSEL_SHIFT					9
#define OMAP5_USB_TEST_LSEL_MASK				(1 << 9)
#define OMAP5_USB_ERR_USB_MODE_SHIFT					6
#define OMAP5_USB_ERR_USB_MODE_MASK				(0x3 << 6)
#define OMAP5_USB_L1_SLEEP_SHIFT					5
#define OMAP5_USB_L1_SLEEP_MASK					(1 << 5)
#define OMAP5_USB_TEST_MODE_SHIFT					4
#define OMAP5_USB_TEST_MODE_MASK				(1 << 4)
#define OMAP5_USB_ERR_USB_LN_EN_SHIFT					3
#define OMAP5_USB_ERR_USB_LN_EN_MASK				(1 << 3)
#define OMAP5_USB_SHORT_TIMES_SHIFT					0
#define OMAP5_USB_SHORT_TIMES_MASK				(1 << 0)

/* PCS_REVISION */
#define OMAP5_USB_REVISION_SHIFT					29
#define OMAP5_USB_REVISION_MASK					(0x7 << 29)

/* PHY_POWER_USB */
#define OMAP5_USB_PWRCTL_CLK_FREQ_SHIFT					22
#define OMAP5_USB_PWRCTL_CLK_FREQ_MASK				(0x3ff << 22)
#define OMAP5_USB_PWRCTL_CLK_CMD_SHIFT					14
#define OMAP5_USB_PWRCTL_CLK_CMD_MASK				(0xff << 14)

/* PHY_POWER_SATA */
#define OMAP5_SATA_PWRCTL_CLK_FREQ_SHIFT				22
#define OMAP5_SATA_PWRCTL_CLK_FREQ_MASK				(0x3ff << 22)
#define OMAP5_SATA_PWRCTL_CLK_CMD_SHIFT					14
#define OMAP5_SATA_PWRCTL_CLK_CMD_MASK				(0xff << 14)

/* SLIMBUS_KEEPER */
#define OMAP5_ABESLIMBUS1_DATA_KEEPER_ENABLE_SHIFT			1
#define OMAP5_ABESLIMBUS1_DATA_KEEPER_ENABLE_MASK		(1 << 1)

/* PHY_SEL */
#define OMAP5_CONTROL_LLI_B_EN_SHIFT					30
#define OMAP5_CONTROL_LLI_B_EN_MASK				(1 << 30)

/* BANDGAP_MASK */
#define OMAP5_SIDLEMODE_SHIFT						30
#define OMAP5_SIDLEMODE_MASK					(0x3 << 30)
#define OMAP5_COUNTER_DELAY_SHIFT					27
#define OMAP5_COUNTER_DELAY_MASK				(0x7 << 27)
#define OMAP5_FREEZE_CORE_SHIFT						23
#define OMAP5_FREEZE_CORE_MASK					(1 << 23)
#define OMAP5_FREEZE_MM_SHIFT						22
#define OMAP5_FREEZE_MM_MASK					(1 << 22)
#define OMAP5_FREEZE_MPU_SHIFT						21
#define OMAP5_FREEZE_MPU_MASK					(1 << 21)
#define OMAP5_CLEAR_CORE_SHIFT						20
#define OMAP5_CLEAR_CORE_MASK					(1 << 20)
#define OMAP5_CLEAR_MM_SHIFT						19
#define OMAP5_CLEAR_MM_MASK					(1 << 19)
#define OMAP5_CLEAR_MPU_SHIFT						18
#define OMAP5_CLEAR_MPU_MASK					(1 << 18)
#define OMAP5_CLEAR_ACCUM_CORE_SHIFT					17
#define OMAP5_CLEAR_ACCUM_CORE_MASK				(1 << 17)
#define OMAP5_CLEAR_ACCUM_MM_SHIFT					16
#define OMAP5_CLEAR_ACCUM_MM_MASK				(1 << 16)
#define OMAP5_CLEAR_ACCUM_MPU_SHIFT					15
#define OMAP5_CLEAR_ACCUM_MPU_MASK				(1 << 15)
#define OMAP5_MASK_HOT_CORE_SHIFT					5
#define OMAP5_MASK_HOT_CORE_MASK				(1 << 5)
#define OMAP5_MASK_COLD_CORE_SHIFT					4
#define OMAP5_MASK_COLD_CORE_MASK				(1 << 4)
#define OMAP5_MASK_HOT_MM_SHIFT						3
#define OMAP5_MASK_HOT_MM_MASK					(1 << 3)
#define OMAP5_MASK_COLD_MM_SHIFT					2
#define OMAP5_MASK_COLD_MM_MASK					(1 << 2)
#define OMAP5_MASK_HOT_MPU_SHIFT					1
#define OMAP5_MASK_HOT_MPU_MASK					(1 << 1)
#define OMAP5_MASK_COLD_MPU_SHIFT					0
#define OMAP5_MASK_COLD_MPU_MASK				(1 << 0)

/* BANDGAP_THRESHOLD_MPU */
#define OMAP5_THOLD_HOT_MPU_SHIFT					16
#define OMAP5_THOLD_HOT_MPU_MASK				(0x3ff << 16)
#define OMAP5_THOLD_COLD_MPU_SHIFT					0
#define OMAP5_THOLD_COLD_MPU_MASK				(0x3ff << 0)

/* BANDGAP_THRESHOLD_MM */
#define OMAP5_THOLD_HOT_MM_SHIFT					16
#define OMAP5_THOLD_HOT_MM_MASK					(0x3ff << 16)
#define OMAP5_THOLD_COLD_MM_SHIFT					0
#define OMAP5_THOLD_COLD_MM_MASK				(0x3ff << 0)

/* BANDGAP_THRESHOLD_CORE */
#define OMAP5_THOLD_HOT_CORE_SHIFT					16
#define OMAP5_THOLD_HOT_CORE_MASK				(0x3ff << 16)
#define OMAP5_THOLD_COLD_CORE_SHIFT					0
#define OMAP5_THOLD_COLD_CORE_MASK				(0x3ff << 0)

/* BANDGAP_TSHUT_MPU */
#define OMAP5_TSHUT_MUXCTRL_MPU_SHIFT					31
#define OMAP5_TSHUT_MUXCTRL_MPU_MASK				(1 << 31)
#define OMAP5_TSHUT_HOT_MPU_SHIFT					16
#define OMAP5_TSHUT_HOT_MPU_MASK				(0x3ff << 16)
#define OMAP5_TSHUT_COLD_MPU_SHIFT					0
#define OMAP5_TSHUT_COLD_MPU_MASK				(0x3ff << 0)

/* BANDGAP_TSHUT_MM */
#define OMAP5_TSHUT_MUXCTRL_MM_SHIFT					31
#define OMAP5_TSHUT_MUXCTRL_MM_MASK				(1 << 31)
#define OMAP5_TSHUT_HOT_MM_SHIFT					16
#define OMAP5_TSHUT_HOT_MM_MASK					(0x3ff << 16)
#define OMAP5_TSHUT_COLD_MM_SHIFT					0
#define OMAP5_TSHUT_COLD_MM_MASK				(0x3ff << 0)

/* BANDGAP_TSHUT_CORE */
#define OMAP5_TSHUT_MUXCTRL_CORE_SHIFT					31
#define OMAP5_TSHUT_MUXCTRL_CORE_MASK				(1 << 31)
#define OMAP5_TSHUT_HOT_CORE_SHIFT					16
#define OMAP5_TSHUT_HOT_CORE_MASK				(0x3ff << 16)
#define OMAP5_TSHUT_COLD_CORE_SHIFT					0
#define OMAP5_TSHUT_COLD_CORE_MASK				(0x3ff << 0)

/* BANDGAP_CUMUL_DTEMP_MPU */
#define OMAP5_CUMUL_DTEMP_MPU_SHIFT					0
#define OMAP5_CUMUL_DTEMP_MPU_MASK				(0xffffffff << 0)

/* BANDGAP_CUMUL_DTEMP_MM */
#define OMAP5_CUMUL_DTEMP_MM_SHIFT					0
#define OMAP5_CUMUL_DTEMP_MM_MASK				(0xffffffff << 0)

/* BANDGAP_CUMUL_DTEMP_CORE */
#define OMAP5_CUMUL_DTEMP_CORE_SHIFT					0
#define OMAP5_CUMUL_DTEMP_CORE_MASK				(0xffffffff << 0)

/* BANDGAP_STATUS */
#define OMAP5_ALERT_SHIFT						31
#define OMAP5_ALERT_MASK					(1 << 31)
#define OMAP5_HOT_CORE_SHIFT						5
#define OMAP5_HOT_CORE_MASK					(1 << 5)
#define OMAP5_COLD_CORE_SHIFT						4
#define OMAP5_COLD_CORE_MASK					(1 << 4)
#define OMAP5_HOT_MM_SHIFT						3
#define OMAP5_HOT_MM_MASK					(1 << 3)
#define OMAP5_COLD_MM_SHIFT						2
#define OMAP5_COLD_MM_MASK					(1 << 2)
#define OMAP5_HOT_MPU_SHIFT						1
#define OMAP5_HOT_MPU_MASK					(1 << 1)
#define OMAP5_COLD_MPU_SHIFT						0
#define OMAP5_COLD_MPU_MASK					(1 << 0)

/* SATA_EXT_MODE */
#define OMAP5_SATA_EXTENDED_MODE_SHIFT					0
#define OMAP5_SATA_EXTENDED_MODE_MASK				(1 << 0)

/* CEK2_0 */
#define OMAP5_CUST_FUSE_CEK2_0_SHIFT					0
#define OMAP5_CUST_FUSE_CEK2_0_MASK				(0xffffffff << 0)

/* CEK2_1 */
#define OMAP5_CUST_FUSE_CEK2_1_SHIFT					0
#define OMAP5_CUST_FUSE_CEK2_1_MASK				(0xffffffff << 0)

/* CEK2_2 */
#define OMAP5_CUST_FUSE_CEK2_2_SHIFT					0
#define OMAP5_CUST_FUSE_CEK2_2_MASK				(0xffffffff << 0)

/* CEK2_3 */
#define OMAP5_CUST_FUSE_CEK2_3_SHIFT					0
#define OMAP5_CUST_FUSE_CEK2_3_MASK				(0xffffffff << 0)

/* DTEMP_MPU_0 */
#define OMAP5_DTEMP_TAG_MPU_0_SHIFT					10
#define OMAP5_DTEMP_TAG_MPU_0_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MPU_0_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MPU_0_MASK			(0x3ff << 0)

/* DTEMP_MPU_1 */
#define OMAP5_DTEMP_TAG_MPU_1_SHIFT					10
#define OMAP5_DTEMP_TAG_MPU_1_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MPU_1_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MPU_1_MASK			(0x3ff << 0)

/* DTEMP_MPU_2 */
#define OMAP5_DTEMP_TAG_MPU_2_SHIFT					10
#define OMAP5_DTEMP_TAG_MPU_2_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MPU_2_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MPU_2_MASK			(0x3ff << 0)

/* DTEMP_MPU_3 */
#define OMAP5_DTEMP_TAG_MPU_3_SHIFT					10
#define OMAP5_DTEMP_TAG_MPU_3_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MPU_3_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MPU_3_MASK			(0x3ff << 0)

/* DTEMP_MPU_4 */
#define OMAP5_DTEMP_TAG_MPU_4_SHIFT					10
#define OMAP5_DTEMP_TAG_MPU_4_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MPU_4_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MPU_4_MASK			(0x3ff << 0)

/* DTEMP_MM_0 */
#define OMAP5_DTEMP_TAG_MM_0_SHIFT					10
#define OMAP5_DTEMP_TAG_MM_0_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MM_0_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MM_0_MASK			(0x3ff << 0)

/* DTEMP_MM_1 */
#define OMAP5_DTEMP_TAG_MM_1_SHIFT					10
#define OMAP5_DTEMP_TAG_MM_1_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MM_1_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MM_1_MASK			(0x3ff << 0)

/* DTEMP_MM_2 */
#define OMAP5_DTEMP_TAG_MM_2_SHIFT					10
#define OMAP5_DTEMP_TAG_MM_2_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MM_2_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MM_2_MASK			(0x3ff << 0)

/* DTEMP_MM_3 */
#define OMAP5_DTEMP_TAG_MM_3_SHIFT					10
#define OMAP5_DTEMP_TAG_MM_3_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MM_3_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MM_3_MASK			(0x3ff << 0)

/* DTEMP_MM_4 */
#define OMAP5_DTEMP_TAG_MM_4_SHIFT					10
#define OMAP5_DTEMP_TAG_MM_4_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_MM_4_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_MM_4_MASK			(0x3ff << 0)

/* DTEMP_CORE_0 */
#define OMAP5_DTEMP_TAG_CORE_0_SHIFT					10
#define OMAP5_DTEMP_TAG_CORE_0_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_CORE_0_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_CORE_0_MASK			(0x3ff << 0)

/* DTEMP_CORE_1 */
#define OMAP5_DTEMP_TAG_CORE_1_SHIFT					10
#define OMAP5_DTEMP_TAG_CORE_1_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_CORE_1_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_CORE_1_MASK			(0x3ff << 0)

/* DTEMP_CORE_2 */
#define OMAP5_DTEMP_TAG_CORE_2_SHIFT					10
#define OMAP5_DTEMP_TAG_CORE_2_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_CORE_2_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_CORE_2_MASK			(0x3ff << 0)

/* DTEMP_CORE_3 */
#define OMAP5_DTEMP_TAG_CORE_3_SHIFT					10
#define OMAP5_DTEMP_TAG_CORE_3_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_CORE_3_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_CORE_3_MASK			(0x3ff << 0)

/* DTEMP_CORE_4 */
#define OMAP5_DTEMP_TAG_CORE_4_SHIFT					10
#define OMAP5_DTEMP_TAG_CORE_4_MASK				(0x3fffff << 10)
#define OMAP5_DTEMP_TEMPERATURE_CORE_4_SHIFT				0
#define OMAP5_DTEMP_TEMPERATURE_CORE_4_MASK			(0x3ff << 0)

/* OCPREG_SPARE */
#define OMAP5_OCPREG_SPARE_SHIFT					0
#define OMAP5_OCPREG_SPARE_MASK					(0xffffffff << 0)

/* DEBOBS_FINAL_MUX_SEL */
#define OMAP5_SELECT_SHIFT						0
#define OMAP5_SELECT_MASK					(0xffffffff << 0)

/* DEBOBS_OCPWP_SYS_EVENT_SEL */
#define OMAP5_SELECT_DEBOBS_OCPWP_SYS_EVENT_SEL_SHIFT			0
#define OMAP5_SELECT_DEBOBS_OCPWP_SYS_EVENT_SEL_MASK		(0xffff << 0)

/* DEBOBS_MMR_MPU */
#define OMAP5_SELECT_DEBOBS_MMR_MPU_SHIFT				0
#define OMAP5_SELECT_DEBOBS_MMR_MPU_MASK			(0xf << 0)

/* CONF_MDMA_REQ_SEL0 */
#define OMAP5_MULT_SHIFT						0
#define OMAP5_MULT_MASK						(0x1f << 0)

/* CONF_SDMA_REQ_SEL0 */
#define OMAP5_MULT_CONF_SDMA_REQ_SEL0_SHIFT				0
#define OMAP5_MULT_CONF_SDMA_REQ_SEL0_MASK			(0x7f << 0)

/* CONF_SDMA_REQ_SEL1 */
#define OMAP5_MULT_CONF_SDMA_REQ_SEL1_SHIFT				0
#define OMAP5_MULT_CONF_SDMA_REQ_SEL1_MASK			(0x7f << 0)

/* CONF_SDMA_REQ_SEL2 */
#define OMAP5_MULT_CONF_SDMA_REQ_SEL2_SHIFT				0
#define OMAP5_MULT_CONF_SDMA_REQ_SEL2_MASK			(0x7f << 0)

/* CONF_SDMA_REQ_SEL3 */
#define OMAP5_MULT_CONF_SDMA_REQ_SEL3_SHIFT				0
#define OMAP5_MULT_CONF_SDMA_REQ_SEL3_MASK			(0x7f << 0)

/* CONF_CLK_SEL0 */
#define OMAP5_MULT_CONF_CLK_SEL0_SHIFT					0
#define OMAP5_MULT_CONF_CLK_SEL0_MASK				(0xf << 0)

/* CONF_CLK_SEL1 */
#define OMAP5_MULT_CONF_CLK_SEL1_SHIFT					0
#define OMAP5_MULT_CONF_CLK_SEL1_MASK				(0xf << 0)

/* CONF_CLK_SEL2 */
#define OMAP5_MULT_CONF_CLK_SEL2_SHIFT					0
#define OMAP5_MULT_CONF_CLK_SEL2_MASK				(0xf << 0)

/* CONF_DPLL_FREQLOCK_SEL */
#define OMAP5_MULT_CONF_DPLL_FREQLOCK_SEL_SHIFT				0
#define OMAP5_MULT_CONF_DPLL_FREQLOCK_SEL_MASK			(0xf << 0)

/* CONF_DPLL_TINITZ_SEL */
#define OMAP5_MULT_CONF_DPLL_TINITZ_SEL_SHIFT				0
#define OMAP5_MULT_CONF_DPLL_TINITZ_SEL_MASK			(0xf << 0)

/* CONF_DPLL_PHASELOCK_SEL */
#define OMAP5_MULT_CONF_DPLL_PHASELOCK_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLL_PHASELOCK_SEL_MASK			(0xf << 0)

/* CONF_DPLL_TENABLE_SEL */
#define OMAP5_MULT_CONF_DPLL_TENABLE_SEL_SHIFT				0
#define OMAP5_MULT_CONF_DPLL_TENABLE_SEL_MASK			(0xf << 0)

/* CONF_DPLL_TENABLEDIV_SEL */
#define OMAP5_MULT_CONF_DPLL_TENABLEDIV_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLL_TENABLEDIV_SEL_MASK		(0xf << 0)

/* CONF_DPLL_BYPASSACK_SEL */
#define OMAP5_MULT_CONF_DPLL_BYPASSACK_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLL_BYPASSACK_SEL_MASK			(0xf << 0)

/* CONF_DPLL_IDLE_SEL */
#define OMAP5_MULT_CONF_DPLL_IDLE_SEL_SHIFT				0
#define OMAP5_MULT_CONF_DPLL_IDLE_SEL_MASK			(0xf << 0)

/* CONF_DPLLCTRL_PLLLOCK_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_PLLLOCK_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_PLLLOCK_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_PLLRECAL_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_PLLRECAL_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_PLLRECAL_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_STOPCLOCK_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_STOPCLOCK_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_STOPCLOCK_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_STOPCLOCKACKZ_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_STOPCLOCKACKZ_SEL_SHIFT		0
#define OMAP5_MULT_CONF_DPLLCTRL_STOPCLOCKACKZ_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_DISPCUPDATESYNC_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_DISPCUPDATESYNC_SEL_SHIFT		0
#define OMAP5_MULT_CONF_DPLLCTRL_DISPCUPDATESYNC_SEL_MASK	(0x7 << 0)

/* CONF_DPLLCTRL_SCPENPLLCTRL_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPENPLLCTRL_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPENPLLCTRL_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPCMD1_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPCMD1_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPCMD1_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPCMD0_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPCMD0_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPCMD0_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPADDR3_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPADDR3_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPADDR3_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPADDR2_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPADDR2_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPADDR2_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPADDR1_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPADDR1_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPADDR1_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPADDR0_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPADDR0_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPADDR0_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPOUT_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPOUT_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPOUT_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPINPLLCTRL_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPINPLLCTRL_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPINPLLCTRL_SEL_MASK		(0x7 << 0)

/* CONF_DPLLCTRL_SCPBUSY_SEL */
#define OMAP5_MULT_CONF_DPLLCTRL_SCPBUSY_SEL_SHIFT			0
#define OMAP5_MULT_CONF_DPLLCTRL_SCPBUSY_SEL_MASK		(0x7 << 0)

/* CONF_MMCX_ADPIDLE_SEL */
#define OMAP5_MULT_CONF_MMCX_ADPIDLE_SEL_SHIFT				0
#define OMAP5_MULT_CONF_MMCX_ADPIDLE_SEL_MASK			(0x7 << 0)

/* CONF_MMCX_ADPDAT1PADEN_SEL */
#define OMAP5_MULT_CONF_MMCX_ADPDAT1PADEN_SEL_SHIFT			0
#define OMAP5_MULT_CONF_MMCX_ADPDAT1PADEN_SEL_MASK		(0x7 << 0)

/* CONF_MMCX_OCPL4IDLEREQ_SEL */
#define OMAP5_MULT_CONF_MMCX_OCPL4IDLEREQ_SEL_SHIFT			0
#define OMAP5_MULT_CONF_MMCX_OCPL4IDLEREQ_SEL_MASK		(0x7 << 0)

/* CONF_MMCX_OCPL3MWAIT_SEL */
#define OMAP5_MULT_CONF_MMCX_OCPL3MWAIT_SEL_SHIFT			0
#define OMAP5_MULT_CONF_MMCX_OCPL3MWAIT_SEL_MASK		(0x7 << 0)

/* CONF_MMCX_PIRFFRET_SEL */
#define OMAP5_MULT_CONF_MMCX_PIRFFRET_SEL_SHIFT				0
#define OMAP5_MULT_CONF_MMCX_PIRFFRET_SEL_MASK			(0x7 << 0)

/* CONF_MMCX_OCPL4SIDLEACKO1_SEL */
#define OMAP5_MULT_CONF_MMCX_OCPL4SIDLEACKO1_SEL_SHIFT			0
#define OMAP5_MULT_CONF_MMCX_OCPL4SIDLEACKO1_SEL_MASK		(0x7 << 0)

/* CONF_MMCX_OCPL4SIDLEACKO0_SEL */
#define OMAP5_MULT_CONF_MMCX_OCPL4SIDLEACKO0_SEL_SHIFT			0
#define OMAP5_MULT_CONF_MMCX_OCPL4SIDLEACKO0_SEL_MASK		(0x7 << 0)

/* CONF_MMCX_OCPL3MSTANDBYO_SEL */
#define OMAP5_MULT_CONF_MMCX_OCPL3MSTANDBYO_SEL_SHIFT			0
#define OMAP5_MULT_CONF_MMCX_OCPL3MSTANDBYO_SEL_MASK		(0x7 << 0)

/* CONF_MMCX_SWAKEUP_SEL */
#define OMAP5_MULT_CONF_MMCX_SWAKEUP_SEL_SHIFT				0
#define OMAP5_MULT_CONF_MMCX_SWAKEUP_SEL_MASK			(0x7 << 0)

/* CONF_DEBUG_SEL_TST_0 */
#define OMAP5_CORE_MODE_SHIFT						0
#define OMAP5_CORE_MODE_MASK						(0x1f << 0)

/* CONF_DEBUG_SEL_TST_32 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_32_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_32_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_33 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_33_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_33_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_34 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_34_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_34_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_35 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_35_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_35_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_36 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_36_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_36_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_37 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_37_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_37_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_38 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_38_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_38_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_39 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_39_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_39_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_40 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_40_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_40_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_41 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_41_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_41_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_42 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_42_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_42_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_43 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_43_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_43_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_44 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_44_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_44_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_45 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_45_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_45_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_46 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_46_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_46_MASK			(0x3 << 0)

/* CONF_DEBUG_SEL_TST_47 */
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_47_SHIFT				0
#define OMAP5_MODE_CONF_DEBUG_SEL_TST_47_MASK			(0x3 << 0)

/* CONF_XBAR_SEL_0 */
#define OMAP5_CONF_XBAR_SEL_3_SHIFT					24
#define OMAP5_CONF_XBAR_SEL_3_MASK				(0x1f << 24)
#define OMAP5_CONF_XBAR_SEL_2_SHIFT					16
#define OMAP5_CONF_XBAR_SEL_2_MASK				(0x1f << 16)
#define OMAP5_CONF_XBAR_SEL_1_SHIFT					8
#define OMAP5_CONF_XBAR_SEL_1_MASK				(0x1f << 8)
#define OMAP5_CONF_XBAR_SEL_0_SHIFT					0
#define OMAP5_CONF_XBAR_SEL_0_MASK				(0x1f << 0)

/* CONF_XBAR_SEL_4 */
#define OMAP5_CONF_XBAR_SEL_7_SHIFT					24
#define OMAP5_CONF_XBAR_SEL_7_MASK				(0x1f << 24)
#define OMAP5_CONF_XBAR_SEL_6_SHIFT					16
#define OMAP5_CONF_XBAR_SEL_6_MASK				(0x1f << 16)
#define OMAP5_CONF_XBAR_SEL_5_SHIFT					8
#define OMAP5_CONF_XBAR_SEL_5_MASK				(0x1f << 8)
#define OMAP5_CONF_XBAR_SEL_4_SHIFT					0
#define OMAP5_CONF_XBAR_SEL_4_MASK				(0x1f << 0)

/* CONF_XBAR_SEL_8 */
#define OMAP5_CONF_XBAR_SEL_11_SHIFT					24
#define OMAP5_CONF_XBAR_SEL_11_MASK				(0x1f << 24)
#define OMAP5_CONF_XBAR_SEL_10_SHIFT					16
#define OMAP5_CONF_XBAR_SEL_10_MASK				(0x1f << 16)
#define OMAP5_CONF_XBAR_SEL_9_SHIFT					8
#define OMAP5_CONF_XBAR_SEL_9_MASK				(0x1f << 8)
#define OMAP5_CONF_XBAR_SEL_8_SHIFT					0
#define OMAP5_CONF_XBAR_SEL_8_MASK				(0x1f << 0)

/* CONF_XBAR_SEL_12 */
#define OMAP5_CONF_XBAR_SEL_15_SHIFT					24
#define OMAP5_CONF_XBAR_SEL_15_MASK				(0x1f << 24)
#define OMAP5_CONF_XBAR_SEL_14_SHIFT					16
#define OMAP5_CONF_XBAR_SEL_14_MASK				(0x1f << 16)
#define OMAP5_CONF_XBAR_SEL_13_SHIFT					8
#define OMAP5_CONF_XBAR_SEL_13_MASK				(0x1f << 8)
#define OMAP5_CONF_XBAR_SEL_12_SHIFT					0
#define OMAP5_CONF_XBAR_SEL_12_MASK				(0x1f << 0)

/* CONF_XBAR_SEL_16 */
#define OMAP5_CONF_XBAR_SEL_19_SHIFT					24
#define OMAP5_CONF_XBAR_SEL_19_MASK				(0x1f << 24)
#define OMAP5_CONF_XBAR_SEL_18_SHIFT					16
#define OMAP5_CONF_XBAR_SEL_18_MASK				(0x1f << 16)
#define OMAP5_CONF_XBAR_SEL_17_SHIFT					8
#define OMAP5_CONF_XBAR_SEL_17_MASK				(0x1f << 8)
#define OMAP5_CONF_XBAR_SEL_16_SHIFT					0
#define OMAP5_CONF_XBAR_SEL_16_MASK				(0x1f << 0)

/* CONF_XBAR_SEL_20 */
#define OMAP5_CONF_XBAR_SEL_23_SHIFT					24
#define OMAP5_CONF_XBAR_SEL_23_MASK				(0x1f << 24)
#define OMAP5_CONF_XBAR_SEL_22_SHIFT					16
#define OMAP5_CONF_XBAR_SEL_22_MASK				(0x1f << 16)
#define OMAP5_CONF_XBAR_SEL_21_SHIFT					8
#define OMAP5_CONF_XBAR_SEL_21_MASK				(0x1f << 8)
#define OMAP5_CONF_XBAR_SEL_20_SHIFT					0
#define OMAP5_CONF_XBAR_SEL_20_MASK				(0x1f << 0)

/* CONF_XBAR_SEL_24 */
#define OMAP5_CONF_XBAR_SEL_27_SHIFT					24
#define OMAP5_CONF_XBAR_SEL_27_MASK				(0x1f << 24)
#define OMAP5_CONF_XBAR_SEL_26_SHIFT					16
#define OMAP5_CONF_XBAR_SEL_26_MASK				(0x1f << 16)
#define OMAP5_CONF_XBAR_SEL_25_SHIFT					8
#define OMAP5_CONF_XBAR_SEL_25_MASK				(0x1f << 8)
#define OMAP5_CONF_XBAR_SEL_24_SHIFT					0
#define OMAP5_CONF_XBAR_SEL_24_MASK				(0x1f << 0)

/* CONF_XBAR_SEL_28 */
#define OMAP5_CONF_XBAR_SEL_31_SHIFT					24
#define OMAP5_CONF_XBAR_SEL_31_MASK				(0x1f << 24)
#define OMAP5_CONF_XBAR_SEL_30_SHIFT					16
#define OMAP5_CONF_XBAR_SEL_30_MASK				(0x1f << 16)
#define OMAP5_CONF_XBAR_SEL_29_SHIFT					8
#define OMAP5_CONF_XBAR_SEL_29_MASK				(0x1f << 8)
#define OMAP5_CONF_XBAR_SEL_28_SHIFT					0
#define OMAP5_CONF_XBAR_SEL_28_MASK				(0x1f << 0)

/* CONF_XBAR_BYPASS */
#define OMAP5_SELECT_CONF_XBAR_BYPASS_SHIFT				0
#define OMAP5_SELECT_CONF_XBAR_BYPASS_MASK			(1 << 0)

#endif
