Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_core_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: d:/soc/wave_gen/nios_core/synthesis/submodules/nios_core_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at audio_if.v(91): always construct contains both blocking and non-blocking assignments File: d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v Line: 91
Warning (10268): Verilog HDL information at audio_if.v(107): always construct contains both blocking and non-blocking assignments File: d:/soc/wave_gen/nios_core/synthesis/submodules/audio_if.v Line: 107
Warning (10273): Verilog HDL warning at wave_gen.v(449): extended using "x" or "z" File: d:/soc/wave_gen/wave_gen.v Line: 449
Warning (10273): Verilog HDL warning at wave_gen.v(450): extended using "x" or "z" File: d:/soc/wave_gen/wave_gen.v Line: 450
