module mux_2_1 (out, in1, in2, sel);
	input [31:0] in1, in2;
	input sel;
	output [31:0] out;

	assign out = sel == 0 ? in1 : sel == 1 ? in2 : 32'dx;

endmodule
