# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Labo_Week_2_Oef_1.srcs/sources_1/new/Clock_Divider.vhd" \

# Do not sort compile order
nosort
