#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* H1 */
#define H1__0__DM__MASK 0xE00000u
#define H1__0__DM__SHIFT 21
#define H1__0__DR CYREG_PRT3_DR
#define H1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define H1__0__HSIOM_MASK 0xF0000000u
#define H1__0__HSIOM_SHIFT 28u
#define H1__0__INTCFG CYREG_PRT3_INTCFG
#define H1__0__INTSTAT CYREG_PRT3_INTSTAT
#define H1__0__MASK 0x80u
#define H1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define H1__0__OUT_SEL_SHIFT 14u
#define H1__0__OUT_SEL_VAL 2u
#define H1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define H1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define H1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define H1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define H1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define H1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define H1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define H1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define H1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define H1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define H1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define H1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define H1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define H1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define H1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define H1__0__PC CYREG_PRT3_PC
#define H1__0__PC2 CYREG_PRT3_PC2
#define H1__0__PORT 3u
#define H1__0__PS CYREG_PRT3_PS
#define H1__0__SHIFT 7
#define H1__DR CYREG_PRT3_DR
#define H1__INTCFG CYREG_PRT3_INTCFG
#define H1__INTSTAT CYREG_PRT3_INTSTAT
#define H1__MASK 0x80u
#define H1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define H1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define H1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define H1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define H1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define H1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define H1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define H1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define H1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define H1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define H1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define H1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define H1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define H1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define H1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define H1__PC CYREG_PRT3_PC
#define H1__PC2 CYREG_PRT3_PC2
#define H1__PORT 3u
#define H1__PS CYREG_PRT3_PS
#define H1__SHIFT 7

/* H2 */
#define H2__0__DM__MASK 0x38000u
#define H2__0__DM__SHIFT 15
#define H2__0__DR CYREG_PRT3_DR
#define H2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define H2__0__HSIOM_MASK 0x00F00000u
#define H2__0__HSIOM_SHIFT 20u
#define H2__0__INTCFG CYREG_PRT3_INTCFG
#define H2__0__INTSTAT CYREG_PRT3_INTSTAT
#define H2__0__MASK 0x20u
#define H2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define H2__0__OUT_SEL_SHIFT 10u
#define H2__0__OUT_SEL_VAL 3u
#define H2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define H2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define H2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define H2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define H2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define H2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define H2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define H2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define H2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define H2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define H2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define H2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define H2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define H2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define H2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define H2__0__PC CYREG_PRT3_PC
#define H2__0__PC2 CYREG_PRT3_PC2
#define H2__0__PORT 3u
#define H2__0__PS CYREG_PRT3_PS
#define H2__0__SHIFT 5
#define H2__DR CYREG_PRT3_DR
#define H2__INTCFG CYREG_PRT3_INTCFG
#define H2__INTSTAT CYREG_PRT3_INTSTAT
#define H2__MASK 0x20u
#define H2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define H2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define H2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define H2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define H2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define H2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define H2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define H2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define H2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define H2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define H2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define H2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define H2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define H2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define H2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define H2__PC CYREG_PRT3_PC
#define H2__PC2 CYREG_PRT3_PC2
#define H2__PORT 3u
#define H2__PS CYREG_PRT3_PS
#define H2__SHIFT 5

/* H3 */
#define H3__0__DM__MASK 0x38u
#define H3__0__DM__SHIFT 3
#define H3__0__DR CYREG_PRT3_DR
#define H3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define H3__0__HSIOM_MASK 0x000000F0u
#define H3__0__HSIOM_SHIFT 4u
#define H3__0__INTCFG CYREG_PRT3_INTCFG
#define H3__0__INTSTAT CYREG_PRT3_INTSTAT
#define H3__0__MASK 0x02u
#define H3__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define H3__0__OUT_SEL_SHIFT 2u
#define H3__0__OUT_SEL_VAL 0u
#define H3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define H3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define H3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define H3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define H3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define H3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define H3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define H3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define H3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define H3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define H3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define H3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define H3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define H3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define H3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define H3__0__PC CYREG_PRT3_PC
#define H3__0__PC2 CYREG_PRT3_PC2
#define H3__0__PORT 3u
#define H3__0__PS CYREG_PRT3_PS
#define H3__0__SHIFT 1
#define H3__DR CYREG_PRT3_DR
#define H3__INTCFG CYREG_PRT3_INTCFG
#define H3__INTSTAT CYREG_PRT3_INTSTAT
#define H3__MASK 0x02u
#define H3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define H3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define H3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define H3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define H3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define H3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define H3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define H3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define H3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define H3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define H3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define H3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define H3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define H3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define H3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define H3__PC CYREG_PRT3_PC
#define H3__PC2 CYREG_PRT3_PC2
#define H3__PORT 3u
#define H3__PS CYREG_PRT3_PS
#define H3__SHIFT 1

/* L1 */
#define L1__0__DM__MASK 0x1C0000u
#define L1__0__DM__SHIFT 18
#define L1__0__DR CYREG_PRT3_DR
#define L1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define L1__0__HSIOM_MASK 0x0F000000u
#define L1__0__HSIOM_SHIFT 24u
#define L1__0__INTCFG CYREG_PRT3_INTCFG
#define L1__0__INTSTAT CYREG_PRT3_INTSTAT
#define L1__0__MASK 0x40u
#define L1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define L1__0__OUT_SEL_SHIFT 12u
#define L1__0__OUT_SEL_VAL 1u
#define L1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define L1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define L1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define L1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define L1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define L1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define L1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define L1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define L1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define L1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define L1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define L1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define L1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define L1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define L1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define L1__0__PC CYREG_PRT3_PC
#define L1__0__PC2 CYREG_PRT3_PC2
#define L1__0__PORT 3u
#define L1__0__PS CYREG_PRT3_PS
#define L1__0__SHIFT 6
#define L1__DR CYREG_PRT3_DR
#define L1__INTCFG CYREG_PRT3_INTCFG
#define L1__INTSTAT CYREG_PRT3_INTSTAT
#define L1__MASK 0x40u
#define L1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define L1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define L1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define L1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define L1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define L1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define L1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define L1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define L1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define L1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define L1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define L1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define L1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define L1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define L1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define L1__PC CYREG_PRT3_PC
#define L1__PC2 CYREG_PRT3_PC2
#define L1__PORT 3u
#define L1__PS CYREG_PRT3_PS
#define L1__SHIFT 6

/* L2 */
#define L2__0__DM__MASK 0x7000u
#define L2__0__DM__SHIFT 12
#define L2__0__DR CYREG_PRT3_DR
#define L2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define L2__0__HSIOM_MASK 0x000F0000u
#define L2__0__HSIOM_SHIFT 16u
#define L2__0__INTCFG CYREG_PRT3_INTCFG
#define L2__0__INTSTAT CYREG_PRT3_INTSTAT
#define L2__0__MASK 0x10u
#define L2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define L2__0__OUT_SEL_SHIFT 8u
#define L2__0__OUT_SEL_VAL 0u
#define L2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define L2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define L2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define L2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define L2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define L2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define L2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define L2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define L2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define L2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define L2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define L2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define L2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define L2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define L2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define L2__0__PC CYREG_PRT3_PC
#define L2__0__PC2 CYREG_PRT3_PC2
#define L2__0__PORT 3u
#define L2__0__PS CYREG_PRT3_PS
#define L2__0__SHIFT 4
#define L2__DR CYREG_PRT3_DR
#define L2__INTCFG CYREG_PRT3_INTCFG
#define L2__INTSTAT CYREG_PRT3_INTSTAT
#define L2__MASK 0x10u
#define L2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define L2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define L2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define L2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define L2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define L2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define L2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define L2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define L2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define L2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define L2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define L2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define L2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define L2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define L2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define L2__PC CYREG_PRT3_PC
#define L2__PC2 CYREG_PRT3_PC2
#define L2__PORT 3u
#define L2__PS CYREG_PRT3_PS
#define L2__SHIFT 4

/* L3 */
#define L3__0__DM__MASK 0x07u
#define L3__0__DM__SHIFT 0
#define L3__0__DR CYREG_PRT3_DR
#define L3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define L3__0__HSIOM_MASK 0x0000000Fu
#define L3__0__HSIOM_SHIFT 0u
#define L3__0__INTCFG CYREG_PRT3_INTCFG
#define L3__0__INTSTAT CYREG_PRT3_INTSTAT
#define L3__0__MASK 0x01u
#define L3__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define L3__0__OUT_SEL_SHIFT 0u
#define L3__0__OUT_SEL_VAL 2u
#define L3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define L3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define L3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define L3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define L3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define L3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define L3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define L3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define L3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define L3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define L3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define L3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define L3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define L3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define L3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define L3__0__PC CYREG_PRT3_PC
#define L3__0__PC2 CYREG_PRT3_PC2
#define L3__0__PORT 3u
#define L3__0__PS CYREG_PRT3_PS
#define L3__0__SHIFT 0
#define L3__DR CYREG_PRT3_DR
#define L3__INTCFG CYREG_PRT3_INTCFG
#define L3__INTSTAT CYREG_PRT3_INTSTAT
#define L3__MASK 0x01u
#define L3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define L3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define L3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define L3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define L3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define L3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define L3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define L3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define L3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define L3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define L3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define L3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define L3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define L3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define L3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define L3__PC CYREG_PRT3_PC
#define L3__PC2 CYREG_PRT3_PC2
#define L3__PORT 3u
#define L3__PS CYREG_PRT3_PS
#define L3__SHIFT 0

/* CS1 */
#define CS1__0__DM__MASK 0x07u
#define CS1__0__DM__SHIFT 0
#define CS1__0__DR CYREG_PRT1_DR
#define CS1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CS1__0__HSIOM_MASK 0x0000000Fu
#define CS1__0__HSIOM_SHIFT 0u
#define CS1__0__INTCFG CYREG_PRT1_INTCFG
#define CS1__0__INTSTAT CYREG_PRT1_INTSTAT
#define CS1__0__MASK 0x01u
#define CS1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define CS1__0__OUT_SEL_SHIFT 0u
#define CS1__0__OUT_SEL_VAL 3u
#define CS1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CS1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CS1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CS1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CS1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CS1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CS1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CS1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CS1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CS1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CS1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CS1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CS1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CS1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CS1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CS1__0__PC CYREG_PRT1_PC
#define CS1__0__PC2 CYREG_PRT1_PC2
#define CS1__0__PORT 1u
#define CS1__0__PS CYREG_PRT1_PS
#define CS1__0__SHIFT 0
#define CS1__DR CYREG_PRT1_DR
#define CS1__INTCFG CYREG_PRT1_INTCFG
#define CS1__INTSTAT CYREG_PRT1_INTSTAT
#define CS1__MASK 0x01u
#define CS1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CS1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CS1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CS1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CS1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CS1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CS1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CS1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CS1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CS1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CS1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CS1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CS1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CS1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CS1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CS1__PC CYREG_PRT1_PC
#define CS1__PC2 CYREG_PRT1_PC2
#define CS1__PORT 1u
#define CS1__PS CYREG_PRT1_PS
#define CS1__SHIFT 0

/* CS2 */
#define CS2__0__DM__MASK 0x38u
#define CS2__0__DM__SHIFT 3
#define CS2__0__DR CYREG_PRT1_DR
#define CS2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CS2__0__HSIOM_MASK 0x000000F0u
#define CS2__0__HSIOM_SHIFT 4u
#define CS2__0__INTCFG CYREG_PRT1_INTCFG
#define CS2__0__INTSTAT CYREG_PRT1_INTSTAT
#define CS2__0__MASK 0x02u
#define CS2__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define CS2__0__OUT_SEL_SHIFT 2u
#define CS2__0__OUT_SEL_VAL 3u
#define CS2__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CS2__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CS2__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CS2__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CS2__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CS2__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CS2__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CS2__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CS2__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CS2__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CS2__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CS2__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CS2__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CS2__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CS2__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CS2__0__PC CYREG_PRT1_PC
#define CS2__0__PC2 CYREG_PRT1_PC2
#define CS2__0__PORT 1u
#define CS2__0__PS CYREG_PRT1_PS
#define CS2__0__SHIFT 1
#define CS2__DR CYREG_PRT1_DR
#define CS2__INTCFG CYREG_PRT1_INTCFG
#define CS2__INTSTAT CYREG_PRT1_INTSTAT
#define CS2__MASK 0x02u
#define CS2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CS2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CS2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CS2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CS2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CS2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CS2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CS2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CS2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CS2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CS2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CS2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CS2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CS2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CS2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CS2__PC CYREG_PRT1_PC
#define CS2__PC2 CYREG_PRT1_PC2
#define CS2__PORT 1u
#define CS2__PS CYREG_PRT1_PS
#define CS2__SHIFT 1

/* CS3 */
#define CS3__0__DM__MASK 0x1C0u
#define CS3__0__DM__SHIFT 6
#define CS3__0__DR CYREG_PRT1_DR
#define CS3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CS3__0__HSIOM_MASK 0x00000F00u
#define CS3__0__HSIOM_SHIFT 8u
#define CS3__0__INTCFG CYREG_PRT1_INTCFG
#define CS3__0__INTSTAT CYREG_PRT1_INTSTAT
#define CS3__0__MASK 0x04u
#define CS3__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define CS3__0__OUT_SEL_SHIFT 4u
#define CS3__0__OUT_SEL_VAL 3u
#define CS3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CS3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CS3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CS3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CS3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CS3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CS3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CS3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CS3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CS3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CS3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CS3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CS3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CS3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CS3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CS3__0__PC CYREG_PRT1_PC
#define CS3__0__PC2 CYREG_PRT1_PC2
#define CS3__0__PORT 1u
#define CS3__0__PS CYREG_PRT1_PS
#define CS3__0__SHIFT 2
#define CS3__DR CYREG_PRT1_DR
#define CS3__INTCFG CYREG_PRT1_INTCFG
#define CS3__INTSTAT CYREG_PRT1_INTSTAT
#define CS3__MASK 0x04u
#define CS3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CS3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CS3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CS3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CS3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CS3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CS3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CS3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CS3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CS3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CS3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CS3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CS3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CS3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CS3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CS3__PC CYREG_PRT1_PC
#define CS3__PC2 CYREG_PRT1_PC2
#define CS3__PORT 1u
#define CS3__PS CYREG_PRT1_PS
#define CS3__SHIFT 2

/* MV1 */
#define MV1__0__DM__MASK 0x38000u
#define MV1__0__DM__SHIFT 15
#define MV1__0__DR CYREG_PRT2_DR
#define MV1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define MV1__0__HSIOM_MASK 0x00F00000u
#define MV1__0__HSIOM_SHIFT 20u
#define MV1__0__INTCFG CYREG_PRT2_INTCFG
#define MV1__0__INTSTAT CYREG_PRT2_INTSTAT
#define MV1__0__MASK 0x20u
#define MV1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MV1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MV1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MV1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MV1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MV1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MV1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MV1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MV1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MV1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MV1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MV1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MV1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MV1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MV1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MV1__0__PC CYREG_PRT2_PC
#define MV1__0__PC2 CYREG_PRT2_PC2
#define MV1__0__PORT 2u
#define MV1__0__PS CYREG_PRT2_PS
#define MV1__0__SHIFT 5
#define MV1__DR CYREG_PRT2_DR
#define MV1__INTCFG CYREG_PRT2_INTCFG
#define MV1__INTSTAT CYREG_PRT2_INTSTAT
#define MV1__MASK 0x20u
#define MV1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MV1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MV1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MV1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MV1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MV1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MV1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MV1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MV1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MV1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MV1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MV1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MV1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MV1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MV1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MV1__PC CYREG_PRT2_PC
#define MV1__PC2 CYREG_PRT2_PC2
#define MV1__PORT 2u
#define MV1__PS CYREG_PRT2_PS
#define MV1__SHIFT 5

/* MV2 */
#define MV2__0__DM__MASK 0x1C0000u
#define MV2__0__DM__SHIFT 18
#define MV2__0__DR CYREG_PRT2_DR
#define MV2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define MV2__0__HSIOM_MASK 0x0F000000u
#define MV2__0__HSIOM_SHIFT 24u
#define MV2__0__INTCFG CYREG_PRT2_INTCFG
#define MV2__0__INTSTAT CYREG_PRT2_INTSTAT
#define MV2__0__MASK 0x40u
#define MV2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MV2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MV2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MV2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MV2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MV2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MV2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MV2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MV2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MV2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MV2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MV2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MV2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MV2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MV2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MV2__0__PC CYREG_PRT2_PC
#define MV2__0__PC2 CYREG_PRT2_PC2
#define MV2__0__PORT 2u
#define MV2__0__PS CYREG_PRT2_PS
#define MV2__0__SHIFT 6
#define MV2__DR CYREG_PRT2_DR
#define MV2__INTCFG CYREG_PRT2_INTCFG
#define MV2__INTSTAT CYREG_PRT2_INTSTAT
#define MV2__MASK 0x40u
#define MV2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MV2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MV2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MV2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MV2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MV2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MV2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MV2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MV2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MV2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MV2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MV2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MV2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MV2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MV2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MV2__PC CYREG_PRT2_PC
#define MV2__PC2 CYREG_PRT2_PC2
#define MV2__PORT 2u
#define MV2__PS CYREG_PRT2_PS
#define MV2__SHIFT 6

/* MV3 */
#define MV3__0__DM__MASK 0xE00000u
#define MV3__0__DM__SHIFT 21
#define MV3__0__DR CYREG_PRT2_DR
#define MV3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define MV3__0__HSIOM_MASK 0xF0000000u
#define MV3__0__HSIOM_SHIFT 28u
#define MV3__0__INTCFG CYREG_PRT2_INTCFG
#define MV3__0__INTSTAT CYREG_PRT2_INTSTAT
#define MV3__0__MASK 0x80u
#define MV3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MV3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MV3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MV3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MV3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MV3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MV3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MV3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MV3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MV3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MV3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MV3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MV3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MV3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MV3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MV3__0__PC CYREG_PRT2_PC
#define MV3__0__PC2 CYREG_PRT2_PC2
#define MV3__0__PORT 2u
#define MV3__0__PS CYREG_PRT2_PS
#define MV3__0__SHIFT 7
#define MV3__DR CYREG_PRT2_DR
#define MV3__INTCFG CYREG_PRT2_INTCFG
#define MV3__INTSTAT CYREG_PRT2_INTSTAT
#define MV3__MASK 0x80u
#define MV3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define MV3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define MV3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define MV3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define MV3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define MV3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define MV3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define MV3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define MV3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define MV3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define MV3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define MV3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define MV3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define MV3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define MV3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define MV3__PC CYREG_PRT2_PC
#define MV3__PC2 CYREG_PRT2_PC2
#define MV3__PORT 2u
#define MV3__PS CYREG_PRT2_PS
#define MV3__SHIFT 7

/* REF */
#define REF__0__DM__MASK 0x7000u
#define REF__0__DM__SHIFT 12
#define REF__0__DR CYREG_PRT2_DR
#define REF__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define REF__0__HSIOM_MASK 0x000F0000u
#define REF__0__HSIOM_SHIFT 16u
#define REF__0__INTCFG CYREG_PRT2_INTCFG
#define REF__0__INTSTAT CYREG_PRT2_INTSTAT
#define REF__0__MASK 0x10u
#define REF__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define REF__0__OUT_SEL_SHIFT 8u
#define REF__0__OUT_SEL_VAL 2u
#define REF__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define REF__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define REF__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define REF__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define REF__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define REF__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define REF__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define REF__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define REF__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define REF__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define REF__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define REF__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define REF__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define REF__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define REF__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define REF__0__PC CYREG_PRT2_PC
#define REF__0__PC2 CYREG_PRT2_PC2
#define REF__0__PORT 2u
#define REF__0__PS CYREG_PRT2_PS
#define REF__0__SHIFT 4
#define REF__DR CYREG_PRT2_DR
#define REF__INTCFG CYREG_PRT2_INTCFG
#define REF__INTSTAT CYREG_PRT2_INTSTAT
#define REF__MASK 0x10u
#define REF__PA__CFG0 CYREG_UDB_PA2_CFG0
#define REF__PA__CFG1 CYREG_UDB_PA2_CFG1
#define REF__PA__CFG10 CYREG_UDB_PA2_CFG10
#define REF__PA__CFG11 CYREG_UDB_PA2_CFG11
#define REF__PA__CFG12 CYREG_UDB_PA2_CFG12
#define REF__PA__CFG13 CYREG_UDB_PA2_CFG13
#define REF__PA__CFG14 CYREG_UDB_PA2_CFG14
#define REF__PA__CFG2 CYREG_UDB_PA2_CFG2
#define REF__PA__CFG3 CYREG_UDB_PA2_CFG3
#define REF__PA__CFG4 CYREG_UDB_PA2_CFG4
#define REF__PA__CFG5 CYREG_UDB_PA2_CFG5
#define REF__PA__CFG6 CYREG_UDB_PA2_CFG6
#define REF__PA__CFG7 CYREG_UDB_PA2_CFG7
#define REF__PA__CFG8 CYREG_UDB_PA2_CFG8
#define REF__PA__CFG9 CYREG_UDB_PA2_CFG9
#define REF__PC CYREG_PRT2_PC
#define REF__PC2 CYREG_PRT2_PC2
#define REF__PORT 2u
#define REF__PS CYREG_PRT2_PS
#define REF__SHIFT 4

/* ELED */
#define ELED__0__DM__MASK 0xE00000u
#define ELED__0__DM__SHIFT 21
#define ELED__0__DR CYREG_PRT0_DR
#define ELED__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ELED__0__HSIOM_MASK 0xF0000000u
#define ELED__0__HSIOM_SHIFT 28u
#define ELED__0__INTCFG CYREG_PRT0_INTCFG
#define ELED__0__INTSTAT CYREG_PRT0_INTSTAT
#define ELED__0__MASK 0x80u
#define ELED__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ELED__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ELED__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ELED__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ELED__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ELED__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ELED__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ELED__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ELED__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ELED__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ELED__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ELED__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ELED__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ELED__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ELED__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ELED__0__PC CYREG_PRT0_PC
#define ELED__0__PC2 CYREG_PRT0_PC2
#define ELED__0__PORT 0u
#define ELED__0__PS CYREG_PRT0_PS
#define ELED__0__SHIFT 7
#define ELED__DR CYREG_PRT0_DR
#define ELED__INTCFG CYREG_PRT0_INTCFG
#define ELED__INTSTAT CYREG_PRT0_INTSTAT
#define ELED__MASK 0x80u
#define ELED__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ELED__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ELED__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ELED__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ELED__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ELED__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ELED__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ELED__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ELED__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ELED__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ELED__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ELED__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ELED__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ELED__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ELED__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ELED__PC CYREG_PRT0_PC
#define ELED__PC2 CYREG_PRT0_PC2
#define ELED__PORT 0u
#define ELED__PS CYREG_PRT0_PS
#define ELED__SHIFT 7

/* M3V3 */
#define M3V3__0__DM__MASK 0xE00u
#define M3V3__0__DM__SHIFT 9
#define M3V3__0__DR CYREG_PRT2_DR
#define M3V3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define M3V3__0__HSIOM_MASK 0x0000F000u
#define M3V3__0__HSIOM_SHIFT 12u
#define M3V3__0__INTCFG CYREG_PRT2_INTCFG
#define M3V3__0__INTSTAT CYREG_PRT2_INTSTAT
#define M3V3__0__MASK 0x08u
#define M3V3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define M3V3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define M3V3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define M3V3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define M3V3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define M3V3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define M3V3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define M3V3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define M3V3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define M3V3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define M3V3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define M3V3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define M3V3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define M3V3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define M3V3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define M3V3__0__PC CYREG_PRT2_PC
#define M3V3__0__PC2 CYREG_PRT2_PC2
#define M3V3__0__PORT 2u
#define M3V3__0__PS CYREG_PRT2_PS
#define M3V3__0__SHIFT 3
#define M3V3__DR CYREG_PRT2_DR
#define M3V3__INTCFG CYREG_PRT2_INTCFG
#define M3V3__INTSTAT CYREG_PRT2_INTSTAT
#define M3V3__MASK 0x08u
#define M3V3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define M3V3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define M3V3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define M3V3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define M3V3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define M3V3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define M3V3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define M3V3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define M3V3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define M3V3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define M3V3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define M3V3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define M3V3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define M3V3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define M3V3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define M3V3__PC CYREG_PRT2_PC
#define M3V3__PC2 CYREG_PRT2_PC2
#define M3V3__PORT 2u
#define M3V3__PS CYREG_PRT2_PS
#define M3V3__SHIFT 3

/* MUXO */
#define MUXO__0__DM__MASK 0xE00000u
#define MUXO__0__DM__SHIFT 21
#define MUXO__0__DR CYREG_PRT1_DR
#define MUXO__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define MUXO__0__HSIOM_MASK 0xF0000000u
#define MUXO__0__HSIOM_SHIFT 28u
#define MUXO__0__INTCFG CYREG_PRT1_INTCFG
#define MUXO__0__INTSTAT CYREG_PRT1_INTSTAT
#define MUXO__0__MASK 0x80u
#define MUXO__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define MUXO__0__OUT_SEL_SHIFT 14u
#define MUXO__0__OUT_SEL_VAL 2u
#define MUXO__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MUXO__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MUXO__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MUXO__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MUXO__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MUXO__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MUXO__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MUXO__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MUXO__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MUXO__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MUXO__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MUXO__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MUXO__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MUXO__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MUXO__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MUXO__0__PC CYREG_PRT1_PC
#define MUXO__0__PC2 CYREG_PRT1_PC2
#define MUXO__0__PORT 1u
#define MUXO__0__PS CYREG_PRT1_PS
#define MUXO__0__SHIFT 7
#define MUXO__DR CYREG_PRT1_DR
#define MUXO__INTCFG CYREG_PRT1_INTCFG
#define MUXO__INTSTAT CYREG_PRT1_INTSTAT
#define MUXO__MASK 0x80u
#define MUXO__PA__CFG0 CYREG_UDB_PA1_CFG0
#define MUXO__PA__CFG1 CYREG_UDB_PA1_CFG1
#define MUXO__PA__CFG10 CYREG_UDB_PA1_CFG10
#define MUXO__PA__CFG11 CYREG_UDB_PA1_CFG11
#define MUXO__PA__CFG12 CYREG_UDB_PA1_CFG12
#define MUXO__PA__CFG13 CYREG_UDB_PA1_CFG13
#define MUXO__PA__CFG14 CYREG_UDB_PA1_CFG14
#define MUXO__PA__CFG2 CYREG_UDB_PA1_CFG2
#define MUXO__PA__CFG3 CYREG_UDB_PA1_CFG3
#define MUXO__PA__CFG4 CYREG_UDB_PA1_CFG4
#define MUXO__PA__CFG5 CYREG_UDB_PA1_CFG5
#define MUXO__PA__CFG6 CYREG_UDB_PA1_CFG6
#define MUXO__PA__CFG7 CYREG_UDB_PA1_CFG7
#define MUXO__PA__CFG8 CYREG_UDB_PA1_CFG8
#define MUXO__PA__CFG9 CYREG_UDB_PA1_CFG9
#define MUXO__PC CYREG_PRT1_PC
#define MUXO__PC2 CYREG_PRT1_PC2
#define MUXO__PORT 1u
#define MUXO__PS CYREG_PRT1_PS
#define MUXO__SHIFT 7

/* TEMP */
#define TEMP__0__DM__MASK 0x1C0u
#define TEMP__0__DM__SHIFT 6
#define TEMP__0__DR CYREG_PRT2_DR
#define TEMP__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define TEMP__0__HSIOM_MASK 0x00000F00u
#define TEMP__0__HSIOM_SHIFT 8u
#define TEMP__0__INTCFG CYREG_PRT2_INTCFG
#define TEMP__0__INTSTAT CYREG_PRT2_INTSTAT
#define TEMP__0__MASK 0x04u
#define TEMP__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TEMP__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TEMP__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TEMP__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TEMP__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TEMP__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TEMP__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TEMP__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TEMP__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TEMP__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TEMP__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TEMP__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TEMP__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TEMP__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TEMP__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TEMP__0__PC CYREG_PRT2_PC
#define TEMP__0__PC2 CYREG_PRT2_PC2
#define TEMP__0__PORT 2u
#define TEMP__0__PS CYREG_PRT2_PS
#define TEMP__0__SHIFT 2
#define TEMP__DR CYREG_PRT2_DR
#define TEMP__INTCFG CYREG_PRT2_INTCFG
#define TEMP__INTSTAT CYREG_PRT2_INTSTAT
#define TEMP__MASK 0x04u
#define TEMP__PA__CFG0 CYREG_UDB_PA2_CFG0
#define TEMP__PA__CFG1 CYREG_UDB_PA2_CFG1
#define TEMP__PA__CFG10 CYREG_UDB_PA2_CFG10
#define TEMP__PA__CFG11 CYREG_UDB_PA2_CFG11
#define TEMP__PA__CFG12 CYREG_UDB_PA2_CFG12
#define TEMP__PA__CFG13 CYREG_UDB_PA2_CFG13
#define TEMP__PA__CFG14 CYREG_UDB_PA2_CFG14
#define TEMP__PA__CFG2 CYREG_UDB_PA2_CFG2
#define TEMP__PA__CFG3 CYREG_UDB_PA2_CFG3
#define TEMP__PA__CFG4 CYREG_UDB_PA2_CFG4
#define TEMP__PA__CFG5 CYREG_UDB_PA2_CFG5
#define TEMP__PA__CFG6 CYREG_UDB_PA2_CFG6
#define TEMP__PA__CFG7 CYREG_UDB_PA2_CFG7
#define TEMP__PA__CFG8 CYREG_UDB_PA2_CFG8
#define TEMP__PA__CFG9 CYREG_UDB_PA2_CFG9
#define TEMP__PC CYREG_PRT2_PC
#define TEMP__PC2 CYREG_PRT2_PC2
#define TEMP__PORT 2u
#define TEMP__PS CYREG_PRT2_PS
#define TEMP__SHIFT 2

/* I2C_1_SCB */
#define I2C_1_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define I2C_1_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define I2C_1_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_1_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define I2C_1_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define I2C_1_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define I2C_1_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define I2C_1_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define I2C_1_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define I2C_1_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define I2C_1_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define I2C_1_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define I2C_1_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define I2C_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_1_SCB__SS0_POSISTION 0u
#define I2C_1_SCB__SS1_POSISTION 1u
#define I2C_1_SCB__SS2_POSISTION 2u
#define I2C_1_SCB__SS3_POSISTION 3u
#define I2C_1_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* I2C_1_SCB_IRQ */
#define I2C_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_1_SCB_IRQ__INTC_MASK 0x400u
#define I2C_1_SCB_IRQ__INTC_NUMBER 10u
#define I2C_1_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_1_SCBCLK */
#define I2C_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2C_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define I2C_1_SCBCLK__ENABLE_MASK 0x80000000u
#define I2C_1_SCBCLK__MASK 0x80000000u
#define I2C_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00

/* I2C_1_scl */
#define I2C_1_scl__0__DM__MASK 0x07u
#define I2C_1_scl__0__DM__SHIFT 0
#define I2C_1_scl__0__DR CYREG_PRT4_DR
#define I2C_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_1_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_1_scl__0__HSIOM_SHIFT 0u
#define I2C_1_scl__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_1_scl__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_1_scl__0__MASK 0x01u
#define I2C_1_scl__0__PC CYREG_PRT4_PC
#define I2C_1_scl__0__PC2 CYREG_PRT4_PC2
#define I2C_1_scl__0__PORT 4u
#define I2C_1_scl__0__PS CYREG_PRT4_PS
#define I2C_1_scl__0__SHIFT 0
#define I2C_1_scl__DR CYREG_PRT4_DR
#define I2C_1_scl__INTCFG CYREG_PRT4_INTCFG
#define I2C_1_scl__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_1_scl__MASK 0x01u
#define I2C_1_scl__PC CYREG_PRT4_PC
#define I2C_1_scl__PC2 CYREG_PRT4_PC2
#define I2C_1_scl__PORT 4u
#define I2C_1_scl__PS CYREG_PRT4_PS
#define I2C_1_scl__SHIFT 0

/* I2C_1_sda */
#define I2C_1_sda__0__DM__MASK 0x38u
#define I2C_1_sda__0__DM__SHIFT 3
#define I2C_1_sda__0__DR CYREG_PRT4_DR
#define I2C_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define I2C_1_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_1_sda__0__HSIOM_SHIFT 4u
#define I2C_1_sda__0__INTCFG CYREG_PRT4_INTCFG
#define I2C_1_sda__0__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_1_sda__0__MASK 0x02u
#define I2C_1_sda__0__PC CYREG_PRT4_PC
#define I2C_1_sda__0__PC2 CYREG_PRT4_PC2
#define I2C_1_sda__0__PORT 4u
#define I2C_1_sda__0__PS CYREG_PRT4_PS
#define I2C_1_sda__0__SHIFT 1
#define I2C_1_sda__DR CYREG_PRT4_DR
#define I2C_1_sda__INTCFG CYREG_PRT4_INTCFG
#define I2C_1_sda__INTSTAT CYREG_PRT4_INTSTAT
#define I2C_1_sda__MASK 0x02u
#define I2C_1_sda__PC CYREG_PRT4_PC
#define I2C_1_sda__PC2 CYREG_PRT4_PC2
#define I2C_1_sda__PORT 4u
#define I2C_1_sda__PS CYREG_PRT4_PS
#define I2C_1_sda__SHIFT 1

/* PWMH1 */
#define PWMH1__0__DM__MASK 0x07u
#define PWMH1__0__DM__SHIFT 0
#define PWMH1__0__DR CYREG_PRT0_DR
#define PWMH1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWMH1__0__HSIOM_MASK 0x0000000Fu
#define PWMH1__0__HSIOM_SHIFT 0u
#define PWMH1__0__INTCFG CYREG_PRT0_INTCFG
#define PWMH1__0__INTSTAT CYREG_PRT0_INTSTAT
#define PWMH1__0__MASK 0x01u
#define PWMH1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWMH1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWMH1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWMH1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWMH1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWMH1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWMH1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWMH1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWMH1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWMH1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWMH1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWMH1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWMH1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWMH1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWMH1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWMH1__0__PC CYREG_PRT0_PC
#define PWMH1__0__PC2 CYREG_PRT0_PC2
#define PWMH1__0__PORT 0u
#define PWMH1__0__PS CYREG_PRT0_PS
#define PWMH1__0__SHIFT 0
#define PWMH1__DR CYREG_PRT0_DR
#define PWMH1__INTCFG CYREG_PRT0_INTCFG
#define PWMH1__INTSTAT CYREG_PRT0_INTSTAT
#define PWMH1__MASK 0x01u
#define PWMH1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWMH1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWMH1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWMH1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWMH1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWMH1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWMH1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWMH1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWMH1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWMH1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWMH1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWMH1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWMH1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWMH1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWMH1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWMH1__PC CYREG_PRT0_PC
#define PWMH1__PC2 CYREG_PRT0_PC2
#define PWMH1__PORT 0u
#define PWMH1__PS CYREG_PRT0_PS
#define PWMH1__SHIFT 0

/* PWMH2 */
#define PWMH2__0__DM__MASK 0x1C0u
#define PWMH2__0__DM__SHIFT 6
#define PWMH2__0__DR CYREG_PRT0_DR
#define PWMH2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWMH2__0__HSIOM_MASK 0x00000F00u
#define PWMH2__0__HSIOM_SHIFT 8u
#define PWMH2__0__INTCFG CYREG_PRT0_INTCFG
#define PWMH2__0__INTSTAT CYREG_PRT0_INTSTAT
#define PWMH2__0__MASK 0x04u
#define PWMH2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWMH2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWMH2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWMH2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWMH2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWMH2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWMH2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWMH2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWMH2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWMH2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWMH2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWMH2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWMH2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWMH2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWMH2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWMH2__0__PC CYREG_PRT0_PC
#define PWMH2__0__PC2 CYREG_PRT0_PC2
#define PWMH2__0__PORT 0u
#define PWMH2__0__PS CYREG_PRT0_PS
#define PWMH2__0__SHIFT 2
#define PWMH2__DR CYREG_PRT0_DR
#define PWMH2__INTCFG CYREG_PRT0_INTCFG
#define PWMH2__INTSTAT CYREG_PRT0_INTSTAT
#define PWMH2__MASK 0x04u
#define PWMH2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWMH2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWMH2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWMH2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWMH2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWMH2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWMH2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWMH2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWMH2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWMH2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWMH2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWMH2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWMH2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWMH2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWMH2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWMH2__PC CYREG_PRT0_PC
#define PWMH2__PC2 CYREG_PRT0_PC2
#define PWMH2__PORT 0u
#define PWMH2__PS CYREG_PRT0_PS
#define PWMH2__SHIFT 2

/* PWMH3 */
#define PWMH3__0__DM__MASK 0x7000u
#define PWMH3__0__DM__SHIFT 12
#define PWMH3__0__DR CYREG_PRT0_DR
#define PWMH3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWMH3__0__HSIOM_MASK 0x000F0000u
#define PWMH3__0__HSIOM_SHIFT 16u
#define PWMH3__0__INTCFG CYREG_PRT0_INTCFG
#define PWMH3__0__INTSTAT CYREG_PRT0_INTSTAT
#define PWMH3__0__MASK 0x10u
#define PWMH3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWMH3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWMH3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWMH3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWMH3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWMH3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWMH3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWMH3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWMH3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWMH3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWMH3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWMH3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWMH3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWMH3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWMH3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWMH3__0__PC CYREG_PRT0_PC
#define PWMH3__0__PC2 CYREG_PRT0_PC2
#define PWMH3__0__PORT 0u
#define PWMH3__0__PS CYREG_PRT0_PS
#define PWMH3__0__SHIFT 4
#define PWMH3__DR CYREG_PRT0_DR
#define PWMH3__INTCFG CYREG_PRT0_INTCFG
#define PWMH3__INTSTAT CYREG_PRT0_INTSTAT
#define PWMH3__MASK 0x10u
#define PWMH3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWMH3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWMH3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWMH3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWMH3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWMH3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWMH3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWMH3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWMH3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWMH3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWMH3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWMH3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWMH3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWMH3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWMH3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWMH3__PC CYREG_PRT0_PC
#define PWMH3__PC2 CYREG_PRT0_PC2
#define PWMH3__PORT 0u
#define PWMH3__PS CYREG_PRT0_PS
#define PWMH3__SHIFT 4

/* PWML1 */
#define PWML1__0__DM__MASK 0x38u
#define PWML1__0__DM__SHIFT 3
#define PWML1__0__DR CYREG_PRT0_DR
#define PWML1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWML1__0__HSIOM_MASK 0x000000F0u
#define PWML1__0__HSIOM_SHIFT 4u
#define PWML1__0__INTCFG CYREG_PRT0_INTCFG
#define PWML1__0__INTSTAT CYREG_PRT0_INTSTAT
#define PWML1__0__MASK 0x02u
#define PWML1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWML1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWML1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWML1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWML1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWML1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWML1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWML1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWML1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWML1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWML1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWML1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWML1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWML1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWML1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWML1__0__PC CYREG_PRT0_PC
#define PWML1__0__PC2 CYREG_PRT0_PC2
#define PWML1__0__PORT 0u
#define PWML1__0__PS CYREG_PRT0_PS
#define PWML1__0__SHIFT 1
#define PWML1__DR CYREG_PRT0_DR
#define PWML1__INTCFG CYREG_PRT0_INTCFG
#define PWML1__INTSTAT CYREG_PRT0_INTSTAT
#define PWML1__MASK 0x02u
#define PWML1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWML1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWML1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWML1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWML1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWML1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWML1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWML1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWML1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWML1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWML1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWML1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWML1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWML1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWML1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWML1__PC CYREG_PRT0_PC
#define PWML1__PC2 CYREG_PRT0_PC2
#define PWML1__PORT 0u
#define PWML1__PS CYREG_PRT0_PS
#define PWML1__SHIFT 1

/* PWML2 */
#define PWML2__0__DM__MASK 0xE00u
#define PWML2__0__DM__SHIFT 9
#define PWML2__0__DR CYREG_PRT0_DR
#define PWML2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWML2__0__HSIOM_MASK 0x0000F000u
#define PWML2__0__HSIOM_SHIFT 12u
#define PWML2__0__INTCFG CYREG_PRT0_INTCFG
#define PWML2__0__INTSTAT CYREG_PRT0_INTSTAT
#define PWML2__0__MASK 0x08u
#define PWML2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWML2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWML2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWML2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWML2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWML2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWML2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWML2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWML2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWML2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWML2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWML2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWML2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWML2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWML2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWML2__0__PC CYREG_PRT0_PC
#define PWML2__0__PC2 CYREG_PRT0_PC2
#define PWML2__0__PORT 0u
#define PWML2__0__PS CYREG_PRT0_PS
#define PWML2__0__SHIFT 3
#define PWML2__DR CYREG_PRT0_DR
#define PWML2__INTCFG CYREG_PRT0_INTCFG
#define PWML2__INTSTAT CYREG_PRT0_INTSTAT
#define PWML2__MASK 0x08u
#define PWML2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWML2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWML2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWML2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWML2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWML2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWML2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWML2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWML2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWML2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWML2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWML2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWML2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWML2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWML2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWML2__PC CYREG_PRT0_PC
#define PWML2__PC2 CYREG_PRT0_PC2
#define PWML2__PORT 0u
#define PWML2__PS CYREG_PRT0_PS
#define PWML2__SHIFT 3

/* PWML3 */
#define PWML3__0__DM__MASK 0x38000u
#define PWML3__0__DM__SHIFT 15
#define PWML3__0__DR CYREG_PRT0_DR
#define PWML3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define PWML3__0__HSIOM_MASK 0x00F00000u
#define PWML3__0__HSIOM_SHIFT 20u
#define PWML3__0__INTCFG CYREG_PRT0_INTCFG
#define PWML3__0__INTSTAT CYREG_PRT0_INTSTAT
#define PWML3__0__MASK 0x20u
#define PWML3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWML3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWML3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWML3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWML3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWML3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWML3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWML3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWML3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWML3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWML3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWML3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWML3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWML3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWML3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWML3__0__PC CYREG_PRT0_PC
#define PWML3__0__PC2 CYREG_PRT0_PC2
#define PWML3__0__PORT 0u
#define PWML3__0__PS CYREG_PRT0_PS
#define PWML3__0__SHIFT 5
#define PWML3__DR CYREG_PRT0_DR
#define PWML3__INTCFG CYREG_PRT0_INTCFG
#define PWML3__INTSTAT CYREG_PRT0_INTSTAT
#define PWML3__MASK 0x20u
#define PWML3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define PWML3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define PWML3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define PWML3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define PWML3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define PWML3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define PWML3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define PWML3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define PWML3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define PWML3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define PWML3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define PWML3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define PWML3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define PWML3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define PWML3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define PWML3__PC CYREG_PRT0_PC
#define PWML3__PC2 CYREG_PRT0_PC2
#define PWML3__PORT 0u
#define PWML3__PS CYREG_PRT0_PS
#define PWML3__SHIFT 5

/* SL_EN */
#define SL_EN__0__DM__MASK 0x1C0u
#define SL_EN__0__DM__SHIFT 6
#define SL_EN__0__DR CYREG_PRT4_DR
#define SL_EN__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SL_EN__0__HSIOM_MASK 0x00000F00u
#define SL_EN__0__HSIOM_SHIFT 8u
#define SL_EN__0__INTCFG CYREG_PRT4_INTCFG
#define SL_EN__0__INTSTAT CYREG_PRT4_INTSTAT
#define SL_EN__0__MASK 0x04u
#define SL_EN__0__PC CYREG_PRT4_PC
#define SL_EN__0__PC2 CYREG_PRT4_PC2
#define SL_EN__0__PORT 4u
#define SL_EN__0__PS CYREG_PRT4_PS
#define SL_EN__0__SHIFT 2
#define SL_EN__DR CYREG_PRT4_DR
#define SL_EN__INTCFG CYREG_PRT4_INTCFG
#define SL_EN__INTSTAT CYREG_PRT4_INTSTAT
#define SL_EN__MASK 0x04u
#define SL_EN__PC CYREG_PRT4_PC
#define SL_EN__PC2 CYREG_PRT4_PC2
#define SL_EN__PORT 4u
#define SL_EN__PS CYREG_PRT4_PS
#define SL_EN__SHIFT 2

/* WDCLK */
#define WDCLK__0__DM__MASK 0x1C0000u
#define WDCLK__0__DM__SHIFT 18
#define WDCLK__0__DR CYREG_PRT0_DR
#define WDCLK__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define WDCLK__0__HSIOM_MASK 0x0F000000u
#define WDCLK__0__HSIOM_SHIFT 24u
#define WDCLK__0__INTCFG CYREG_PRT0_INTCFG
#define WDCLK__0__INTSTAT CYREG_PRT0_INTSTAT
#define WDCLK__0__MASK 0x40u
#define WDCLK__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define WDCLK__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define WDCLK__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define WDCLK__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define WDCLK__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define WDCLK__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define WDCLK__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define WDCLK__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define WDCLK__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define WDCLK__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define WDCLK__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define WDCLK__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define WDCLK__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define WDCLK__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define WDCLK__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define WDCLK__0__PC CYREG_PRT0_PC
#define WDCLK__0__PC2 CYREG_PRT0_PC2
#define WDCLK__0__PORT 0u
#define WDCLK__0__PS CYREG_PRT0_PS
#define WDCLK__0__SHIFT 6
#define WDCLK__DR CYREG_PRT0_DR
#define WDCLK__INTCFG CYREG_PRT0_INTCFG
#define WDCLK__INTSTAT CYREG_PRT0_INTSTAT
#define WDCLK__MASK 0x40u
#define WDCLK__PA__CFG0 CYREG_UDB_PA0_CFG0
#define WDCLK__PA__CFG1 CYREG_UDB_PA0_CFG1
#define WDCLK__PA__CFG10 CYREG_UDB_PA0_CFG10
#define WDCLK__PA__CFG11 CYREG_UDB_PA0_CFG11
#define WDCLK__PA__CFG12 CYREG_UDB_PA0_CFG12
#define WDCLK__PA__CFG13 CYREG_UDB_PA0_CFG13
#define WDCLK__PA__CFG14 CYREG_UDB_PA0_CFG14
#define WDCLK__PA__CFG2 CYREG_UDB_PA0_CFG2
#define WDCLK__PA__CFG3 CYREG_UDB_PA0_CFG3
#define WDCLK__PA__CFG4 CYREG_UDB_PA0_CFG4
#define WDCLK__PA__CFG5 CYREG_UDB_PA0_CFG5
#define WDCLK__PA__CFG6 CYREG_UDB_PA0_CFG6
#define WDCLK__PA__CFG7 CYREG_UDB_PA0_CFG7
#define WDCLK__PA__CFG8 CYREG_UDB_PA0_CFG8
#define WDCLK__PA__CFG9 CYREG_UDB_PA0_CFG9
#define WDCLK__PC CYREG_PRT0_PC
#define WDCLK__PC2 CYREG_PRT0_PC2
#define WDCLK__PORT 0u
#define WDCLK__PS CYREG_PRT0_PS
#define WDCLK__SHIFT 6

/* WDCLK_Pulse */
#define WDCLK_Pulse_Sync_ctrl_reg__0__MASK 0x01u
#define WDCLK_Pulse_Sync_ctrl_reg__0__POS 0
#define WDCLK_Pulse_Sync_ctrl_reg__1__MASK 0x02u
#define WDCLK_Pulse_Sync_ctrl_reg__1__POS 1
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define WDCLK_Pulse_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define WDCLK_Pulse_Sync_ctrl_reg__2__MASK 0x04u
#define WDCLK_Pulse_Sync_ctrl_reg__2__POS 2
#define WDCLK_Pulse_Sync_ctrl_reg__3__MASK 0x08u
#define WDCLK_Pulse_Sync_ctrl_reg__3__POS 3
#define WDCLK_Pulse_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define WDCLK_Pulse_Sync_ctrl_reg__4__MASK 0x10u
#define WDCLK_Pulse_Sync_ctrl_reg__4__POS 4
#define WDCLK_Pulse_Sync_ctrl_reg__5__MASK 0x20u
#define WDCLK_Pulse_Sync_ctrl_reg__5__POS 5
#define WDCLK_Pulse_Sync_ctrl_reg__6__MASK 0x40u
#define WDCLK_Pulse_Sync_ctrl_reg__6__POS 6
#define WDCLK_Pulse_Sync_ctrl_reg__7__MASK 0x80u
#define WDCLK_Pulse_Sync_ctrl_reg__7__POS 7
#define WDCLK_Pulse_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define WDCLK_Pulse_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_00
#define WDCLK_Pulse_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define WDCLK_Pulse_Sync_ctrl_reg__MASK 0xFFu
#define WDCLK_Pulse_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define WDCLK_Pulse_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define WDCLK_Pulse_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_00

/* AOP_IN */
#define AOP_IN__0__DM__MASK 0x7000u
#define AOP_IN__0__DM__SHIFT 12
#define AOP_IN__0__DR CYREG_PRT1_DR
#define AOP_IN__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define AOP_IN__0__HSIOM_MASK 0x000F0000u
#define AOP_IN__0__HSIOM_SHIFT 16u
#define AOP_IN__0__INTCFG CYREG_PRT1_INTCFG
#define AOP_IN__0__INTSTAT CYREG_PRT1_INTSTAT
#define AOP_IN__0__MASK 0x10u
#define AOP_IN__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define AOP_IN__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define AOP_IN__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define AOP_IN__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define AOP_IN__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define AOP_IN__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define AOP_IN__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define AOP_IN__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define AOP_IN__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define AOP_IN__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define AOP_IN__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define AOP_IN__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define AOP_IN__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define AOP_IN__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define AOP_IN__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define AOP_IN__0__PC CYREG_PRT1_PC
#define AOP_IN__0__PC2 CYREG_PRT1_PC2
#define AOP_IN__0__PORT 1u
#define AOP_IN__0__PS CYREG_PRT1_PS
#define AOP_IN__0__SHIFT 4
#define AOP_IN__DR CYREG_PRT1_DR
#define AOP_IN__INTCFG CYREG_PRT1_INTCFG
#define AOP_IN__INTSTAT CYREG_PRT1_INTSTAT
#define AOP_IN__MASK 0x10u
#define AOP_IN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define AOP_IN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define AOP_IN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define AOP_IN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define AOP_IN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define AOP_IN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define AOP_IN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define AOP_IN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define AOP_IN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define AOP_IN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define AOP_IN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define AOP_IN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define AOP_IN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define AOP_IN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define AOP_IN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define AOP_IN__PC CYREG_PRT1_PC
#define AOP_IN__PC2 CYREG_PRT1_PC2
#define AOP_IN__PORT 1u
#define AOP_IN__PS CYREG_PRT1_PS
#define AOP_IN__SHIFT 4

/* IDAC_1_cy_psoc4_idac */
#define IDAC_1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT 0
#define IDAC_1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0
#define IDAC_1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0
#define IDAC_1_cy_psoc4_idac__IDAC_NUMBER 1u
#define IDAC_1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define IDAC_1_cy_psoc4_idac__POLARITY_SHIFT 16

/* SL_CLK */
#define SL_CLK__0__DM__MASK 0xE00u
#define SL_CLK__0__DM__SHIFT 9
#define SL_CLK__0__DR CYREG_PRT4_DR
#define SL_CLK__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SL_CLK__0__HSIOM_MASK 0x0000F000u
#define SL_CLK__0__HSIOM_SHIFT 12u
#define SL_CLK__0__INTCFG CYREG_PRT4_INTCFG
#define SL_CLK__0__INTSTAT CYREG_PRT4_INTSTAT
#define SL_CLK__0__MASK 0x08u
#define SL_CLK__0__PC CYREG_PRT4_PC
#define SL_CLK__0__PC2 CYREG_PRT4_PC2
#define SL_CLK__0__PORT 4u
#define SL_CLK__0__PS CYREG_PRT4_PS
#define SL_CLK__0__SHIFT 3
#define SL_CLK__DR CYREG_PRT4_DR
#define SL_CLK__INTCFG CYREG_PRT4_INTCFG
#define SL_CLK__INTSTAT CYREG_PRT4_INTSTAT
#define SL_CLK__MASK 0x08u
#define SL_CLK__PC CYREG_PRT4_PC
#define SL_CLK__PC2 CYREG_PRT4_PC2
#define SL_CLK__PORT 4u
#define SL_CLK__PS CYREG_PRT4_PS
#define SL_CLK__SHIFT 3

/* VB_SNS */
#define VB_SNS__0__DM__MASK 0x38u
#define VB_SNS__0__DM__SHIFT 3
#define VB_SNS__0__DR CYREG_PRT2_DR
#define VB_SNS__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VB_SNS__0__HSIOM_MASK 0x000000F0u
#define VB_SNS__0__HSIOM_SHIFT 4u
#define VB_SNS__0__INTCFG CYREG_PRT2_INTCFG
#define VB_SNS__0__INTSTAT CYREG_PRT2_INTSTAT
#define VB_SNS__0__MASK 0x02u
#define VB_SNS__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define VB_SNS__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define VB_SNS__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define VB_SNS__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define VB_SNS__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define VB_SNS__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define VB_SNS__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define VB_SNS__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define VB_SNS__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define VB_SNS__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define VB_SNS__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define VB_SNS__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define VB_SNS__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define VB_SNS__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define VB_SNS__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define VB_SNS__0__PC CYREG_PRT2_PC
#define VB_SNS__0__PC2 CYREG_PRT2_PC2
#define VB_SNS__0__PORT 2u
#define VB_SNS__0__PS CYREG_PRT2_PS
#define VB_SNS__0__SHIFT 1
#define VB_SNS__DR CYREG_PRT2_DR
#define VB_SNS__INTCFG CYREG_PRT2_INTCFG
#define VB_SNS__INTSTAT CYREG_PRT2_INTSTAT
#define VB_SNS__MASK 0x02u
#define VB_SNS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define VB_SNS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define VB_SNS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define VB_SNS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define VB_SNS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define VB_SNS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define VB_SNS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define VB_SNS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define VB_SNS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define VB_SNS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define VB_SNS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define VB_SNS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define VB_SNS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define VB_SNS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define VB_SNS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define VB_SNS__PC CYREG_PRT2_PC
#define VB_SNS__PC2 CYREG_PRT2_PC2
#define VB_SNS__PORT 2u
#define VB_SNS__PS CYREG_PRT2_PS
#define VB_SNS__SHIFT 1

/* VG_SNS */
#define VG_SNS__0__DM__MASK 0x07u
#define VG_SNS__0__DM__SHIFT 0
#define VG_SNS__0__DR CYREG_PRT2_DR
#define VG_SNS__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define VG_SNS__0__HSIOM_MASK 0x0000000Fu
#define VG_SNS__0__HSIOM_SHIFT 0u
#define VG_SNS__0__INTCFG CYREG_PRT2_INTCFG
#define VG_SNS__0__INTSTAT CYREG_PRT2_INTSTAT
#define VG_SNS__0__MASK 0x01u
#define VG_SNS__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define VG_SNS__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define VG_SNS__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define VG_SNS__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define VG_SNS__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define VG_SNS__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define VG_SNS__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define VG_SNS__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define VG_SNS__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define VG_SNS__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define VG_SNS__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define VG_SNS__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define VG_SNS__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define VG_SNS__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define VG_SNS__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define VG_SNS__0__PC CYREG_PRT2_PC
#define VG_SNS__0__PC2 CYREG_PRT2_PC2
#define VG_SNS__0__PORT 2u
#define VG_SNS__0__PS CYREG_PRT2_PS
#define VG_SNS__0__SHIFT 0
#define VG_SNS__DR CYREG_PRT2_DR
#define VG_SNS__INTCFG CYREG_PRT2_INTCFG
#define VG_SNS__INTSTAT CYREG_PRT2_INTSTAT
#define VG_SNS__MASK 0x01u
#define VG_SNS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define VG_SNS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define VG_SNS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define VG_SNS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define VG_SNS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define VG_SNS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define VG_SNS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define VG_SNS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define VG_SNS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define VG_SNS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define VG_SNS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define VG_SNS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define VG_SNS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define VG_SNS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define VG_SNS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define VG_SNS__PC CYREG_PRT2_PC
#define VG_SNS__PC2 CYREG_PRT2_PC2
#define VG_SNS__PORT 2u
#define VG_SNS__PS CYREG_PRT2_PS
#define VG_SNS__SHIFT 0

/* isr_t1 */
#define isr_t1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_t1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_t1__INTC_MASK 0x01u
#define isr_t1__INTC_NUMBER 0u
#define isr_t1__INTC_PRIOR_MASK 0xC0u
#define isr_t1__INTC_PRIOR_NUM 3u
#define isr_t1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_t1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_t1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* AOP_OUT */
#define AOP_OUT__0__DM__MASK 0xE00u
#define AOP_OUT__0__DM__SHIFT 9
#define AOP_OUT__0__DR CYREG_PRT1_DR
#define AOP_OUT__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define AOP_OUT__0__HSIOM_MASK 0x0000F000u
#define AOP_OUT__0__HSIOM_SHIFT 12u
#define AOP_OUT__0__INTCFG CYREG_PRT1_INTCFG
#define AOP_OUT__0__INTSTAT CYREG_PRT1_INTSTAT
#define AOP_OUT__0__MASK 0x08u
#define AOP_OUT__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define AOP_OUT__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define AOP_OUT__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define AOP_OUT__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define AOP_OUT__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define AOP_OUT__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define AOP_OUT__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define AOP_OUT__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define AOP_OUT__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define AOP_OUT__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define AOP_OUT__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define AOP_OUT__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define AOP_OUT__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define AOP_OUT__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define AOP_OUT__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define AOP_OUT__0__PC CYREG_PRT1_PC
#define AOP_OUT__0__PC2 CYREG_PRT1_PC2
#define AOP_OUT__0__PORT 1u
#define AOP_OUT__0__PS CYREG_PRT1_PS
#define AOP_OUT__0__SHIFT 3
#define AOP_OUT__DR CYREG_PRT1_DR
#define AOP_OUT__INTCFG CYREG_PRT1_INTCFG
#define AOP_OUT__INTSTAT CYREG_PRT1_INTSTAT
#define AOP_OUT__MASK 0x08u
#define AOP_OUT__PA__CFG0 CYREG_UDB_PA1_CFG0
#define AOP_OUT__PA__CFG1 CYREG_UDB_PA1_CFG1
#define AOP_OUT__PA__CFG10 CYREG_UDB_PA1_CFG10
#define AOP_OUT__PA__CFG11 CYREG_UDB_PA1_CFG11
#define AOP_OUT__PA__CFG12 CYREG_UDB_PA1_CFG12
#define AOP_OUT__PA__CFG13 CYREG_UDB_PA1_CFG13
#define AOP_OUT__PA__CFG14 CYREG_UDB_PA1_CFG14
#define AOP_OUT__PA__CFG2 CYREG_UDB_PA1_CFG2
#define AOP_OUT__PA__CFG3 CYREG_UDB_PA1_CFG3
#define AOP_OUT__PA__CFG4 CYREG_UDB_PA1_CFG4
#define AOP_OUT__PA__CFG5 CYREG_UDB_PA1_CFG5
#define AOP_OUT__PA__CFG6 CYREG_UDB_PA1_CFG6
#define AOP_OUT__PA__CFG7 CYREG_UDB_PA1_CFG7
#define AOP_OUT__PA__CFG8 CYREG_UDB_PA1_CFG8
#define AOP_OUT__PA__CFG9 CYREG_UDB_PA1_CFG9
#define AOP_OUT__PC CYREG_PRT1_PC
#define AOP_OUT__PC2 CYREG_PRT1_PC2
#define AOP_OUT__PORT 1u
#define AOP_OUT__PS CYREG_PRT1_PS
#define AOP_OUT__SHIFT 3

/* Opamp_1_cy_psoc4_abuf */
#define Opamp_1_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT 16
#define Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define Opamp_1_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define Opamp_1_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT 1
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT 1
#define Opamp_1_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT 1
#define Opamp_1_cy_psoc4_abuf__INTR_SHIFT 1
#define Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA1_COMP_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_NUMBER 1u
#define Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA1_OFFSET_TRIM
#define Opamp_1_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES1_CTRL
#define Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_02
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_02
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_02
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02

/* isr_wdclk */
#define isr_wdclk__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_wdclk__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_wdclk__INTC_MASK 0x04u
#define isr_wdclk__INTC_NUMBER 2u
#define isr_wdclk__INTC_PRIOR_MASK 0xC00000u
#define isr_wdclk__INTC_PRIOR_NUM 3u
#define isr_wdclk__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_wdclk__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_wdclk__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PWM_Enable */
#define PWM_Enable_Sync_ctrl_reg__0__MASK 0x01u
#define PWM_Enable_Sync_ctrl_reg__0__POS 0
#define PWM_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define PWM_Enable_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define PWM_Enable_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_Enable_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_03
#define PWM_Enable_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define PWM_Enable_Sync_ctrl_reg__MASK 0x01u
#define PWM_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define PWM_Enable_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_03

/* clk_100khz */
#define clk_100khz__DIVIDER_MASK 0x0000FFFFu
#define clk_100khz__ENABLE CYREG_CLK_DIVIDER_A01
#define clk_100khz__ENABLE_MASK 0x80000000u
#define clk_100khz__MASK 0x80000000u
#define clk_100khz__REGISTER CYREG_CLK_DIVIDER_A01

/* clk_200kHz */
#define clk_200kHz__DIVIDER_MASK 0x0000FFFFu
#define clk_200kHz__ENABLE CYREG_CLK_DIVIDER_C00
#define clk_200kHz__ENABLE_MASK 0x80000000u
#define clk_200kHz__MASK 0x80000000u
#define clk_200kHz__REGISTER CYREG_CLK_DIVIDER_C00

/* ADC_SAR_Seq_1_cy_psoc4_sar */
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN 1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN 2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN 3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT 1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN 5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PIN 6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PIN 7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PIN 3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK00
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK01
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK02
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK03
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK04
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK05
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK06
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK07
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
#define ADC_SAR_Seq_1_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_SAR_Seq_1_intClock__ENABLE CYREG_CLK_DIVIDER_A00
#define ADC_SAR_Seq_1_intClock__ENABLE_MASK 0x80000000u
#define ADC_SAR_Seq_1_intClock__MASK 0x80000000u
#define ADC_SAR_Seq_1_intClock__REGISTER CYREG_CLK_DIVIDER_A00

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x4000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 14u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 SP1"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04B61193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define P1_P45ctrl__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_P45ctrl__HSIOM_MASK 0x00F00000u
#define P1_P45ctrl__HSIOM_SHIFT 20u
#define P1_P45ctrl__MASK 0x20u
#define P1_P45ctrl__PORT 1u
#define P1_P45ctrl__SHIFT 5
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
