To use the codes, create a new "VHDL module" or "VHDL testbench" source and copy the codes. Then run the synthesis.
