Running: S:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/KuldeepGohil/Desktop/labs/LAB 05/Lab5/Lab5/CECS301_Lab5_TB_isim_beh.exe -prj C:/Users/KuldeepGohil/Desktop/labs/LAB 05/Lab5/Lab5/CECS301_Lab5_TB_beh.prj work.CECS301_Lab5_TB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/KuldeepGohil/Desktop/labs/LAB 05/Lab5/Lab5/reg16.v" into library work
Analyzing Verilog file "C:/Users/KuldeepGohil/Desktop/labs/LAB 05/Lab5/Lab5/decoder_3to8.v" into library work
Analyzing Verilog file "C:/Users/KuldeepGohil/Desktop/labs/LAB 05/Lab5/Lab5/Register_File.v" into library work
Analyzing Verilog file "C:/Users/KuldeepGohil/Desktop/labs/LAB 05/Lab5/Lab5/CECS301_Lab5_TB.v" into library work
Analyzing Verilog file "S:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module decoder_3to8
Compiling module reg16
Compiling module Register_File
Compiling module CECS301_Lab5_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\CECS301_Lab5_TB_isim_beh.exe.sim\libPortability.dll".
Compiled 5 Verilog Units
Built simulation executable C:/Users/KuldeepGohil/Desktop/labs/LAB 05/Lab5/Lab5/CECS301_Lab5_TB_isim_beh.exe
Fuse Memory Usage: 27712 KB
Fuse CPU Usage: 374 ms
