0.7
2020.1
May 27 2020
19:59:15
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/glbl.v,1590624368,systemVerilog,,,,glbl,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
