[11/26 23:21:19      0s] 
[11/26 23:21:19      0s] Cadence Innovus(TM) Implementation System.
[11/26 23:21:19      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/26 23:21:19      0s] 
[11/26 23:21:19      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[11/26 23:21:19      0s] Options:	
[11/26 23:21:19      0s] Date:		Wed Nov 26 23:21:19 2025
[11/26 23:21:19      0s] Host:		mario.ece.utexas.edu (x86_64 w/Linux 4.18.0-553.82.1.el8_10.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz 22528KB)
[11/26 23:21:19      0s] OS:		Red Hat Enterprise Linux release 8.10 (Ootpa)
[11/26 23:21:19      0s] 
[11/26 23:21:19      0s] License:
[11/26 23:21:20      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[11/26 23:21:20      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/26 23:21:25      0s] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /usr/local/packages/cadence_2017/innovus171/tools.lnx86/lib/64bit/libstdc++.so.6: version `CXXABI_1.3.8' not found (required by /usr/local/packages/cadence_2022/INNOVUS211/oa_v22.60.087/lib/linux_rhel60_64/opt/liboaDesign.so)

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /usr/local/packages/cadence_2017/innovus171/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

@(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[11/26 23:21:42      8s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[11/26 23:21:42      8s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[11/26 23:21:42      8s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[11/26 23:21:42      8s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[11/26 23:21:42      8s] @(#)CDS: CPE v17.11-s095
[11/26 23:21:42      8s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[11/26 23:21:42      8s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[11/26 23:21:42      8s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/26 23:21:42      8s] @(#)CDS: RCDB 11.10
[11/26 23:21:42      8s] --- Running on mario.ece.utexas.edu (x86_64 w/Linux 4.18.0-553.82.1.el8_10.x86_64) (16cores*64cpus*Intel(R) Xeon(R) Gold 5218 CPU @ 2.30GHz 22528KB) ---
[11/26 23:21:42      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1897780_mario.ece.utexas.edu_ai6875_3QDwuK.

[11/26 23:21:42      8s] Change the soft stacksize limit to 0.2%RAM (771 mbytes). Set global soft_stack_size_limit to change the value.
[11/26 23:21:43      9s] 
[11/26 23:21:43      9s] **INFO:  MMMC transition support version v31-84 
[11/26 23:21:43      9s] 
[11/26 23:21:43      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/26 23:21:43      9s] <CMD> suppressMessage ENCEXT-2799
[11/26 23:21:43      9s] <CMD> getVersion
[11/26 23:21:43      9s] <CMD> getDrawView
[11/26 23:21:43      9s] <CMD> loadWorkspace -name Physical
[11/26 23:21:44      9s] <CMD> win
[11/26 23:22:36      9s] <CMD> set init_gnd_net 1'b0
[11/26 23:22:36      9s] <CMD> set init_lef_file gscl45nm.lef
[11/26 23:22:36      9s] <CMD> set init_design_settop 0
[11/26 23:22:36      9s] <CMD> set init_verilog {apr45nm.v synth_netlist.v}
[11/26 23:22:36      9s] <CMD> set init_pwr_net 1'b1
[11/26 23:22:36      9s] <CMD> init_design
[11/26 23:22:36      9s] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

[11/26 23:22:36      9s] Loading LEF file gscl45nm.lef ...
[11/26 23:22:36      9s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
[11/26 23:22:36      9s] Set DBUPerIGU to M2 pitch 380.
[11/26 23:22:36      9s] 
[11/26 23:22:36      9s] viaInitial starts at Wed Nov 26 23:22:36 2025
viaInitial ends at Wed Nov 26 23:22:36 2025
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=1.28min, fe_mem=509.1M) ***
[11/26 23:22:36      9s] #% Begin Load netlist data ... (date=11/26 23:22:36, mem=511.0M)
[11/26 23:22:36      9s] *** Begin netlist parsing (mem=509.1M) ***
[11/26 23:22:36      9s] Created 0 new cells from 0 timing libraries.
[11/26 23:22:36      9s] Reading netlist ...
[11/26 23:22:36      9s] Backslashed names will retain backslash and a trailing blank character.
[11/26 23:22:36      9s] Reading verilog netlist 'apr45nm.v'
[11/26 23:22:36      9s] Reading verilog netlist 'synth_netlist.v'
[11/26 23:22:36      9s] 
[11/26 23:22:36      9s] *** Memory Usage v#1 (Current mem = 511.055M, initial mem = 186.469M) ***
[11/26 23:22:36      9s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=511.1M) ***
[11/26 23:22:36      9s] #% End Load netlist data ... (date=11/26 23:22:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=514.8M, current mem=514.8M)
[11/26 23:22:36      9s] Top level cell is core.
[11/26 23:22:36      9s] Hooked 0 DB cells to tlib cells.
[11/26 23:22:36      9s] Starting recursive module instantiation check.
[11/26 23:22:36      9s] No recursion found.
[11/26 23:22:36      9s] Building hierarchical netlist for Cell core ...
[11/26 23:22:36      9s] *** Netlist is unique.
[11/26 23:22:36      9s] Set DBUPerIGU to techSite CoreSite width 760.
[11/26 23:22:36      9s] ** info: there are 34 modules.
[11/26 23:22:36      9s] ** info: there are 1795 stdCell insts.
[11/26 23:22:36      9s] 
[11/26 23:22:36      9s] *** Memory Usage v#1 (Current mem = 545.719M, initial mem = 186.469M) ***
[11/26 23:22:36      9s] Horizontal Layer M1 offset = 190 (guessed)
[11/26 23:22:36      9s] Vertical Layer M2 offset = 190 (guessed)
[11/26 23:22:36      9s] Suggestion: specify LAYER OFFSET in LEF file
[11/26 23:22:36      9s] Reason: hard to extract LAYER OFFSET from standard cells
[11/26 23:22:36      9s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[11/26 23:22:36      9s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[11/26 23:22:36      9s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[11/26 23:22:36      9s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[11/26 23:22:36      9s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[11/26 23:22:36      9s] Set Default Net Delay as 1000 ps.
[11/26 23:22:36      9s] Set Default Net Load as 0.5 pF. 
[11/26 23:22:36      9s] Set Default Input Pin Transition as 0.1 ps.
[11/26 23:22:36     10s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[11/26 23:22:36     10s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[11/26 23:22:36     10s] Extraction setup Started 
[11/26 23:22:36     10s] 
[11/26 23:22:36     10s] *** Summary of all messages that are not suppressed in this session:
[11/26 23:22:36     10s] Severity  ID               Count  Summary                                  
[11/26 23:22:36     10s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[11/26 23:22:36     10s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[11/26 23:22:36     10s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[11/26 23:22:36     10s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[11/26 23:22:36     10s] *** Message Summary: 2 warning(s), 2 error(s)
[11/26 23:22:36     10s] 
[11/26 23:23:09     10s] <CMD> getIoFlowFlag
[11/26 23:23:51     11s] <CMD> setFPlanRowSpacingAndType 5.0 1
[11/26 23:23:51     11s] Row spacing should be a multiple of the first horizontal routing layer pitch.
[11/26 23:23:51     11s] Adjusting row spacing to 5.13.
[11/26 23:23:51     11s] <CMD> setIoFlowFlag 0
[11/26 23:23:51     11s] <CMD> floorPlan -flip n -site CoreSite -r 1 0.7 10.0 10 10 10.0
[11/26 23:23:51     11s] Horizontal Layer M1 offset = 190 (guessed)
[11/26 23:23:51     11s] Vertical Layer M2 offset = 190 (guessed)
[11/26 23:23:51     11s] Suggestion: specify LAYER OFFSET in LEF file
[11/26 23:23:51     11s] Reason: hard to extract LAYER OFFSET from standard cells
[11/26 23:23:51     11s] Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
[11/26 23:23:51     11s] Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
[11/26 23:23:51     11s] Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
[11/26 23:23:51     11s] Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
[11/26 23:23:51     11s] Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
[11/26 23:23:51     11s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/26 23:23:51     11s] <CMD> uiSetTool select
[11/26 23:23:51     11s] <CMD> getIoFlowFlag
[11/26 23:23:51     11s] <CMD> fit
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingLayers {}
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingLayers {}
[11/26 23:24:18     11s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeRingLayers {}
[11/26 23:24:18     11s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 23:24:18     11s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 23:24:51     12s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/26 23:24:51     12s] The ring targets are set to core/block ring wires.
[11/26 23:24:51     12s] addRing command will consider rows while creating rings.
[11/26 23:24:51     12s] addRing command will disallow rings to go over rows.
[11/26 23:24:51     12s] addRing command will ignore shorts while creating rings.
[11/26 23:24:51     12s] <CMD> addRing -nets {1'b0 1'b1} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.5 bottom 0.5 left 0.5 right 0.5} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/26 23:24:51     12s] 
[11/26 23:24:51     12s] Ring generation is complete.
[11/26 23:24:51     12s] vias are now being generated.
[11/26 23:24:51     12s] addRing created 8 wires.
[11/26 23:24:51     12s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/26 23:24:51     12s] +--------+----------------+----------------+
[11/26 23:24:51     12s] |  Layer |     Created    |     Deleted    |
[11/26 23:24:51     12s] +--------+----------------+----------------+
[11/26 23:24:51     12s] | metal1 |        4       |       NA       |
[11/26 23:24:51     12s] |  via1  |        8       |        0       |
[11/26 23:24:51     12s] | metal2 |        4       |       NA       |
[11/26 23:24:51     12s] +--------+----------------+----------------+
[11/26 23:25:16     12s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:16     12s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:16     12s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/26 23:25:20     12s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/26 23:25:20     12s] <CMD> setEndCapMode -reset
[11/26 23:25:20     12s] <CMD> setEndCapMode -boundary_tap false
[11/26 23:25:20     12s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/26 23:25:20     12s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:20     12s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:20     12s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:20     12s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:20     12s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:20     12s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:20     12s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {} -maxAllowedDelay 1
[11/26 23:25:20     12s] **WARN: (IMPOPT-6036):	-useCells list is empty.
[11/26 23:25:20     12s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:20     12s] <CMD> setPlaceMode -reset
[11/26 23:25:20     12s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/26 23:25:20     12s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:25:20     12s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/26 23:25:30     12s] <CMD> setPlaceMode -fp false
[11/26 23:25:30     12s] <CMD> placeDesign
[11/26 23:25:30     12s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[11/26 23:25:30     12s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[11/26 23:25:30     12s] *** Starting placeDesign default flow ***
[11/26 23:25:30     12s] Deleted 0 physical inst  (cell - / prefix -).
[11/26 23:25:30     12s] Extracting standard cell pins and blockage ...... 
[11/26 23:25:30     12s] Pin and blockage extraction finished
[11/26 23:25:30     12s] Extracting macro/IO cell pins and blockage ...... 
[11/26 23:25:30     12s] Pin and blockage extraction finished
[11/26 23:25:30     12s] *** Starting "NanoPlace(TM) placement v#10 (mem=867.0M)" ...
[11/26 23:25:30     12s] No user setting net weight.
[11/26 23:25:30     12s] Options: ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
[11/26 23:25:30     12s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/26 23:25:30     12s] Define the scan chains before using this option.
[11/26 23:25:30     12s] Type 'man IMPSP-9042' for more detail.
[11/26 23:25:30     12s] #std cell=1795 (0 fixed + 1795 movable) #block=0 (0 floating + 0 preplaced)
[11/26 23:25:30     12s] #ioInst=0 #net=1923 #term=6391 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=276
[11/26 23:25:30     12s] stdCell: 1795 single + 0 double + 0 multi
[11/26 23:25:30     12s] Total standard cell length = 2.0579 (mm), area = 0.0051 (mm^2)
[11/26 23:25:30     12s] Core basic site is CoreSite
[11/26 23:25:30     12s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 23:25:30     12s] Estimated cell power/ground rail width = 0.308 um
[11/26 23:25:30     12s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 23:25:30     12s] Apply auto density screen in pre-place stage.
[11/26 23:25:30     12s] Auto density screen increases utilization from 0.677 to 0.762
[11/26 23:25:30     12s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 868.0M
[11/26 23:25:30     12s] Average module density = 0.762.
[11/26 23:25:30     12s] Density for the design = 0.762.
[11/26 23:25:30     12s]        = stdcell_area 5416 sites (5083 um^2) / alloc_area 7109 sites (6672 um^2).
[11/26 23:25:30     12s] Pin Density = 0.7989.
[11/26 23:25:30     12s]             = total # of pins 6391 / total area 8000.
[11/26 23:25:30     12s] Initial padding reaches pin density 1.000 for top
[11/26 23:25:30     12s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.860
[11/26 23:25:30     12s] Initial padding increases density from 0.762 to 0.950 for top
[11/26 23:25:30     12s] === lastAutoLevel = 7 
[11/26 23:25:30     12s] [adp] 0:1:0:1
[11/26 23:25:30     12s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[11/26 23:25:31     12s] Iteration  1: Total net bbox = 1.174e-10 (5.60e-11 6.14e-11)
[11/26 23:25:31     12s]               Est.  stn bbox = 1.233e-10 (5.91e-11 6.42e-11)
[11/26 23:25:31     12s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.0M
[11/26 23:25:31     12s] Iteration  2: Total net bbox = 1.174e-10 (5.60e-11 6.14e-11)
[11/26 23:25:31     12s]               Est.  stn bbox = 1.233e-10 (5.91e-11 6.42e-11)
[11/26 23:25:31     12s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 878.0M
[11/26 23:25:31     12s] exp_mt_sequential is set from setPlaceMode option to 1
[11/26 23:25:31     12s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/26 23:25:31     12s] place_exp_mt_interval set to default 32
[11/26 23:25:31     12s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/26 23:25:31     12s] Iteration  3: Total net bbox = 1.098e+01 (6.77e+00 4.21e+00)
[11/26 23:25:31     12s]               Est.  stn bbox = 1.296e+01 (8.07e+00 4.89e+00)
[11/26 23:25:31     12s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 895.0M
[11/26 23:25:32     13s] Iteration  4: Total net bbox = 2.436e+04 (1.28e+04 1.16e+04)
[11/26 23:25:32     13s]               Est.  stn bbox = 3.076e+04 (1.59e+04 1.48e+04)
[11/26 23:25:32     13s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 895.0M
[11/26 23:25:32     13s] Iteration  5: Total net bbox = 2.729e+04 (1.43e+04 1.30e+04)
[11/26 23:25:32     13s]               Est.  stn bbox = 3.520e+04 (1.83e+04 1.69e+04)
[11/26 23:25:32     13s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 895.0M
[11/26 23:25:33     13s] Iteration  6: Total net bbox = 2.750e+04 (1.44e+04 1.31e+04)
[11/26 23:25:33     13s]               Est.  stn bbox = 3.531e+04 (1.83e+04 1.70e+04)
[11/26 23:25:33     13s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 895.0M
[11/26 23:25:33     13s] Starting Early Global Route rough congestion estimation: mem = 895.0M
[11/26 23:25:33     13s] (I)       Reading DB...
[11/26 23:25:33     13s] (I)       before initializing RouteDB syMemory usage = 897.0 MB
[11/26 23:25:33     13s] (I)       congestionReportName   : 
[11/26 23:25:33     13s] (I)       layerRangeFor2DCongestion : 
[11/26 23:25:33     13s] (I)       buildTerm2TermWires    : 1
[11/26 23:25:33     13s] (I)       doTrackAssignment      : 1
[11/26 23:25:33     13s] (I)       dumpBookshelfFiles     : 0
[11/26 23:25:33     13s] (I)       numThreads             : 1
[11/26 23:25:33     13s] (I)       bufferingAwareRouting  : false
[11/26 23:25:33     13s] [NR-eGR] honorMsvRouteConstraint: false
[11/26 23:25:33     13s] (I)       honorPin               : false
[11/26 23:25:33     13s] (I)       honorPinGuide          : true
[11/26 23:25:33     13s] (I)       honorPartition         : false
[11/26 23:25:33     13s] (I)       allowPartitionCrossover: false
[11/26 23:25:33     13s] (I)       honorSingleEntry       : true
[11/26 23:25:33     13s] (I)       honorSingleEntryStrong : true
[11/26 23:25:33     13s] (I)       handleViaSpacingRule   : false
[11/26 23:25:33     13s] (I)       handleEolSpacingRule   : false
[11/26 23:25:33     13s] (I)       PDConstraint           : none
[11/26 23:25:33     13s] (I)       expBetterNDRHandling   : false
[11/26 23:25:33     13s] [NR-eGR] honorClockSpecNDR      : 0
[11/26 23:25:33     13s] (I)       routingEffortLevel     : 3
[11/26 23:25:33     13s] (I)       effortLevel            : standard
[11/26 23:25:33     13s] [NR-eGR] minRouteLayer          : 2
[11/26 23:25:33     13s] [NR-eGR] maxRouteLayer          : 127
[11/26 23:25:33     13s] (I)       relaxedTopLayerCeiling : 127
[11/26 23:25:33     13s] (I)       relaxedBottomLayerFloor: 2
[11/26 23:25:33     13s] (I)       numRowsPerGCell        : 4
[11/26 23:25:33     13s] (I)       speedUpLargeDesign     : 0
[11/26 23:25:33     13s] (I)       multiThreadingTA       : 1
[11/26 23:25:33     13s] (I)       blkAwareLayerSwitching : 1
[11/26 23:25:33     13s] (I)       optimizationMode       : false
[11/26 23:25:33     13s] (I)       routeSecondPG          : false
[11/26 23:25:33     13s] (I)       scenicRatioForLayerRelax: 0.00
[11/26 23:25:33     13s] (I)       detourLimitForLayerRelax: 0.00
[11/26 23:25:33     13s] (I)       punchThroughDistance   : 500.00
[11/26 23:25:33     13s] (I)       scenicBound            : 1.15
[11/26 23:25:33     13s] (I)       maxScenicToAvoidBlk    : 100.00
[11/26 23:25:33     13s] (I)       source-to-sink ratio   : 0.00
[11/26 23:25:33     13s] (I)       targetCongestionRatioH : 1.00
[11/26 23:25:33     13s] (I)       targetCongestionRatioV : 1.00
[11/26 23:25:33     13s] (I)       layerCongestionRatio   : 0.70
[11/26 23:25:33     13s] (I)       m1CongestionRatio      : 0.10
[11/26 23:25:33     13s] (I)       m2m3CongestionRatio    : 0.70
[11/26 23:25:33     13s] (I)       localRouteEffort       : 1.00
[11/26 23:25:33     13s] (I)       numSitesBlockedByOneVia: 8.00
[11/26 23:25:33     13s] (I)       supplyScaleFactorH     : 1.00
[11/26 23:25:33     13s] (I)       supplyScaleFactorV     : 1.00
[11/26 23:25:33     13s] (I)       highlight3DOverflowFactor: 0.00
[11/26 23:25:33     13s] (I)       doubleCutViaModelingRatio: 0.00
[11/26 23:25:33     13s] (I)       routeVias              : 
[11/26 23:25:33     13s] (I)       readTROption           : true
[11/26 23:25:33     13s] (I)       extraSpacingFactor     : 1.00
[11/26 23:25:33     13s] [NR-eGR] numTracksPerClockWire  : 0
[11/26 23:25:33     13s] (I)       routeSelectedNetsOnly  : false
[11/26 23:25:33     13s] (I)       clkNetUseMaxDemand     : false
[11/26 23:25:33     13s] (I)       extraDemandForClocks   : 0
[11/26 23:25:33     13s] (I)       steinerRemoveLayers    : false
[11/26 23:25:33     13s] (I)       demoteLayerScenicScale : 1.00
[11/26 23:25:33     13s] (I)       nonpreferLayerCostScale : 100.00
[11/26 23:25:33     13s] (I)       similarTopologyRoutingFast : false
[11/26 23:25:33     13s] (I)       spanningTreeRefinement : false
[11/26 23:25:33     13s] (I)       spanningTreeRefinementAlpha : 0.50
[11/26 23:25:33     13s] (I)       starting read tracks
[11/26 23:25:33     13s] (I)       build grid graph
[11/26 23:25:33     13s] (I)       build grid graph start
[11/26 23:25:33     13s] [NR-eGR] Layer1 has no routable track
[11/26 23:25:33     13s] [NR-eGR] Layer2 has single uniform track structure
[11/26 23:25:33     13s] [NR-eGR] Layer3 has single uniform track structure
[11/26 23:25:33     13s] [NR-eGR] Layer4 has single uniform track structure
[11/26 23:25:33     13s] [NR-eGR] Layer5 has single uniform track structure
[11/26 23:25:33     13s] [NR-eGR] Layer6 has single uniform track structure
[11/26 23:25:33     13s] [NR-eGR] Layer7 has single uniform track structure
[11/26 23:25:33     13s] [NR-eGR] Layer8 has single uniform track structure
[11/26 23:25:33     13s] [NR-eGR] Layer9 has single uniform track structure
[11/26 23:25:33     13s] [NR-eGR] Layer10 has single uniform track structure
[11/26 23:25:33     13s] (I)       build grid graph end
[11/26 23:25:33     13s] (I)       numViaLayers=10
[11/26 23:25:33     13s] (I)       Reading via M2_M1_viaB for layer: 0 
[11/26 23:25:33     13s] (I)       Reading via M3_M2_viaB for layer: 1 
[11/26 23:25:33     13s] (I)       Reading via M4_M3_viaB for layer: 2 
[11/26 23:25:33     13s] (I)       Reading via M5_M4_via for layer: 3 
[11/26 23:25:33     13s] (I)       Reading via M6_M5_via for layer: 4 
[11/26 23:25:33     13s] (I)       Reading via M7_M6_via for layer: 5 
[11/26 23:25:33     13s] (I)       Reading via M8_M7_via for layer: 6 
[11/26 23:25:33     13s] (I)       Reading via M9_M8_via for layer: 7 
[11/26 23:25:33     13s] (I)       Reading via M10_M9_via for layer: 8 
[11/26 23:25:33     13s] (I)       end build via table
[11/26 23:25:33     13s] [NR-eGR] numRoutingBlks=0 numInstBlks=82 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/26 23:25:33     13s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/26 23:25:33     13s] (I)       readDataFromPlaceDB
[11/26 23:25:33     13s] (I)       Read net information..
[11/26 23:25:33     13s] [NR-eGR] Read numTotalNets=1830  numIgnoredNets=0
[11/26 23:25:33     13s] (I)       Read testcase time = 0.000 seconds
[11/26 23:25:33     13s] 
[11/26 23:25:33     13s] (I)       read default dcut vias
[11/26 23:25:33     13s] (I)       Reading via M2_M1_via for layer: 0 
[11/26 23:25:33     13s] (I)       Reading via M3_M2_via for layer: 1 
[11/26 23:25:33     13s] (I)       Reading via M4_M3_via for layer: 2 
[11/26 23:25:33     13s] (I)       Reading via M5_M4_via for layer: 3 
[11/26 23:25:33     13s] (I)       Reading via M6_M5_via for layer: 4 
[11/26 23:25:33     13s] (I)       Reading via M7_M6_via for layer: 5 
[11/26 23:25:33     13s] (I)       Reading via M8_M7_via for layer: 6 
[11/26 23:25:33     13s] (I)       Reading via M9_M8_via for layer: 7 
[11/26 23:25:33     13s] (I)       Reading via M10_M9_via for layer: 8 
[11/26 23:25:33     13s] (I)       build grid graph start
[11/26 23:25:33     13s] (I)       build grid graph end
[11/26 23:25:33     13s] (I)       Model blockage into capacity
[11/26 23:25:33     13s] (I)       Read numBlocks=332  numPreroutedWires=0  numCapScreens=0
[11/26 23:25:33     13s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       blocked area on Layer2 : 3334502800  (2.90%)
[11/26 23:25:33     13s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/26 23:25:33     13s] (I)       Modeling time = 0.000 seconds
[11/26 23:25:33     13s] 
[11/26 23:25:33     13s] (I)       Number of ignored nets = 0
[11/26 23:25:33     13s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/26 23:25:33     13s] (I)       Number of clock nets = 0.  Ignored: No
[11/26 23:25:33     13s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/26 23:25:33     13s] (I)       Number of special nets = 0.  Ignored: Yes
[11/26 23:25:33     13s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/26 23:25:33     13s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/26 23:25:33     13s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/26 23:25:33     13s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/26 23:25:33     13s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 23:25:33     13s] (I)       Before initializing earlyGlobalRoute syMemory usage = 898.0 MB
[11/26 23:25:33     13s] (I)       Ndr track 0 does not exist
[11/26 23:25:33     13s] (I)       Layer1  viaCost=200.00
[11/26 23:25:33     13s] (I)       Layer2  viaCost=200.00
[11/26 23:25:33     13s] (I)       Layer3  viaCost=200.00
[11/26 23:25:33     13s] (I)       Layer4  viaCost=100.00
[11/26 23:25:33     13s] (I)       Layer5  viaCost=100.00
[11/26 23:25:33     13s] (I)       Layer6  viaCost=100.00
[11/26 23:25:33     13s] (I)       Layer7  viaCost=100.00
[11/26 23:25:33     13s] (I)       Layer8  viaCost=100.00
[11/26 23:25:33     13s] (I)       Layer9  viaCost=100.00
[11/26 23:25:33     13s] (I)       ---------------------Grid Graph Info--------------------
[11/26 23:25:33     13s] (I)       routing area        :  (0, 0) - (344660, 334020)
[11/26 23:25:33     13s] (I)       core area           :  (20140, 20140) - (324520, 313880)
[11/26 23:25:33     13s] (I)       Site Width          :   760  (dbu)
[11/26 23:25:33     13s] (I)       Row Height          :  4940  (dbu)
[11/26 23:25:33     13s] (I)       GCell Width         : 19760  (dbu)
[11/26 23:25:33     13s] (I)       GCell Height        : 19760  (dbu)
[11/26 23:25:33     13s] (I)       grid                :    18    17    10
[11/26 23:25:33     13s] (I)       vertical capacity   :     0 19760     0 19760     0 19760     0 19760     0 19760
[11/26 23:25:33     13s] (I)       horizontal capacity :     0     0 19760     0 19760     0 19760     0 19760     0
[11/26 23:25:33     13s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[11/26 23:25:33     13s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[11/26 23:25:33     13s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[11/26 23:25:33     13s] (I)       First Track Coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[11/26 23:25:33     13s] (I)       Num tracks per GCell: 76.00 52.00 52.00 35.29 34.67 35.29 10.40 11.76  5.78  5.88
[11/26 23:25:33     13s] (I)       Total num of tracks :     0   907   879   614   585   614   175   204    97   102
[11/26 23:25:33     13s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/26 23:25:33     13s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/26 23:25:33     13s] (I)       --------------------------------------------------------
[11/26 23:25:33     13s] 
[11/26 23:25:33     13s] [NR-eGR] ============ Routing rule table ============
[11/26 23:25:33     13s] [NR-eGR] Rule id 0. Nets 1830 
[11/26 23:25:33     13s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/26 23:25:33     13s] [NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[11/26 23:25:33     13s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/26 23:25:33     13s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/26 23:25:33     13s] [NR-eGR] ========================================
[11/26 23:25:33     13s] [NR-eGR] 
[11/26 23:25:33     13s] (I)       After initializing earlyGlobalRoute syMemory usage = 898.0 MB
[11/26 23:25:33     13s] (I)       Loading and dumping file time : 0.01 seconds
[11/26 23:25:33     13s] (I)       ============= Initialization =============
[11/26 23:25:33     13s] (I)       numLocalWires=3991  numGlobalNetBranches=1096  numLocalNetBranches=900
[11/26 23:25:33     13s] (I)       totalPins=6022  totalGlobalPin=3261 (54.15%)
[11/26 23:25:33     13s] (I)       total 2D Cap : 72291 = (31248 H, 41043 V)
[11/26 23:25:33     13s] (I)       ============  Phase 1a Route ============
[11/26 23:25:33     13s] (I)       Phase 1a runs 0.00 seconds
[11/26 23:25:33     13s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/26 23:25:33     13s] (I)       Usage: 3404 = (1749 H, 1655 V) = (5.60% H, 4.03% V) = (1.728e+04um H, 1.635e+04um V)
[11/26 23:25:33     13s] (I)       
[11/26 23:25:33     13s] (I)       ============  Phase 1b Route ============
[11/26 23:25:33     13s] (I)       Usage: 3404 = (1749 H, 1655 V) = (5.60% H, 4.03% V) = (1.728e+04um H, 1.635e+04um V)
[11/26 23:25:33     13s] (I)       
[11/26 23:25:33     13s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/26 23:25:33     13s] 
[11/26 23:25:33     13s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/26 23:25:33     13s] Finished Early Global Route rough congestion estimation: mem = 898.0M
[11/26 23:25:33     13s] earlyGlobalRoute rough estimation gcell size 4 row height
[11/26 23:25:33     13s] Congestion driven padding in post-place stage.
[11/26 23:25:33     14s] Congestion driven padding increases utilization from 1.097 to 1.083
[11/26 23:25:33     14s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 898.0M
[11/26 23:25:33     14s] Global placement CDP skipped at cutLevel 7.
[11/26 23:25:33     14s] Iteration  7: Total net bbox = 3.514e+04 (1.79e+04 1.73e+04)
[11/26 23:25:33     14s]               Est.  stn bbox = 4.395e+04 (2.21e+04 2.18e+04)
[11/26 23:25:33     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 898.0M
[11/26 23:25:33     14s] Iteration  8: Total net bbox = 3.514e+04 (1.79e+04 1.73e+04)
[11/26 23:25:33     14s]               Est.  stn bbox = 4.395e+04 (2.21e+04 2.18e+04)
[11/26 23:25:33     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 898.0M
[11/26 23:25:33     14s] Iteration  9: Total net bbox = 3.521e+04 (1.81e+04 1.71e+04)
[11/26 23:25:33     14s]               Est.  stn bbox = 4.425e+04 (2.25e+04 2.18e+04)
[11/26 23:25:33     14s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 896.0M
[11/26 23:25:33     14s] Iteration 10: Total net bbox = 3.547e+04 (1.80e+04 1.74e+04)
[11/26 23:25:33     14s]               Est.  stn bbox = 4.453e+04 (2.24e+04 2.21e+04)
[11/26 23:25:33     14s]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 896.0M
[11/26 23:25:33     14s] Iteration 11: Total net bbox = 3.547e+04 (1.80e+04 1.74e+04)
[11/26 23:25:33     14s]               Est.  stn bbox = 4.453e+04 (2.24e+04 2.21e+04)
[11/26 23:25:33     14s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 896.0M
[11/26 23:25:33     14s] *** cost = 3.547e+04 (1.80e+04 1.74e+04) (cpu for global=0:00:02.0) real=0:00:03.0***
[11/26 23:25:33     14s] Solver runtime cpu: 0:00:01.9 real: 0:00:01.9
[11/26 23:25:33     14s] Core Placement runtime cpu: 0:00:01.9 real: 0:00:03.0
[11/26 23:25:33     14s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/26 23:25:33     14s] Type 'man IMPSP-9025' for more detail.
[11/26 23:25:33     14s] #spOpts: mergeVia=F 
[11/26 23:25:33     14s] Core basic site is CoreSite
[11/26 23:25:33     14s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 23:25:33     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 23:25:33     14s] *** Starting refinePlace (0:00:14.7 mem=896.0M) ***
[11/26 23:25:33     14s] Total net bbox length = 3.556e+04 (1.798e+04 1.758e+04) (ext = 5.849e+03)
[11/26 23:25:33     14s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 23:25:33     14s] Starting refinePlace ...
[11/26 23:25:33     14s] default core: bins with density >  0.75 = 35.7 % ( 5 / 14 )
[11/26 23:25:33     14s] Density distribution unevenness ratio = 7.614%
[11/26 23:25:33     14s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 23:25:33     14s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=898.0MB) @(0:00:14.7 - 0:00:14.7).
[11/26 23:25:33     14s] Move report: preRPlace moves 1795 insts, mean move: 0.79 um, max move: 5.81 um
[11/26 23:25:33     14s] 	Max move on inst (_3194_): (158.03, 120.77) --> (160.55, 124.07)
[11/26 23:25:33     14s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: OAI21X1
[11/26 23:25:33     14s] wireLenOptFixPriorityInst 0 inst fixed
[11/26 23:25:33     14s] Placement tweakage begins.
[11/26 23:25:33     14s] wire length = 4.396e+04
[11/26 23:25:34     14s] wire length = 4.331e+04
[11/26 23:25:34     14s] Placement tweakage ends.
[11/26 23:25:34     14s] Move report: tweak moves 817 insts, mean move: 1.84 um, max move: 15.39 um
[11/26 23:25:34     14s] 	Max move on inst (_1704_): (56.81, 131.67) --> (64.60, 139.27)
[11/26 23:25:34     14s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=898.0MB) @(0:00:14.7 - 0:00:14.9).
[11/26 23:25:34     14s] Move report: legalization moves 308 insts, mean move: 0.40 um, max move: 8.74 um
[11/26 23:25:34     14s] 	Max move on inst (_2641_): (79.61, 70.87) --> (78.47, 63.27)
[11/26 23:25:34     14s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=902.0MB) @(0:00:14.9 - 0:00:14.9).
[11/26 23:25:34     14s] Move report: Detail placement moves 1795 insts, mean move: 1.35 um, max move: 14.02 um
[11/26 23:25:34     14s] 	Max move on inst (_1704_): (57.21, 132.45) --> (64.41, 139.27)
[11/26 23:25:34     14s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 902.0MB
[11/26 23:25:34     14s] Statistics of distance of Instance movement in refine placement:
[11/26 23:25:34     14s]   maximum (X+Y) =        14.02 um
[11/26 23:25:34     14s]   inst (_1704_) with max move: (57.2145, 132.446) -> (64.41, 139.27)
[11/26 23:25:34     14s]   mean    (X+Y) =         1.35 um
[11/26 23:25:34     14s] Summary Report:
[11/26 23:25:34     14s] Instances move: 1795 (out of 1795 movable)
[11/26 23:25:34     14s] Instances flipped: 0
[11/26 23:25:34     14s] Mean displacement: 1.35 um
[11/26 23:25:34     14s] Max displacement: 14.02 um (Instance: _1704_) (57.2145, 132.446) -> (64.41, 139.27)
[11/26 23:25:34     14s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[11/26 23:25:34     14s] Total instances moved : 1795
[11/26 23:25:34     14s] Total net bbox length = 3.554e+04 (1.812e+04 1.742e+04) (ext = 5.880e+03)
[11/26 23:25:34     14s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 902.0MB
[11/26 23:25:34     14s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=902.0MB) @(0:00:14.7 - 0:00:14.9).
[11/26 23:25:34     14s] *** Finished refinePlace (0:00:14.9 mem=902.0M) ***
[11/26 23:25:34     14s] *** End of Placement (cpu=0:00:02.2, real=0:00:04.0, mem=902.0M) ***
[11/26 23:25:34     14s] #spOpts: mergeVia=F 
[11/26 23:25:34     14s] Core basic site is CoreSite
[11/26 23:25:34     14s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 23:25:34     14s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 23:25:34     14s] default core: bins with density >  0.75 = 35.7 % ( 5 / 14 )
[11/26 23:25:34     14s] Density distribution unevenness ratio = 7.614%
[11/26 23:25:34     14s] Starting IO pin assignment...
[11/26 23:25:34     14s] The design is not routed. Using flight-line based method for pin assignment.
[11/26 23:25:34     14s] Completed IO pin assignment.
[11/26 23:25:34     14s] Starting congestion repair ...
[11/26 23:25:34     14s] congRepair options: -clkGateAware 0 -rplaceIncrNPClkGateAwareMode 4.
[11/26 23:25:34     15s] Starting Early Global Route congestion estimation: mem = 901.0M
[11/26 23:25:34     15s] (I)       Reading DB...
[11/26 23:25:34     15s] (I)       before initializing RouteDB syMemory usage = 902.0 MB
[11/26 23:25:34     15s] (I)       congestionReportName   : 
[11/26 23:25:34     15s] (I)       layerRangeFor2DCongestion : 
[11/26 23:25:34     15s] (I)       buildTerm2TermWires    : 1
[11/26 23:25:34     15s] (I)       doTrackAssignment      : 1
[11/26 23:25:34     15s] (I)       dumpBookshelfFiles     : 0
[11/26 23:25:34     15s] (I)       numThreads             : 1
[11/26 23:25:34     15s] (I)       bufferingAwareRouting  : false
[11/26 23:25:34     15s] [NR-eGR] honorMsvRouteConstraint: false
[11/26 23:25:34     15s] (I)       honorPin               : false
[11/26 23:25:34     15s] (I)       honorPinGuide          : true
[11/26 23:25:34     15s] (I)       honorPartition         : false
[11/26 23:25:34     15s] (I)       allowPartitionCrossover: false
[11/26 23:25:34     15s] (I)       honorSingleEntry       : true
[11/26 23:25:34     15s] (I)       honorSingleEntryStrong : true
[11/26 23:25:34     15s] (I)       handleViaSpacingRule   : false
[11/26 23:25:34     15s] (I)       handleEolSpacingRule   : false
[11/26 23:25:34     15s] (I)       PDConstraint           : none
[11/26 23:25:34     15s] (I)       expBetterNDRHandling   : false
[11/26 23:25:34     15s] [NR-eGR] honorClockSpecNDR      : 0
[11/26 23:25:34     15s] (I)       routingEffortLevel     : 3
[11/26 23:25:34     15s] (I)       effortLevel            : standard
[11/26 23:25:34     15s] [NR-eGR] minRouteLayer          : 2
[11/26 23:25:34     15s] [NR-eGR] maxRouteLayer          : 127
[11/26 23:25:34     15s] (I)       relaxedTopLayerCeiling : 127
[11/26 23:25:34     15s] (I)       relaxedBottomLayerFloor: 2
[11/26 23:25:34     15s] (I)       numRowsPerGCell        : 1
[11/26 23:25:34     15s] (I)       speedUpLargeDesign     : 0
[11/26 23:25:34     15s] (I)       multiThreadingTA       : 1
[11/26 23:25:34     15s] (I)       blkAwareLayerSwitching : 1
[11/26 23:25:34     15s] (I)       optimizationMode       : false
[11/26 23:25:34     15s] (I)       routeSecondPG          : false
[11/26 23:25:34     15s] (I)       scenicRatioForLayerRelax: 0.00
[11/26 23:25:34     15s] (I)       detourLimitForLayerRelax: 0.00
[11/26 23:25:34     15s] (I)       punchThroughDistance   : 500.00
[11/26 23:25:34     15s] (I)       scenicBound            : 1.15
[11/26 23:25:34     15s] (I)       maxScenicToAvoidBlk    : 100.00
[11/26 23:25:34     15s] (I)       source-to-sink ratio   : 0.00
[11/26 23:25:34     15s] (I)       targetCongestionRatioH : 1.00
[11/26 23:25:34     15s] (I)       targetCongestionRatioV : 1.00
[11/26 23:25:34     15s] (I)       layerCongestionRatio   : 0.70
[11/26 23:25:34     15s] (I)       m1CongestionRatio      : 0.10
[11/26 23:25:34     15s] (I)       m2m3CongestionRatio    : 0.70
[11/26 23:25:34     15s] (I)       localRouteEffort       : 1.00
[11/26 23:25:34     15s] (I)       numSitesBlockedByOneVia: 8.00
[11/26 23:25:34     15s] (I)       supplyScaleFactorH     : 1.00
[11/26 23:25:34     15s] (I)       supplyScaleFactorV     : 1.00
[11/26 23:25:34     15s] (I)       highlight3DOverflowFactor: 0.00
[11/26 23:25:34     15s] (I)       doubleCutViaModelingRatio: 0.00
[11/26 23:25:34     15s] (I)       routeVias              : 
[11/26 23:25:34     15s] (I)       readTROption           : true
[11/26 23:25:34     15s] (I)       extraSpacingFactor     : 1.00
[11/26 23:25:34     15s] [NR-eGR] numTracksPerClockWire  : 0
[11/26 23:25:34     15s] (I)       routeSelectedNetsOnly  : false
[11/26 23:25:34     15s] (I)       clkNetUseMaxDemand     : false
[11/26 23:25:34     15s] (I)       extraDemandForClocks   : 0
[11/26 23:25:34     15s] (I)       steinerRemoveLayers    : false
[11/26 23:25:34     15s] (I)       demoteLayerScenicScale : 1.00
[11/26 23:25:34     15s] (I)       nonpreferLayerCostScale : 100.00
[11/26 23:25:34     15s] (I)       similarTopologyRoutingFast : false
[11/26 23:25:34     15s] (I)       spanningTreeRefinement : false
[11/26 23:25:34     15s] (I)       spanningTreeRefinementAlpha : 0.50
[11/26 23:25:34     15s] (I)       starting read tracks
[11/26 23:25:34     15s] (I)       build grid graph
[11/26 23:25:34     15s] (I)       build grid graph start
[11/26 23:25:34     15s] [NR-eGR] Layer1 has no routable track
[11/26 23:25:34     15s] [NR-eGR] Layer2 has single uniform track structure
[11/26 23:25:34     15s] [NR-eGR] Layer3 has single uniform track structure
[11/26 23:25:34     15s] [NR-eGR] Layer4 has single uniform track structure
[11/26 23:25:34     15s] [NR-eGR] Layer5 has single uniform track structure
[11/26 23:25:34     15s] [NR-eGR] Layer6 has single uniform track structure
[11/26 23:25:34     15s] [NR-eGR] Layer7 has single uniform track structure
[11/26 23:25:34     15s] [NR-eGR] Layer8 has single uniform track structure
[11/26 23:25:34     15s] [NR-eGR] Layer9 has single uniform track structure
[11/26 23:25:34     15s] [NR-eGR] Layer10 has single uniform track structure
[11/26 23:25:34     15s] (I)       build grid graph end
[11/26 23:25:34     15s] (I)       numViaLayers=10
[11/26 23:25:34     15s] (I)       Reading via M2_M1_viaB for layer: 0 
[11/26 23:25:34     15s] (I)       Reading via M3_M2_viaB for layer: 1 
[11/26 23:25:34     15s] (I)       Reading via M4_M3_viaB for layer: 2 
[11/26 23:25:34     15s] (I)       Reading via M5_M4_via for layer: 3 
[11/26 23:25:34     15s] (I)       Reading via M6_M5_via for layer: 4 
[11/26 23:25:34     15s] (I)       Reading via M7_M6_via for layer: 5 
[11/26 23:25:34     15s] (I)       Reading via M8_M7_via for layer: 6 
[11/26 23:25:34     15s] (I)       Reading via M9_M8_via for layer: 7 
[11/26 23:25:34     15s] (I)       Reading via M10_M9_via for layer: 8 
[11/26 23:25:34     15s] (I)       end build via table
[11/26 23:25:34     15s] [NR-eGR] numRoutingBlks=0 numInstBlks=82 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[11/26 23:25:34     15s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/26 23:25:34     15s] (I)       readDataFromPlaceDB
[11/26 23:25:34     15s] (I)       Read net information..
[11/26 23:25:34     15s] [NR-eGR] Read numTotalNets=1923  numIgnoredNets=0
[11/26 23:25:34     15s] (I)       Read testcase time = 0.000 seconds
[11/26 23:25:34     15s] 
[11/26 23:25:34     15s] (I)       read default dcut vias
[11/26 23:25:34     15s] (I)       Reading via M2_M1_via for layer: 0 
[11/26 23:25:34     15s] (I)       Reading via M3_M2_via for layer: 1 
[11/26 23:25:34     15s] (I)       Reading via M4_M3_via for layer: 2 
[11/26 23:25:34     15s] (I)       Reading via M5_M4_via for layer: 3 
[11/26 23:25:34     15s] (I)       Reading via M6_M5_via for layer: 4 
[11/26 23:25:34     15s] (I)       Reading via M7_M6_via for layer: 5 
[11/26 23:25:34     15s] (I)       Reading via M8_M7_via for layer: 6 
[11/26 23:25:34     15s] (I)       Reading via M9_M8_via for layer: 7 
[11/26 23:25:34     15s] (I)       Reading via M10_M9_via for layer: 8 
[11/26 23:25:34     15s] (I)       build grid graph start
[11/26 23:25:34     15s] (I)       build grid graph end
[11/26 23:25:34     15s] (I)       Model blockage into capacity
[11/26 23:25:34     15s] (I)       Read numBlocks=332  numPreroutedWires=0  numCapScreens=0
[11/26 23:25:34     15s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       blocked area on Layer2 : 3334502800  (2.90%)
[11/26 23:25:34     15s] (I)       blocked area on Layer3 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       blocked area on Layer4 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       blocked area on Layer5 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       blocked area on Layer6 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       blocked area on Layer7 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       blocked area on Layer8 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       blocked area on Layer9 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       blocked area on Layer10 : 0  (0.00%)
[11/26 23:25:34     15s] (I)       Modeling time = 0.001 seconds
[11/26 23:25:34     15s] 
[11/26 23:25:34     15s] (I)       Number of ignored nets = 0
[11/26 23:25:34     15s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/26 23:25:34     15s] (I)       Number of clock nets = 0.  Ignored: No
[11/26 23:25:34     15s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/26 23:25:34     15s] (I)       Number of special nets = 0.  Ignored: Yes
[11/26 23:25:34     15s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/26 23:25:34     15s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/26 23:25:34     15s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/26 23:25:34     15s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/26 23:25:34     15s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 23:25:34     15s] (I)       Before initializing earlyGlobalRoute syMemory usage = 903.0 MB
[11/26 23:25:34     15s] (I)       Ndr track 0 does not exist
[11/26 23:25:34     15s] (I)       Layer1  viaCost=200.00
[11/26 23:25:34     15s] (I)       Layer2  viaCost=200.00
[11/26 23:25:34     15s] (I)       Layer3  viaCost=200.00
[11/26 23:25:34     15s] (I)       Layer4  viaCost=100.00
[11/26 23:25:34     15s] (I)       Layer5  viaCost=100.00
[11/26 23:25:34     15s] (I)       Layer6  viaCost=100.00
[11/26 23:25:34     15s] (I)       Layer7  viaCost=100.00
[11/26 23:25:34     15s] (I)       Layer8  viaCost=100.00
[11/26 23:25:34     15s] (I)       Layer9  viaCost=100.00
[11/26 23:25:34     15s] (I)       ---------------------Grid Graph Info--------------------
[11/26 23:25:34     15s] (I)       routing area        :  (0, 0) - (344660, 334020)
[11/26 23:25:34     15s] (I)       core area           :  (20140, 20140) - (324520, 313880)
[11/26 23:25:34     15s] (I)       Site Width          :   760  (dbu)
[11/26 23:25:34     15s] (I)       Row Height          :  4940  (dbu)
[11/26 23:25:34     15s] (I)       GCell Width         :  4940  (dbu)
[11/26 23:25:34     15s] (I)       GCell Height        :  4940  (dbu)
[11/26 23:25:34     15s] (I)       grid                :    70    68    10
[11/26 23:25:34     15s] (I)       vertical capacity   :     0  4940     0  4940     0  4940     0  4940     0  4940
[11/26 23:25:34     15s] (I)       horizontal capacity :     0     0  4940     0  4940     0  4940     0  4940     0
[11/26 23:25:34     15s] (I)       Default wire width  :   130   140   140   280   280   280   800   800  1600  1600
[11/26 23:25:34     15s] (I)       Default wire space  :   130   150   140   280   280   280   800   800  1600  1600
[11/26 23:25:34     15s] (I)       Default pitch size  :   260   380   380   560   570   560  1900  1680  3420  3360
[11/26 23:25:34     15s] (I)       First Track Coord   :     0   190   190   750   760   750  2090  1870  3610  3550
[11/26 23:25:34     15s] (I)       Num tracks per GCell: 19.00 13.00 13.00  8.82  8.67  8.82  2.60  2.94  1.44  1.47
[11/26 23:25:34     15s] (I)       Total num of tracks :     0   907   879   614   585   614   175   204    97   102
[11/26 23:25:34     15s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/26 23:25:34     15s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/26 23:25:34     15s] (I)       --------------------------------------------------------
[11/26 23:25:34     15s] 
[11/26 23:25:34     15s] [NR-eGR] ============ Routing rule table ============
[11/26 23:25:34     15s] [NR-eGR] Rule id 0. Nets 1923 
[11/26 23:25:34     15s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/26 23:25:34     15s] [NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[11/26 23:25:34     15s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/26 23:25:34     15s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[11/26 23:25:34     15s] [NR-eGR] ========================================
[11/26 23:25:34     15s] [NR-eGR] 
[11/26 23:25:34     15s] (I)       After initializing earlyGlobalRoute syMemory usage = 903.0 MB
[11/26 23:25:34     15s] (I)       Loading and dumping file time : 0.01 seconds
[11/26 23:25:34     15s] (I)       ============= Initialization =============
[11/26 23:25:34     15s] (I)       totalPins=6391  totalGlobalPin=5625 (88.01%)
[11/26 23:25:34     15s] (I)       total 2D Cap : 285899 = (121520 H, 164379 V)
[11/26 23:25:34     15s] [NR-eGR] Layer group 1: route 1923 net(s) in layer range [2, 10]
[11/26 23:25:34     15s] (I)       ============  Phase 1a Route ============
[11/26 23:25:34     15s] (I)       Phase 1a runs 0.00 seconds
[11/26 23:25:34     15s] (I)       Usage: 17108 = (8859 H, 8249 V) = (7.29% H, 5.02% V) = (2.188e+04um H, 2.038e+04um V)
[11/26 23:25:34     15s] (I)       
[11/26 23:25:34     15s] (I)       ============  Phase 1b Route ============
[11/26 23:25:34     15s] (I)       Usage: 17108 = (8859 H, 8249 V) = (7.29% H, 5.02% V) = (2.188e+04um H, 2.038e+04um V)
[11/26 23:25:34     15s] (I)       
[11/26 23:25:34     15s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.225676e+04um
[11/26 23:25:34     15s] (I)       ============  Phase 1c Route ============
[11/26 23:25:34     15s] (I)       Usage: 17108 = (8859 H, 8249 V) = (7.29% H, 5.02% V) = (2.188e+04um H, 2.038e+04um V)
[11/26 23:25:34     15s] (I)       
[11/26 23:25:34     15s] (I)       ============  Phase 1d Route ============
[11/26 23:25:34     15s] (I)       Usage: 17108 = (8859 H, 8249 V) = (7.29% H, 5.02% V) = (2.188e+04um H, 2.038e+04um V)
[11/26 23:25:34     15s] (I)       
[11/26 23:25:34     15s] (I)       ============  Phase 1e Route ============
[11/26 23:25:34     15s] (I)       Phase 1e runs 0.00 seconds
[11/26 23:25:34     15s] (I)       Usage: 17108 = (8859 H, 8249 V) = (7.29% H, 5.02% V) = (2.188e+04um H, 2.038e+04um V)
[11/26 23:25:34     15s] (I)       
[11/26 23:25:34     15s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.225676e+04um
[11/26 23:25:34     15s] [NR-eGR] 
[11/26 23:25:34     15s] (I)       ============  Phase 1l Route ============
[11/26 23:25:34     15s] (I)       Phase 1l runs 0.00 seconds
[11/26 23:25:34     15s] (I)       
[11/26 23:25:34     15s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/26 23:25:34     15s] [NR-eGR]                OverCon            
[11/26 23:25:34     15s] [NR-eGR]                 #Gcell     %Gcell
[11/26 23:25:34     15s] [NR-eGR] Layer              (0)    OverCon 
[11/26 23:25:34     15s] [NR-eGR] ------------------------------------
[11/26 23:25:34     15s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] ------------------------------------
[11/26 23:25:34     15s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[11/26 23:25:34     15s] [NR-eGR] 
[11/26 23:25:34     15s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/26 23:25:34     15s] (I)       total 2D Cap : 286032 = (121520 H, 164512 V)
[11/26 23:25:34     15s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/26 23:25:34     15s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/26 23:25:34     15s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 903.0M
[11/26 23:25:34     15s] [hotspot] +------------+---------------+---------------+
[11/26 23:25:34     15s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 23:25:34     15s] [hotspot] +------------+---------------+---------------+
[11/26 23:25:34     15s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 23:25:34     15s] [hotspot] +------------+---------------+---------------+
[11/26 23:25:34     15s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 23:25:34     15s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 23:25:34     15s] Skipped repairing congestion.
[11/26 23:25:34     15s] Starting Early Global Route wiring: mem = 919.0M
[11/26 23:25:34     15s] (I)       ============= track Assignment ============
[11/26 23:25:34     15s] (I)       extract Global 3D Wires
[11/26 23:25:34     15s] (I)       Extract Global WL : time=0.00
[11/26 23:25:34     15s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[11/26 23:25:34     15s] (I)       Initialization real time=0.00 seconds
[11/26 23:25:34     15s] (I)       Run Multi-thread track assignment
[11/26 23:25:34     15s] (I)       merging nets...
[11/26 23:25:34     15s] (I)       merging nets done
[11/26 23:25:34     15s] (I)       Kernel real time=0.02 seconds
[11/26 23:25:34     15s] (I)       End Greedy Track Assignment
[11/26 23:25:34     15s] [NR-eGR] --------------------------------------------------------------------------
[11/26 23:25:34     15s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 6107
[11/26 23:25:34     15s] [NR-eGR] Layer2(metal2)(V) length: 1.393842e+04um, number of vias: 7506
[11/26 23:25:34     15s] [NR-eGR] Layer3(metal3)(H) length: 1.526642e+04um, number of vias: 1749
[11/26 23:25:34     15s] [NR-eGR] Layer4(metal4)(V) length: 8.146523e+03um, number of vias: 1496
[11/26 23:25:34     15s] [NR-eGR] Layer5(metal5)(H) length: 7.001488e+03um, number of vias: 28
[11/26 23:25:34     15s] [NR-eGR] Layer6(metal6)(V) length: 8.236500e+01um, number of vias: 11
[11/26 23:25:34     15s] [NR-eGR] Layer7(metal7)(H) length: 3.019500e+01um, number of vias: 3
[11/26 23:25:34     15s] [NR-eGR] Layer8(metal8)(V) length: 1.900000e-01um, number of vias: 3
[11/26 23:25:34     15s] [NR-eGR] Layer9(metal9)(H) length: 9.350000e-01um, number of vias: 0
[11/26 23:25:34     15s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[11/26 23:25:34     15s] [NR-eGR] Total length: 4.446653e+04um, number of vias: 16903
[11/26 23:25:34     15s] [NR-eGR] --------------------------------------------------------------------------
[11/26 23:25:34     15s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[11/26 23:25:34     15s] [NR-eGR] --------------------------------------------------------------------------
[11/26 23:25:34     15s] Early Global Route wiring runtime: 0.03 seconds, mem = 919.0M
[11/26 23:25:34     15s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/26 23:25:34     15s] *** Finishing placeDesign default flow ***
[11/26 23:25:34     15s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 4, mem = 919.0M **
[11/26 23:25:34     15s] 
[11/26 23:25:34     15s] *** Summary of all messages that are not suppressed in this session:
[11/26 23:25:34     15s] Severity  ID               Count  Summary                                  
[11/26 23:25:34     15s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[11/26 23:25:34     15s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[11/26 23:25:34     15s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[11/26 23:25:34     15s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/26 23:25:34     15s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/26 23:25:34     15s] *** Message Summary: 5 warning(s), 0 error(s)
[11/26 23:25:34     15s] 
[11/26 23:25:52     15s] <CMD> fit
[11/26 23:26:06     15s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:26:11     15s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/26 23:26:11     15s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[11/26 23:26:11     15s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:26:11     15s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/26 23:26:11     15s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:26:11     15s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/26 23:26:11     15s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/26 23:26:11     15s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/26 23:26:11     15s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 23:26:11     15s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[11/26 23:26:11     15s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/26 23:26:11     15s] Running Native NanoRoute ...
[11/26 23:26:11     15s] <CMD> routeDesign -globalDetail
[11/26 23:26:11     15s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 800.80 (MB), peak = 800.80 (MB)
[11/26 23:26:11     15s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/26 23:26:11     15s] #**INFO: setDesignMode -flowEffort standard
[11/26 23:26:11     15s] #**INFO: mulit-cut via swapping is disabled by user.
[11/26 23:26:11     15s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/26 23:26:11     15s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[11/26 23:26:11     15s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[11/26 23:26:11     15s] Core basic site is CoreSite
[11/26 23:26:11     15s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 23:26:11     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 23:26:11     15s] Begin checking placement ... (start mem=922.4M, init mem=922.4M)
[11/26 23:26:11     15s] *info: Placed = 1795          
[11/26 23:26:11     15s] *info: Unplaced = 0           
[11/26 23:26:11     15s] Placement Density:67.69%(5083/7509)
[11/26 23:26:11     15s] Placement Density (including fixed std cells):67.69%(5083/7509)
[11/26 23:26:11     15s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=922.4M)
[11/26 23:26:11     15s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[11/26 23:26:11     15s] #**INFO: honoring user setting for routeWithSiDriven set to false
[11/26 23:26:11     15s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/26 23:26:11     15s] 
[11/26 23:26:11     15s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/26 23:26:11     15s] *** Changed status on (0) nets in Clock.
[11/26 23:26:11     15s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=922.4M) ***
[11/26 23:26:11     15s] 
[11/26 23:26:11     15s] globalDetailRoute
[11/26 23:26:11     15s] 
[11/26 23:26:11     15s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[11/26 23:26:11     15s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/26 23:26:11     15s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/26 23:26:11     15s] #setNanoRouteMode -routeWithSiDriven false
[11/26 23:26:11     15s] #setNanoRouteMode -routeWithTimingDriven false
[11/26 23:26:11     15s] #Start globalDetailRoute on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] ### Net info: total nets: 1971
[11/26 23:26:11     15s] ### Net info: dirty nets: 0
[11/26 23:26:11     15s] ### Net info: marked as disconnected nets: 0
[11/26 23:26:11     15s] ### Net info: fully routed nets: 0
[11/26 23:26:11     15s] ### Net info: trivial (single pin) nets: 0
[11/26 23:26:11     15s] ### Net info: unrouted nets: 1971
[11/26 23:26:11     15s] ### Net info: re-extraction nets: 0
[11/26 23:26:11     15s] ### Net info: ignored nets: 0
[11/26 23:26:11     15s] ### Net info: skip routing nets: 0
[11/26 23:26:11     15s] ### import route signature (0) = 1598159050
[11/26 23:26:11     15s] #WARNING (NRDB-2005) SPECIAL_NET 1'b1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/26 23:26:11     15s] #WARNING (NRDB-2005) SPECIAL_NET 1'b0 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/26 23:26:11     15s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
[11/26 23:26:11     15s] #WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
[11/26 23:26:11     15s] #WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
[11/26 23:26:11     15s] #WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
[11/26 23:26:11     15s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[11/26 23:26:11     15s] #RTESIG:78da8dce310f8230100560677fc5a530d444f4aeb41456135735445d8926159a1048daf2
[11/26 23:26:11     15s] #       ff25714560bdfbf2de8be2e7b90446fa409478ccb122b894a4510b4a042975245d8dafc7
[11/26 23:26:11     15s] #       896da3f87abba78480c06d174c6ddc1e066f1c781382edeadd8f4885632203ee831baf93
[11/26 23:26:11     15s] #       26cb52f8bc5a6f80bffbbe9d3484249611a106d6d8ba992fa4b49010dc309b25f362b950
[11/26 23:26:11     15s] #       16b406ad98ae8402f677f6e60b49787a42
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #RTESIG:78da8dce310f8230100560677fc5a530d444f4aeb41456135735445d8926159a1048daf2
[11/26 23:26:11     15s] #       ff25714560bdfbf2de8be2e7b90446fa409478ccb122b894a4510b4a042975245d8dafc7
[11/26 23:26:11     15s] #       896da3f87abba78480c06d174c6ddc1e066f1c781382edeadd8f4885632203ee831baf93
[11/26 23:26:11     15s] #       26cb52f8bc5a6f80bffbbe9d3484249611a106d6d8ba992fa4b49010dc309b25f362b950
[11/26 23:26:11     15s] #       16b406ad98ae8402f677f6e60b49787a42
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Start routing data preparation on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[11/26 23:26:11     15s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[11/26 23:26:11     15s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[11/26 23:26:11     15s] # metal1       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1300
[11/26 23:26:11     15s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1450
[11/26 23:26:11     15s] # metal3       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[11/26 23:26:11     15s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[11/26 23:26:11     15s] # metal5       H   Track-Pitch = 0.2850    Line-2-Via Pitch = 0.2800
[11/26 23:26:11     15s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[11/26 23:26:11     15s] # metal7       H   Track-Pitch = 0.9500    Line-2-Via Pitch = 0.8000
[11/26 23:26:11     15s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[11/26 23:26:11     15s] # metal9       H   Track-Pitch = 1.7100    Line-2-Via Pitch = 1.6000
[11/26 23:26:11     15s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[11/26 23:26:11     15s] #Regenerating Ggrids automatically.
[11/26 23:26:11     15s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1900.
[11/26 23:26:11     15s] #Using automatically generated G-grids.
[11/26 23:26:11     15s] #Done routing data preparation.
[11/26 23:26:11     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 811.36 (MB), peak = 844.11 (MB)
[11/26 23:26:11     15s] #Merging special wires...
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Finished routing data preparation on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Cpu time = 00:00:00
[11/26 23:26:11     15s] #Elapsed time = 00:00:00
[11/26 23:26:11     15s] #Increased memory = 7.75 (MB)
[11/26 23:26:11     15s] #Total memory = 811.55 (MB)
[11/26 23:26:11     15s] #Peak memory = 844.11 (MB)
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Start global routing on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Number of eco nets is 0
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Start global routing data preparation on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Start routing resource analysis on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Routing resource analysis is done on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #  Resource Analysis:
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/26 23:26:11     15s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/26 23:26:11     15s] #  --------------------------------------------------------------
[11/26 23:26:11     15s] #  metal1         H         879           0        3540     0.00%
[11/26 23:26:11     15s] #  metal2         V         899           8        3540     0.00%
[11/26 23:26:11     15s] #  metal3         H         879           0        3540     0.00%
[11/26 23:26:11     15s] #  metal4         V         604           0        3540     0.00%
[11/26 23:26:11     15s] #  metal5         H         585           0        3540     0.00%
[11/26 23:26:11     15s] #  metal6         V         604           0        3540     0.00%
[11/26 23:26:11     15s] #  metal7         H         175           0        3540     0.00%
[11/26 23:26:11     15s] #  metal8         V         205           0        3540     0.00%
[11/26 23:26:11     15s] #  metal9         H          97           0        3540     0.03%
[11/26 23:26:11     15s] #  metal10        V         102           0        3540     0.00%
[11/26 23:26:11     15s] #  --------------------------------------------------------------
[11/26 23:26:11     15s] #  Total                   5029       0.09%       35400     0.00%
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #Global routing data preparation is done on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.66 (MB), peak = 844.11 (MB)
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.66 (MB), peak = 844.11 (MB)
[11/26 23:26:11     15s] #
[11/26 23:26:11     15s] #start global routing iteration 1...
[11/26 23:26:11     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 822.82 (MB), peak = 844.11 (MB)
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #start global routing iteration 2...
[11/26 23:26:11     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.74 (MB), peak = 844.11 (MB)
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #Total number of trivial nets (e.g. < 2 pins) = 48 (skipped).
[11/26 23:26:11     16s] #Total number of routable nets = 1923.
[11/26 23:26:11     16s] #Total number of nets in the design = 1971.
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #1923 routable nets have only global wires.
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #Routed nets constraints summary:
[11/26 23:26:11     16s] #-----------------------------
[11/26 23:26:11     16s] #        Rules   Unconstrained  
[11/26 23:26:11     16s] #-----------------------------
[11/26 23:26:11     16s] #      Default            1923  
[11/26 23:26:11     16s] #-----------------------------
[11/26 23:26:11     16s] #        Total            1923  
[11/26 23:26:11     16s] #-----------------------------
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #Routing constraints summary of the whole design:
[11/26 23:26:11     16s] #-----------------------------
[11/26 23:26:11     16s] #        Rules   Unconstrained  
[11/26 23:26:11     16s] #-----------------------------
[11/26 23:26:11     16s] #      Default            1923  
[11/26 23:26:11     16s] #-----------------------------
[11/26 23:26:11     16s] #        Total            1923  
[11/26 23:26:11     16s] #-----------------------------
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #                 OverCon          
[11/26 23:26:11     16s] #                  #Gcell    %Gcell
[11/26 23:26:11     16s] #     Layer           (1)   OverCon
[11/26 23:26:11     16s] #  --------------------------------
[11/26 23:26:11     16s] #  metal1        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal2        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal3        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal4        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal5        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal6        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal7        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal8        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal9        0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  metal10       0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #  --------------------------------
[11/26 23:26:11     16s] #     Total      0(0.00%)   (0.00%)
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[11/26 23:26:11     16s] #  Overflow after GR: 0.00% H + 0.00% V
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] [hotspot] +------------+---------------+---------------+
[11/26 23:26:11     16s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 23:26:11     16s] [hotspot] +------------+---------------+---------------+
[11/26 23:26:11     16s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 23:26:11     16s] [hotspot] +------------+---------------+---------------+
[11/26 23:26:11     16s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 23:26:11     16s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 23:26:11     16s] #Complete Global Routing.
[11/26 23:26:11     16s] #Total wire length = 41662 um.
[11/26 23:26:11     16s] #Total half perimeter of net bounding box = 37773 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal1 = 5181 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal2 = 20161 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal3 = 15744 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal4 = 343 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal5 = 216 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal6 = 17 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal7 = 0 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal8 = 0 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal9 = 0 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal10 = 0 um.
[11/26 23:26:11     16s] #Total number of vias = 10552
[11/26 23:26:11     16s] #Up-Via Summary (total 10552):
[11/26 23:26:11     16s] #           
[11/26 23:26:11     16s] #-----------------------
[11/26 23:26:11     16s] # metal1           6799
[11/26 23:26:11     16s] # metal2           3618
[11/26 23:26:11     16s] # metal3             66
[11/26 23:26:11     16s] # metal4             41
[11/26 23:26:11     16s] # metal5             12
[11/26 23:26:11     16s] # metal6             10
[11/26 23:26:11     16s] # metal7              3
[11/26 23:26:11     16s] # metal8              3
[11/26 23:26:11     16s] #-----------------------
[11/26 23:26:11     16s] #                 10552 
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #Max overcon = 0 track.
[11/26 23:26:11     16s] #Total overcon = 0.00%.
[11/26 23:26:11     16s] #Worst layer Gcell overcon rate = 0.00%.
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #Global routing statistics:
[11/26 23:26:11     16s] #Cpu time = 00:00:00
[11/26 23:26:11     16s] #Elapsed time = 00:00:00
[11/26 23:26:11     16s] #Increased memory = 12.61 (MB)
[11/26 23:26:11     16s] #Total memory = 824.17 (MB)
[11/26 23:26:11     16s] #Peak memory = 844.11 (MB)
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #Finished global routing on Wed Nov 26 23:26:11 2025
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] ### route signature (4) = 1892859583
[11/26 23:26:11     16s] ### violation signature (2) = 1905142130
[11/26 23:26:11     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 816.73 (MB), peak = 844.11 (MB)
[11/26 23:26:11     16s] #Start Track Assignment.
[11/26 23:26:11     16s] #Done with 3044 horizontal wires in 1 hboxes and 2627 vertical wires in 1 hboxes.
[11/26 23:26:11     16s] #Done with 698 horizontal wires in 1 hboxes and 477 vertical wires in 1 hboxes.
[11/26 23:26:11     16s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #Track assignment summary:
[11/26 23:26:11     16s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/26 23:26:11     16s] #------------------------------------------------------------------------
[11/26 23:26:11     16s] # metal1      5189.65 	  0.02%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] # metal2     19943.80 	  0.03%  	  0.00% 	  0.01%
[11/26 23:26:11     16s] # metal3     15469.89 	  0.11%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] # metal4       347.35 	  0.00%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] # metal5       221.21 	  0.00%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] # metal6        17.24 	  0.00%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/26 23:26:11     16s] #------------------------------------------------------------------------
[11/26 23:26:11     16s] # All       41189.13  	  0.06% 	  0.00% 	  0.00%
[11/26 23:26:11     16s] #Complete Track Assignment.
[11/26 23:26:11     16s] #Total wire length = 43577 um.
[11/26 23:26:11     16s] #Total half perimeter of net bounding box = 37773 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal1 = 6817 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal2 = 19958 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal3 = 16202 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal4 = 350 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal5 = 232 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal6 = 17 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal7 = 1 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal8 = 0 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal9 = 1 um.
[11/26 23:26:11     16s] #Total wire length on LAYER metal10 = 0 um.
[11/26 23:26:11     16s] #Total number of vias = 10552
[11/26 23:26:11     16s] #Up-Via Summary (total 10552):
[11/26 23:26:11     16s] #           
[11/26 23:26:11     16s] #-----------------------
[11/26 23:26:11     16s] # metal1           6799
[11/26 23:26:11     16s] # metal2           3618
[11/26 23:26:11     16s] # metal3             66
[11/26 23:26:11     16s] # metal4             41
[11/26 23:26:11     16s] # metal5             12
[11/26 23:26:11     16s] # metal6             10
[11/26 23:26:11     16s] # metal7              3
[11/26 23:26:11     16s] # metal8              3
[11/26 23:26:11     16s] #-----------------------
[11/26 23:26:11     16s] #                 10552 
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] ### route signature (8) =  645354650
[11/26 23:26:11     16s] ### violation signature (6) = 1905142130
[11/26 23:26:11     16s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 818.76 (MB), peak = 844.11 (MB)
[11/26 23:26:11     16s] #
[11/26 23:26:11     16s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/26 23:26:11     16s] #Cpu time = 00:00:01
[11/26 23:26:11     16s] #Elapsed time = 00:00:01
[11/26 23:26:11     16s] #Increased memory = 15.16 (MB)
[11/26 23:26:11     16s] #Total memory = 818.97 (MB)
[11/26 23:26:11     16s] #Peak memory = 844.11 (MB)
[11/26 23:26:12     16s] ### max drc and si pitch = 3360 (  1.6800 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[11/26 23:26:12     16s] #
[11/26 23:26:12     16s] #Start Detail Routing..
[11/26 23:26:12     16s] #start initial detail routing ...
[11/26 23:26:22     26s] #   number of violations = 300
[11/26 23:26:22     26s] #
[11/26 23:26:22     26s] #    By Layer and Type :
[11/26 23:26:22     26s] #	         MetSpc    Short     Loop   Totals
[11/26 23:26:22     26s] #	metal1        0      282        0      282
[11/26 23:26:22     26s] #	metal2       15        2        1       18
[11/26 23:26:22     26s] #	Totals       15      284        1      300
[11/26 23:26:22     26s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 872.14 (MB), peak = 875.41 (MB)
[11/26 23:26:22     26s] #start 1st optimization iteration ...
[11/26 23:26:23     28s] #   number of violations = 2
[11/26 23:26:23     28s] #
[11/26 23:26:23     28s] #    By Layer and Type :
[11/26 23:26:23     28s] #	         MetSpc    Short   Totals
[11/26 23:26:23     28s] #	metal1        0        0        0
[11/26 23:26:23     28s] #	metal2        1        1        2
[11/26 23:26:23     28s] #	Totals        1        1        2
[11/26 23:26:23     28s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 834.20 (MB), peak = 875.41 (MB)
[11/26 23:26:23     28s] #start 2nd optimization iteration ...
[11/26 23:26:23     28s] #   number of violations = 0
[11/26 23:26:23     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.20 (MB), peak = 875.41 (MB)
[11/26 23:26:23     28s] #Complete Detail Routing.
[11/26 23:26:23     28s] #Total wire length = 44221 um.
[11/26 23:26:23     28s] #Total half perimeter of net bounding box = 37773 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal1 = 4862 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal2 = 21372 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal3 = 16387 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal4 = 1065 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal5 = 459 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal6 = 40 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal7 = 31 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal8 = 1 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal9 = 5 um.
[11/26 23:26:23     28s] #Total wire length on LAYER metal10 = 0 um.
[11/26 23:26:23     28s] #Total number of vias = 12625
[11/26 23:26:23     28s] #Up-Via Summary (total 12625):
[11/26 23:26:23     28s] #           
[11/26 23:26:23     28s] #-----------------------
[11/26 23:26:23     28s] # metal1           6856
[11/26 23:26:23     28s] # metal2           5405
[11/26 23:26:23     28s] # metal3            299
[11/26 23:26:23     28s] # metal4             38
[11/26 23:26:23     28s] # metal5             12
[11/26 23:26:23     28s] # metal6              9
[11/26 23:26:23     28s] # metal7              3
[11/26 23:26:23     28s] # metal8              3
[11/26 23:26:23     28s] #-----------------------
[11/26 23:26:23     28s] #                 12625 
[11/26 23:26:23     28s] #
[11/26 23:26:23     28s] #Total number of DRC violations = 0
[11/26 23:26:23     28s] ### route signature (17) =  503145970
[11/26 23:26:23     28s] ### violation signature (15) = 1905142130
[11/26 23:26:23     28s] #Cpu time = 00:00:12
[11/26 23:26:23     28s] #Elapsed time = 00:00:12
[11/26 23:26:23     28s] #Increased memory = 0.53 (MB)
[11/26 23:26:23     28s] #Total memory = 819.50 (MB)
[11/26 23:26:23     28s] #Peak memory = 875.41 (MB)
[11/26 23:26:23     28s] ### max drc and si pitch = 3360 (  1.6800 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[11/26 23:26:23     28s] #
[11/26 23:26:23     28s] #Start Post Route wire spreading..
[11/26 23:26:23     28s] ### max drc and si pitch = 3360 (  1.6800 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[11/26 23:26:23     28s] #
[11/26 23:26:23     28s] #Start DRC checking..
[11/26 23:26:24     29s] #   number of violations = 0
[11/26 23:26:24     29s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 861.09 (MB), peak = 875.41 (MB)
[11/26 23:26:24     29s] #CELL_VIEW core,init has no DRC violation.
[11/26 23:26:24     29s] #Total number of DRC violations = 0
[11/26 23:26:24     29s] ### route signature (23) =  244606510
[11/26 23:26:24     29s] ### violation signature (21) = 1905142130
[11/26 23:26:24     29s] #
[11/26 23:26:24     29s] #Start data preparation for wire spreading...
[11/26 23:26:24     29s] #
[11/26 23:26:24     29s] #Data preparation is done on Wed Nov 26 23:26:24 2025
[11/26 23:26:24     29s] #
[11/26 23:26:24     29s] #
[11/26 23:26:24     29s] #Start Post Route Wire Spread.
[11/26 23:26:25     29s] #Done with 1430 horizontal wires in 1 hboxes and 1069 vertical wires in 1 hboxes.
[11/26 23:26:25     29s] #Complete Post Route Wire Spread.
[11/26 23:26:25     29s] #
[11/26 23:26:25     29s] #Total wire length = 45289 um.
[11/26 23:26:25     29s] #Total half perimeter of net bounding box = 37773 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal1 = 4947 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal2 = 21806 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal3 = 16925 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal4 = 1072 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal5 = 462 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal6 = 40 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal7 = 31 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal8 = 1 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal9 = 5 um.
[11/26 23:26:25     29s] #Total wire length on LAYER metal10 = 0 um.
[11/26 23:26:25     29s] #Total number of vias = 12625
[11/26 23:26:25     29s] #Up-Via Summary (total 12625):
[11/26 23:26:25     29s] #           
[11/26 23:26:25     29s] #-----------------------
[11/26 23:26:25     29s] # metal1           6856
[11/26 23:26:25     29s] # metal2           5405
[11/26 23:26:25     29s] # metal3            299
[11/26 23:26:25     29s] # metal4             38
[11/26 23:26:25     29s] # metal5             12
[11/26 23:26:25     29s] # metal6              9
[11/26 23:26:25     29s] # metal7              3
[11/26 23:26:25     29s] # metal8              3
[11/26 23:26:25     29s] #-----------------------
[11/26 23:26:25     29s] #                 12625 
[11/26 23:26:25     29s] #
[11/26 23:26:25     29s] ### route signature (26) = 1664736657
[11/26 23:26:25     29s] ### violation signature (24) = 1905142130
[11/26 23:26:25     29s] ### max drc and si pitch = 3360 (  1.6800 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 11200 (  5.6000 um)
[11/26 23:26:25     29s] #
[11/26 23:26:25     29s] #Start DRC checking..
[11/26 23:26:26     30s] #   number of violations = 0
[11/26 23:26:26     30s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 861.21 (MB), peak = 875.41 (MB)
[11/26 23:26:26     30s] #CELL_VIEW core,init has no DRC violation.
[11/26 23:26:26     30s] #Total number of DRC violations = 0
[11/26 23:26:26     30s] ### route signature (31) =  885332557
[11/26 23:26:26     30s] ### violation signature (29) = 1905142130
[11/26 23:26:26     30s] #   number of violations = 0
[11/26 23:26:26     30s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 821.68 (MB), peak = 875.41 (MB)
[11/26 23:26:26     30s] #CELL_VIEW core,init has no DRC violation.
[11/26 23:26:26     30s] #Total number of DRC violations = 0
[11/26 23:26:26     30s] #Post Route wire spread is done.
[11/26 23:26:26     30s] #Total wire length = 45289 um.
[11/26 23:26:26     30s] #Total half perimeter of net bounding box = 37773 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal1 = 4947 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal2 = 21806 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal3 = 16925 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal4 = 1072 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal5 = 462 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal6 = 40 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal7 = 31 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal8 = 1 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal9 = 5 um.
[11/26 23:26:26     30s] #Total wire length on LAYER metal10 = 0 um.
[11/26 23:26:26     30s] #Total number of vias = 12625
[11/26 23:26:26     30s] #Up-Via Summary (total 12625):
[11/26 23:26:26     30s] #           
[11/26 23:26:26     30s] #-----------------------
[11/26 23:26:26     30s] # metal1           6856
[11/26 23:26:26     30s] # metal2           5405
[11/26 23:26:26     30s] # metal3            299
[11/26 23:26:26     30s] # metal4             38
[11/26 23:26:26     30s] # metal5             12
[11/26 23:26:26     30s] # metal6              9
[11/26 23:26:26     30s] # metal7              3
[11/26 23:26:26     30s] # metal8              3
[11/26 23:26:26     30s] #-----------------------
[11/26 23:26:26     30s] #                 12625 
[11/26 23:26:26     30s] #
[11/26 23:26:26     30s] ### route signature (33) =  885332557
[11/26 23:26:26     30s] ### violation signature (31) = 1905142130
[11/26 23:26:26     30s] #detailRoute Statistics:
[11/26 23:26:26     30s] #Cpu time = 00:00:14
[11/26 23:26:26     30s] #Elapsed time = 00:00:14
[11/26 23:26:26     30s] #Increased memory = 0.58 (MB)
[11/26 23:26:26     30s] #Total memory = 819.55 (MB)
[11/26 23:26:26     30s] #Peak memory = 875.41 (MB)
[11/26 23:26:26     30s] ### export route signature (34) =  885332557
[11/26 23:26:26     30s] ### export violation signature (32) = 1905142130
[11/26 23:26:26     30s] #
[11/26 23:26:26     30s] #globalDetailRoute statistics:
[11/26 23:26:26     30s] #Cpu time = 00:00:15
[11/26 23:26:26     30s] #Elapsed time = 00:00:15
[11/26 23:26:26     30s] #Increased memory = 27.20 (MB)
[11/26 23:26:26     30s] #Total memory = 828.06 (MB)
[11/26 23:26:26     30s] #Peak memory = 875.41 (MB)
[11/26 23:26:26     30s] #Number of warnings = 42
[11/26 23:26:26     30s] #Total number of warnings = 43
[11/26 23:26:26     30s] #Number of fails = 0
[11/26 23:26:26     30s] #Total number of fails = 0
[11/26 23:26:26     30s] #Complete globalDetailRoute on Wed Nov 26 23:26:26 2025
[11/26 23:26:26     30s] #
[11/26 23:26:26     30s] #routeDesign: cpu time = 00:00:15, elapsed time = 00:00:15, memory = 828.37 (MB), peak = 875.41 (MB)
[11/26 23:26:26     30s] 
[11/26 23:26:26     30s] *** Summary of all messages that are not suppressed in this session:
[11/26 23:26:26     30s] Severity  ID               Count  Summary                                  
[11/26 23:26:26     30s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/26 23:26:26     30s] *** Message Summary: 1 warning(s), 0 error(s)
[11/26 23:26:26     30s] 
[11/26 23:26:26     30s] ### 
[11/26 23:26:26     30s] ###   Scalability Statistics
[11/26 23:26:26     30s] ### 
[11/26 23:26:26     30s] ### ------------------------+----------------+----------------+----------------+
[11/26 23:26:26     30s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[11/26 23:26:26     30s] ### ------------------------+----------------+----------------+----------------+
[11/26 23:26:26     30s] ###   Data Preparation      |        00:00:00|        00:00:00|             1.0|
[11/26 23:26:26     30s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[11/26 23:26:26     30s] ###   Track Assignment      |        00:00:00|        00:00:00|             1.0|
[11/26 23:26:26     30s] ###   Detail Routing        |        00:00:12|        00:00:12|             1.0|
[11/26 23:26:26     30s] ###   Total                 |        00:00:15|        00:00:15|             1.0|
[11/26 23:26:26     30s] ### ------------------------+----------------+----------------+----------------+
[11/26 23:26:26     30s] ### 
[11/26 23:26:33     30s] <CMD> fit
[11/26 23:26:39     31s] <CMD> verifyGeometry
[11/26 23:26:39     31s]  *** Starting Verify Geometry (MEM: 954.4) ***
[11/26 23:26:39     31s] 
[11/26 23:26:39     31s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... Starting Verification
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... Initializing
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/26 23:26:39     31s]                   ...... bin size: 2080
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/26 23:26:39     31s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[11/26 23:26:39     31s] VG: elapsed time: 0.00
[11/26 23:26:39     31s] Begin Summary ...
[11/26 23:26:39     31s]   Cells       : 0
[11/26 23:26:39     31s]   SameNet     : 0
[11/26 23:26:39     31s]   Wiring      : 0
[11/26 23:26:39     31s]   Antenna     : 0
[11/26 23:26:39     31s]   Short       : 0
[11/26 23:26:39     31s]   Overlap     : 0
[11/26 23:26:39     31s] End Summary
[11/26 23:26:39     31s] 
[11/26 23:26:39     31s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/26 23:26:39     31s] 
[11/26 23:26:39     31s] **********End: VERIFY GEOMETRY**********
[11/26 23:26:39     31s]  *** verify geometry (CPU: 0:00:00.3  MEM: 128.6M)
[11/26 23:26:39     31s] 
[11/26 23:26:56     31s] <CMD> verifyConnectivity -type all -noAntenna -noWeakConnect -noSoftPGConnect -error 1000 -warning 50
[11/26 23:26:56     31s] VERIFY_CONNECTIVITY use new engine.
[11/26 23:26:56     31s] 
[11/26 23:26:56     31s] ******** Start: VERIFY CONNECTIVITY ********
[11/26 23:26:56     31s] Start Time: Wed Nov 26 23:26:56 2025
[11/26 23:26:56     31s] 
[11/26 23:26:56     31s] Design Name: core
[11/26 23:26:56     31s] Database Units: 2000
[11/26 23:26:56     31s] Design Boundary: (0.0000, 0.0000) (172.3300, 167.0100)
[11/26 23:26:56     31s] Error Limit = 1000; Warning Limit = 50
[11/26 23:26:56     31s] Check all nets
[11/26 23:26:56     31s] 
[11/26 23:26:56     31s] Begin Summary 
[11/26 23:26:56     31s]   Found no problems or warnings.
[11/26 23:26:56     31s] End Summary
[11/26 23:26:56     31s] 
[11/26 23:26:56     31s] End Time: Wed Nov 26 23:26:56 2025
[11/26 23:26:56     31s] Time Elapsed: 0:00:00.0
[11/26 23:26:56     31s] 
[11/26 23:26:56     31s] ******** End: VERIFY CONNECTIVITY ********
[11/26 23:26:56     31s]   Verification Complete : 0 Viols.  0 Wrngs.
[11/26 23:26:56     31s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[11/26 23:26:56     31s] 
[11/26 23:27:03     31s] <CMD> report_area
[11/26 23:28:32     35s] <CMD> getIoFlowFlag
[11/26 23:29:41     38s] 
[11/26 23:29:41     38s] *** Memory Usage v#1 (Current mem = 1083.016M, initial mem = 186.469M) ***
[11/26 23:29:41     38s] 
[11/26 23:29:41     38s] *** Summary of all messages that are not suppressed in this session:
[11/26 23:29:41     38s] Severity  ID               Count  Summary                                  
[11/26 23:29:41     38s] WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
[11/26 23:29:41     38s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/26 23:29:41     38s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[11/26 23:29:41     38s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/26 23:29:41     38s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[11/26 23:29:41     38s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[11/26 23:29:41     38s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[11/26 23:29:41     38s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[11/26 23:29:41     38s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/26 23:29:41     38s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/26 23:29:41     38s] WARNING   IMPOPT-6036          1  -useCells list is empty.                 
[11/26 23:29:41     38s] ERROR     IMPOAX-142           3  %s                                       
[11/26 23:29:41     38s] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[11/26 23:29:41     38s] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[11/26 23:29:41     38s] WARNING   IMPTCM-77           14  Option "%s" for command %s is obsolete a...
[11/26 23:29:41     38s] WARNING   IMPTCM-125           2  Option "%s" for command %s is obsolete a...
[11/26 23:29:41     38s] *** Message Summary: 27 warning(s), 5 error(s)
[11/26 23:29:41     38s] 
[11/26 23:29:41     38s] --- Ending "Innovus" (totcpu=0:00:38.3, real=0:08:22, mem=1083.0M) ---
