Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Jul 01 17:41:59 2016
| Host         : WIN-K3K4L7S5779 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file One_Cycle_timing_summary_routed.rpt -rpx One_Cycle_timing_summary_routed.rpx
| Design       : One_Cycle
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DigitClk/ClkOutput_reg/C (HIGH)

 There are 2096 register/latch pins with no clock driven by root clock pin: SysClk/ClkOutput_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pc/Out_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[10][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[11][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[12][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[13][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[14][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[15][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[16][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[17][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[18][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[19][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[1][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[20][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[21][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[22][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[23][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[24][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[25][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[26][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[27][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[28][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[29][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[2][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[30][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[31][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[3][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[4][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[5][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[6][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[7][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[8][9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: regs/regs_reg[9][9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.850        0.000                      0                   35        0.259        0.000                      0                   35        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.850        0.000                      0                   35        0.259        0.000                      0                   35        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 SysClk/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.828ns (20.125%)  route 3.286ns (79.875%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.628     4.987    SysClk/CLK
    SLICE_X39Y81         FDCE                                         r  SysClk/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.456     5.443 r  SysClk/count_reg[25]/Q
                         net (fo=2, routed)           1.237     6.680    SysClk/count[25]
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.804 r  SysClk/count[31]_i_4/O
                         net (fo=1, routed)           0.714     7.518    SysClk/count[31]_i_4_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  SysClk/count[31]_i_2/O
                         net (fo=33, routed)          1.335     8.977    SysClk/count[31]_i_2_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.101 r  SysClk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.101    SysClk/count_0[3]
    SLICE_X39Y75         FDCE                                         r  SysClk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.687    SysClk/CLK
    SLICE_X39Y75         FDCE                                         r  SysClk/count_reg[3]/C
                         clock pessimism              0.269    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y75         FDCE (Setup_fdce_C_D)        0.031    14.951    SysClk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 SysClk/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.135%)  route 3.284ns (79.865%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.628     4.987    SysClk/CLK
    SLICE_X39Y81         FDCE                                         r  SysClk/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.456     5.443 r  SysClk/count_reg[25]/Q
                         net (fo=2, routed)           1.237     6.680    SysClk/count[25]
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.804 r  SysClk/count[31]_i_4/O
                         net (fo=1, routed)           0.714     7.518    SysClk/count[31]_i_4_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  SysClk/count[31]_i_2/O
                         net (fo=33, routed)          1.333     8.975    SysClk/count[31]_i_2_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.124     9.099 r  SysClk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.099    SysClk/count_0[1]
    SLICE_X39Y75         FDCE                                         r  SysClk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.687    SysClk/CLK
    SLICE_X39Y75         FDCE                                         r  SysClk/count_reg[1]/C
                         clock pessimism              0.269    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y75         FDCE (Setup_fdce_C_D)        0.029    14.949    SysClk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 SysClk/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.856ns (20.665%)  route 3.286ns (79.335%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.628     4.987    SysClk/CLK
    SLICE_X39Y81         FDCE                                         r  SysClk/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.456     5.443 r  SysClk/count_reg[25]/Q
                         net (fo=2, routed)           1.237     6.680    SysClk/count[25]
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.804 r  SysClk/count[31]_i_4/O
                         net (fo=1, routed)           0.714     7.518    SysClk/count[31]_i_4_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  SysClk/count[31]_i_2/O
                         net (fo=33, routed)          1.335     8.977    SysClk/count[31]_i_2_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.152     9.129 r  SysClk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.129    SysClk/count_0[4]
    SLICE_X39Y75         FDCE                                         r  SysClk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.687    SysClk/CLK
    SLICE_X39Y75         FDCE                                         r  SysClk/count_reg[4]/C
                         clock pessimism              0.269    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y75         FDCE (Setup_fdce_C_D)        0.075    14.995    SysClk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 SysClk/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.856ns (20.675%)  route 3.284ns (79.325%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    4.987ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.628     4.987    SysClk/CLK
    SLICE_X39Y81         FDCE                                         r  SysClk/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.456     5.443 r  SysClk/count_reg[25]/Q
                         net (fo=2, routed)           1.237     6.680    SysClk/count[25]
    SLICE_X39Y81         LUT6 (Prop_lut6_I4_O)        0.124     6.804 r  SysClk/count[31]_i_4/O
                         net (fo=1, routed)           0.714     7.518    SysClk/count[31]_i_4_n_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.642 r  SysClk/count[31]_i_2/O
                         net (fo=33, routed)          1.333     8.975    SysClk/count[31]_i_2_n_0
    SLICE_X39Y75         LUT3 (Prop_lut3_I0_O)        0.152     9.127 r  SysClk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.127    SysClk/count_0[2]
    SLICE_X39Y75         FDCE                                         r  SysClk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.501    14.687    SysClk/CLK
    SLICE_X39Y75         FDCE                                         r  SysClk/count_reg[2]/C
                         clock pessimism              0.269    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y75         FDCE (Setup_fdce_C_D)        0.075    14.995    SysClk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 2.267ns (56.236%)  route 1.764ns (43.764%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     4.984    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     5.440 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.928     6.368    SysClk/count[0]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  SysClk/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    SysClk/count_reg[4]_i_2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  SysClk/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.080    SysClk/count_reg[8]_i_2_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  SysClk/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.197    SysClk/count_reg[12]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  SysClk/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    SysClk/count_reg[16]_i_2_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  SysClk/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    SysClk/count_reg[20]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  SysClk/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    SysClk/count_reg[24]_i_2_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  SysClk/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.665    SysClk/count_reg[28]_i_2_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.884 r  SysClk/count_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.836     8.720    SysClk/data0[29]
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.295     9.015 r  SysClk/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.015    SysClk/count_0[29]
    SLICE_X37Y81         FDCE                                         r  SysClk/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.695    SysClk/CLK
    SLICE_X37Y81         FDCE                                         r  SysClk/count_reg[29]/C
                         clock pessimism              0.252    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X37Y81         FDCE (Setup_fdce_C_D)        0.031    14.942    SysClk/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 2.321ns (57.295%)  route 1.730ns (42.705%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     4.984    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     5.440 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.928     6.368    SysClk/count[0]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  SysClk/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    SysClk/count_reg[4]_i_2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  SysClk/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.080    SysClk/count_reg[8]_i_2_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  SysClk/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.197    SysClk/count_reg[12]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  SysClk/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    SysClk/count_reg[16]_i_2_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  SysClk/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    SysClk/count_reg[20]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  SysClk/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    SysClk/count_reg[24]_i_2_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  SysClk/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.665    SysClk/count_reg[28]_i_2_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.904 r  SysClk/count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.802     8.706    SysClk/data0[31]
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.329     9.035 r  SysClk/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.035    SysClk/count_0[31]
    SLICE_X39Y81         FDCE                                         r  SysClk/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.508    14.694    SysClk/CLK
    SLICE_X39Y81         FDCE                                         r  SysClk/count_reg[31]/C
                         clock pessimism              0.269    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X39Y81         FDCE (Setup_fdce_C_D)        0.075    15.002    SysClk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 2.150ns (54.599%)  route 1.788ns (45.401%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     4.984    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     5.440 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.928     6.368    SysClk/count[0]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  SysClk/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    SysClk/count_reg[4]_i_2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  SysClk/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.080    SysClk/count_reg[8]_i_2_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  SysClk/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.197    SysClk/count_reg[12]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  SysClk/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    SysClk/count_reg[16]_i_2_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  SysClk/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    SysClk/count_reg[20]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  SysClk/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    SysClk/count_reg[24]_i_2_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.767 r  SysClk/count_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.859     8.627    SysClk/data0[25]
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.295     8.922 r  SysClk/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.922    SysClk/count_0[25]
    SLICE_X39Y81         FDCE                                         r  SysClk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.508    14.694    SysClk/CLK
    SLICE_X39Y81         FDCE                                         r  SysClk/count_reg[25]/C
                         clock pessimism              0.269    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X39Y81         FDCE (Setup_fdce_C_D)        0.031    14.958    SysClk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 2.377ns (61.235%)  route 1.505ns (38.765%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     4.984    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     5.440 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.928     6.368    SysClk/count[0]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  SysClk/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    SysClk/count_reg[4]_i_2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  SysClk/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.080    SysClk/count_reg[8]_i_2_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  SysClk/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.197    SysClk/count_reg[12]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  SysClk/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    SysClk/count_reg[16]_i_2_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  SysClk/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    SysClk/count_reg[20]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  SysClk/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.548    SysClk/count_reg[24]_i_2_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  SysClk/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.665    SysClk/count_reg[28]_i_2_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.988 r  SysClk/count_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.576     8.564    SysClk/data0[30]
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.301     8.865 r  SysClk/count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.865    SysClk/count_0[30]
    SLICE_X37Y81         FDCE                                         r  SysClk/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.695    SysClk/CLK
    SLICE_X37Y81         FDCE                                         r  SysClk/count_reg[30]/C
                         clock pessimism              0.252    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X37Y81         FDCE (Setup_fdce_C_D)        0.075    14.986    SysClk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 2.033ns (53.237%)  route 1.786ns (46.763%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 14.693 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     4.984    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     5.440 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.928     6.368    SysClk/count[0]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  SysClk/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    SysClk/count_reg[4]_i_2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  SysClk/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.080    SysClk/count_reg[8]_i_2_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  SysClk/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.197    SysClk/count_reg[12]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  SysClk/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    SysClk/count_reg[16]_i_2_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  SysClk/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.431    SysClk/count_reg[20]_i_2_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.650 r  SysClk/count_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.857     8.508    SysClk/data0[21]
    SLICE_X39Y80         LUT3 (Prop_lut3_I2_O)        0.295     8.803 r  SysClk/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.803    SysClk/count_0[21]
    SLICE_X39Y80         FDCE                                         r  SysClk/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.507    14.693    SysClk/CLK
    SLICE_X39Y80         FDCE                                         r  SysClk/count_reg[21]/C
                         clock pessimism              0.269    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X39Y80         FDCE (Setup_fdce_C_D)        0.029    14.955    SysClk/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.944ns (50.695%)  route 1.891ns (49.305%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.625     4.984    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.456     5.440 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.928     6.368    SysClk/count[0]
    SLICE_X38Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.963 r  SysClk/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.963    SysClk/count_reg[4]_i_2_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  SysClk/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.080    SysClk/count_reg[8]_i_2_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  SysClk/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.197    SysClk/count_reg[12]_i_2_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  SysClk/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.314    SysClk/count_reg[16]_i_2_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.533 r  SysClk/count_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.962     8.495    SysClk/data0[17]
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.323     8.818 r  SysClk/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.818    SysClk/count_0[17]
    SLICE_X37Y81         FDCE                                         r  SysClk/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.509    14.695    SysClk/CLK
    SLICE_X37Y81         FDCE                                         r  SysClk/count_reg[17]/C
                         clock pessimism              0.252    14.947    
                         clock uncertainty           -0.035    14.911    
    SLICE_X37Y81         FDCE (Setup_fdce_C_D)        0.075    14.986    SysClk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.189ns (49.548%)  route 0.192ns (50.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.391    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.192     1.725    SysClk/count[0]
    SLICE_X39Y79         LUT3 (Prop_lut3_I1_O)        0.048     1.773 r  SysClk/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.773    SysClk/count_0[20]
    SLICE_X39Y79         FDCE                                         r  SysClk/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.829     1.898    SysClk/CLK
    SLICE_X39Y79         FDCE                                         r  SysClk/count_reg[20]/C
                         clock pessimism             -0.491     1.406    
    SLICE_X39Y79         FDCE (Hold_fdce_C_D)         0.107     1.513    SysClk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.391    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.192     1.725    SysClk/count[0]
    SLICE_X39Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.770 r  SysClk/count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.770    SysClk/count_0[19]
    SLICE_X39Y79         FDCE                                         r  SysClk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.829     1.898    SysClk/CLK
    SLICE_X39Y79         FDCE                                         r  SysClk/count_reg[19]/C
                         clock pessimism             -0.491     1.406    
    SLICE_X39Y79         FDCE (Hold_fdce_C_D)         0.091     1.497    SysClk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SysClk/ClkOutput_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/ClkOutput_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.269%)  route 0.184ns (49.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.396    SysClk/CLK
    SLICE_X37Y81         FDCE                                         r  SysClk/ClkOutput_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     1.537 r  SysClk/ClkOutput_reg/Q
                         net (fo=3, routed)           0.184     1.721    SysClk/ClkCycle_OBUF
    SLICE_X37Y81         LUT3 (Prop_lut3_I2_O)        0.045     1.766 r  SysClk/ClkOutput_i_1__0/O
                         net (fo=1, routed)           0.000     1.766    SysClk/ClkOutput_i_1__0_n_0
    SLICE_X37Y81         FDCE                                         r  SysClk/ClkOutput_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.901    SysClk/CLK
    SLICE_X37Y81         FDCE                                         r  SysClk/ClkOutput_reg/C
                         clock pessimism             -0.504     1.396    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.091     1.487    SysClk/ClkOutput_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.028%)  route 0.279ns (59.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.391    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.279     1.811    SysClk/count[0]
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.856 r  SysClk/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.856    SysClk/count_0[12]
    SLICE_X39Y77         FDCE                                         r  SysClk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     1.896    SysClk/CLK
    SLICE_X39Y77         FDCE                                         r  SysClk/count_reg[12]/C
                         clock pessimism             -0.491     1.404    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.107     1.511    SysClk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.028%)  route 0.279ns (59.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.391    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.279     1.811    SysClk/count[0]
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.856 r  SysClk/count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.856    SysClk/count_0[11]
    SLICE_X39Y77         FDCE                                         r  SysClk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     1.896    SysClk/CLK
    SLICE_X39Y77         FDCE                                         r  SysClk/count_reg[11]/C
                         clock pessimism             -0.491     1.404    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.092     1.496    SysClk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (41.011%)  route 0.268ns (58.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.391    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 f  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.268     1.800    SysClk/count[0]
    SLICE_X39Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.845 r  SysClk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    SysClk/count_0[0]
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.897    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
                         clock pessimism             -0.505     1.391    
    SLICE_X39Y78         FDCE (Hold_fdce_C_D)         0.092     1.483    SysClk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.183ns (35.717%)  route 0.329ns (64.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.391    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.329     1.862    SysClk/count[0]
    SLICE_X39Y80         LUT3 (Prop_lut3_I1_O)        0.042     1.904 r  SysClk/count[22]_i_1/O
                         net (fo=1, routed)           0.000     1.904    SysClk/count_0[22]
    SLICE_X39Y80         FDCE                                         r  SysClk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.899    SysClk/CLK
    SLICE_X39Y80         FDCE                                         r  SysClk/count_reg[22]/C
                         clock pessimism             -0.491     1.407    
    SLICE_X39Y80         FDCE (Hold_fdce_C_D)         0.107     1.514    SysClk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.399    DigitClk/CLK
    SLICE_X28Y67         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDCE (Prop_fdce_C_Q)         0.128     1.527 f  DigitClk/count_reg[0]/Q
                         net (fo=2, routed)           0.283     1.810    DigitClk/count_reg_n_0_[0]
    SLICE_X28Y67         LUT1 (Prop_lut1_I0_O)        0.098     1.908 r  DigitClk/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.908    DigitClk/count[0]_i_1__0_n_0
    SLICE_X28Y67         FDCE                                         r  DigitClk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.903    DigitClk/CLK
    SLICE_X28Y67         FDCE                                         r  DigitClk/count_reg[0]/C
                         clock pessimism             -0.503     1.399    
    SLICE_X28Y67         FDCE (Hold_fdce_C_D)         0.107     1.506    DigitClk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.091%)  route 0.329ns (63.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.391    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.329     1.862    SysClk/count[0]
    SLICE_X39Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.907 r  SysClk/count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.907    SysClk/count_0[21]
    SLICE_X39Y80         FDCE                                         r  SysClk/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.830     1.899    SysClk/CLK
    SLICE_X39Y80         FDCE                                         r  SysClk/count_reg[21]/C
                         clock pessimism             -0.491     1.407    
    SLICE_X39Y80         FDCE (Hold_fdce_C_D)         0.091     1.498    SysClk/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.185ns (34.834%)  route 0.346ns (65.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.391    SysClk/CLK
    SLICE_X39Y78         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDCE (Prop_fdce_C_Q)         0.141     1.532 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.346     1.878    SysClk/count[0]
    SLICE_X39Y76         LUT3 (Prop_lut3_I1_O)        0.044     1.922 r  SysClk/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.922    SysClk/count_0[6]
    SLICE_X39Y76         FDCE                                         r  SysClk/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.894    SysClk/CLK
    SLICE_X39Y76         FDCE                                         r  SysClk/count_reg[6]/C
                         clock pessimism             -0.491     1.402    
    SLICE_X39Y76         FDCE (Hold_fdce_C_D)         0.107     1.509    SysClk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_OUT_LED_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y67    DigitClk/ClkOutput_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y67    DigitClk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y81    SysClk/ClkOutput_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y78    SysClk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y77    SysClk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y77    SysClk/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y77    SysClk/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y78    SysClk/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y78    SysClk/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81    SysClk/ClkOutput_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81    SysClk/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y79    SysClk/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y79    SysClk/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y80    SysClk/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y80    SysClk/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y80    SysClk/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y80    SysClk/count_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81    SysClk/count_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81    SysClk/count_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81    SysClk/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81    SysClk/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81    SysClk/count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81    SysClk/count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81    SysClk/count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y81    SysClk/count_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y67    DigitClk/ClkOutput_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y67    DigitClk/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y81    SysClk/ClkOutput_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y78    SysClk/count_reg[0]/C



