INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.srcs/sources_1/new/dense_layer_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_layer_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.srcs/sources_1/new/max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.srcs/sources_1/new/dnn_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dnn_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.srcs/sources_1/new/image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.srcs/sources_1/new/TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.srcs/test_TopModule/new/test_TopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeff/Version2016_4/CNN_1/CNN_1.sim/test_TopModule/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
