[INFO]: Run Directory: /openlane/designs/picorv32a/runs/RUN_2024.12.23_22.09.45
[WARNING]: SYNTH_MAX_FANOUT is now deprecated; use MAX_FANOUT_CONSTRAINT instead.
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running Synthesis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 680.34 and height 680.0.
[INFO]: Running IO Placement (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/floorplan/4-io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/floorplan/5-tap.log)...
[INFO]: Running Global Placement (skip_io) (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/placement/5-global_skip_io.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/placement/7-gpl_sta.log)...
[INFO]: Running IO Placement (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/placement/8-io.log)...
[INFO]: Running Global Placement (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/placement/8-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/placement/10-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/placement/11-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/placement/12-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/placement/13-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/cts/14-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/cts/15-cts_sta.log)...
[INFO]: Generating PDN (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/floorplan/16-pdn.log)...
[ERROR]: during executing openroad script /openlane/scripts/openroad/pdn.tcl
[ERROR]: Log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/floorplan/16-pdn.log
[ERROR]: Last 10 lines:
[INFO]: Reading ODB at '/openlane/designs/picorv32a/runs/RUN_2024.12.23_22.09.45/results/cts/picorv32a.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.946000000000001
[INFO]: Setting input delay to: 4.946000000000001
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
Error: pdn_cfg.tcl, 41 can't read "::env(VDD_NETS)": no such variable
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload 'designs/picorv32a/runs/RUN_2024.12.23_22.09.45/issue_reproducible' if you're going to submit an issue.
[INFO]: Generating PDN (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/floorplan/17-pdn.log)...
[ERROR]: during executing openroad script /openlane/scripts/openroad/pdn.tcl
[ERROR]: Log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/floorplan/17-pdn.log
[ERROR]: Last 10 lines:
[INFO]: Reading ODB at '/openlane/designs/picorv32a/runs/RUN_2024.12.23_22.09.45/results/cts/picorv32a.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 4.946000000000001
[INFO]: Setting input delay to: 4.946000000000001
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
Error: pdn_cfg.tcl, 41 can't read "::env(VDD_NETS)": no such variable
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload 'designs/picorv32a/runs/RUN_2024.12.23_22.09.45/issue_reproducible' if you're going to submit an issue.
[INFO]: Generating PDN (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/floorplan/18-pdn.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/19-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/20-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/21-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/22-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/23-global.log)...
[INFO]: Writing Verilog (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/23-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/25-grt_sta.log)...
[INFO]: Running Fill Insertion (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/26-fill.log)...
[INFO]: Running Detailed Routing (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/27-detailed.log)...
[INFO]: No Magic DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: designs/picorv32a/runs/RUN_2024.12.23_22.09.45/logs/routing/28-wire_lengths.log)...
