Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Sep 28 17:44:08 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   flaga_IBUF
   flagb_IBUF
   slide_select_mode<0>_IBUF
   slide_select_mode<1>_IBUF
   slide_select_mode<2>_IBUF


