{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 04:20:23 2013 " "Info: Processing started: Tue Mar 05 04:20:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw4 -c hw4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitadder-structure " "Info: Found design unit 1: onebitadder-structure" {  } { { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw4/onebitadder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitadder " "Info: Found entity 1: onebitadder" {  } { { "onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw4/onebitadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_sub_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_16-structure " "Info: Found design unit 1: add_sub_16-structure" {  } { { "add_sub_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/add_sub_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16 " "Info: Found entity 1: add_sub_16" {  } { { "add_sub_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/add_sub_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavioral " "Info: Found design unit 1: dflipflop-Behavioral" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multdiv-structure " "Info: Found design unit 1: multdiv-structure" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Info: Found entity 1: multdiv" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Info: Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-structure " "Info: Found design unit 1: reg_16-structure" {  } { { "reg_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Info: Found entity 1: reg_16" {  } { { "reg_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-structure " "Info: Found design unit 1: reg_32-structure" {  } { { "reg_32.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_32.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Info: Found entity 1: reg_32" {  } { { "reg_32.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Info: Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_16-structure " "Info: Found design unit 1: or_16-structure" {  } { { "or_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/or_16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Info: Found entity 1: or_16" {  } { { "or_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/or_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file negate_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate_16-structure " "Info: Found design unit 1: negate_16-structure" {  } { { "negate_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/negate_16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 negate_16 " "Info: Found entity 1: negate_16" {  } { { "negate_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/negate_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "multdiv " "Info: Elaborating entity \"multdiv\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_buff multdiv.vhd(89) " "Warning (10036): Verilog HDL or VHDL warning at multdiv.vhd(89): object \"overflow_buff\" assigned a value but never read" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_resultRDYb multdiv.vhd(161) " "Info (10041): Inferred latch for \"data_resultRDYb\" at multdiv.vhd(161)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[0\] multdiv.vhd(157) " "Info (10041): Inferred latch for \"data_result\[0\]\" at multdiv.vhd(157)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[1\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[1\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[2\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[2\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[3\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[3\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[4\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[4\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[5\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[5\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[6\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[6\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[7\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[7\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[8\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[8\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[9\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[9\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[10\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[10\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[11\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[11\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[12\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[12\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[13\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[13\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[14\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[14\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[15\] multdiv.vhd(154) " "Info (10041): Inferred latch for \"data_result\[15\]\" at multdiv.vhd(154)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[16\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[16\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[17\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[17\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[18\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[18\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[19\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[19\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[20\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[20\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[21\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[21\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[22\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[22\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[23\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[23\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[24\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[24\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[25\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[25\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[26\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[26\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[27\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[27\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[28\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[28\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[29\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[29\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[30\] multdiv.vhd(149) " "Info (10041): Inferred latch for \"data_result\[30\]\" at multdiv.vhd(149)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[31\] multdiv.vhd(144) " "Info (10041): Inferred latch for \"data_result\[31\]\" at multdiv.vhd(144)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[0\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[0\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[1\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[1\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[2\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[2\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[3\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[3\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[4\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[4\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[5\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[5\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[6\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[6\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[7\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[7\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[8\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[8\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[9\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[9\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[10\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[10\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[11\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[11\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[12\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[12\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[13\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[13\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[14\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[14\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_out\[15\] multdiv.vhd(138) " "Info (10041): Inferred latch for \"adder_out\[15\]\" at multdiv.vhd(138)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_add_sub multdiv.vhd(136) " "Info (10041): Inferred latch for \"ctrl_add_sub\" at multdiv.vhd(136)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[0\] multdiv.vhd(126) " "Info (10041): Inferred latch for \"product_in\[0\]\" at multdiv.vhd(126)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[1\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[1\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[2\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[2\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[3\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[3\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[4\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[4\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[5\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[5\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[6\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[6\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[7\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[7\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[8\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[8\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[9\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[9\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[10\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[10\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[11\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[11\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[12\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[12\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[13\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[13\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[14\] multdiv.vhd(122) " "Info (10041): Inferred latch for \"product_in\[14\]\" at multdiv.vhd(122)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[15\] multdiv.vhd(118) " "Info (10041): Inferred latch for \"product_in\[15\]\" at multdiv.vhd(118)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[16\] multdiv.vhd(114) " "Info (10041): Inferred latch for \"product_in\[16\]\" at multdiv.vhd(114)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[17\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[17\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[18\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[18\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[19\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[19\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[20\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[20\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[21\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[21\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[22\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[22\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[23\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[23\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[24\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[24\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[25\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[25\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[26\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[26\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[27\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[27\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[28\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[28\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[29\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[29\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[30\] multdiv.vhd(109) " "Info (10041): Inferred latch for \"product_in\[30\]\" at multdiv.vhd(109)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product_in\[31\] multdiv.vhd(104) " "Info (10041): Inferred latch for \"product_in\[31\]\" at multdiv.vhd(104)" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:state_machine " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:state_machine\"" {  } { { "multdiv.vhd" "state_machine" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_DIV FSM.vhd(18) " "Info (10041): Inferred latch for \"operation_DIV\" at FSM.vhd(18)" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_MULT FSM.vhd(17) " "Info (10041): Inferred latch for \"operation_MULT\" at FSM.vhd(17)" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count16 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:count16\"" {  } { { "multdiv.vhd" "count16" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mult counter.vhd(19) " "Warning (10492): VHDL Process Statement warning at counter.vhd(19): signal \"mult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(24) " "Warning (10492): VHDL Process Statement warning at counter.vhd(24): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(27) " "Warning (10492): VHDL Process Statement warning at counter.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset counter.vhd(50) " "Warning (10492): VHDL Process Statement warning at counter.vhd(50): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset counter.vhd(54) " "Warning (10492): VHDL Process Statement warning at counter.vhd(54): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_set counter.vhd(14) " "Warning (10631): VHDL Process Statement warning at counter.vhd(14): inferring latch(es) for signal or variable \"reset_set\", which holds its previous value in one or more paths through the process" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_set counter.vhd(54) " "Info (10041): Inferred latch for \"reset_set\" at counter.vhd(54)" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_16 negate_16:negatedataB " "Info: Elaborating entity \"negate_16\" for hierarchy \"negate_16:negatedataB\"" {  } { { "multdiv.vhd" "negatedataB" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_16 negate_16:negatedataB\|add_sub_16:addone " "Info: Elaborating entity \"add_sub_16\" for hierarchy \"negate_16:negatedataB\|add_sub_16:addone\"" {  } { { "negate_16.vhd" "addone" { Text "C:/quartus/quartus/project/hw4/negate_16.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF1:15:firstrow " "Info: Elaborating entity \"onebitadder\" for hierarchy \"negate_16:negatedataB\|add_sub_16:addone\|onebitadder:\\IFF1:15:firstrow\"" {  } { { "add_sub_16.vhd" "\\IFF1:15:firstrow" { Text "C:/quartus/quartus/project/hw4/add_sub_16.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop dflipflop:store_operand_sign " "Info: Elaborating entity \"dflipflop\" for hierarchy \"dflipflop:store_operand_sign\"" {  } { { "multdiv.vhd" "store_operand_sign" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset dflipflop.vhd(19) " "Warning (10492): VHDL Process Statement warning at dflipflop.vhd(19): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dflipflop.vhd" "" { Text "C:/quartus/quartus/project/hw4/dflipflop.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 reg_16:operandB " "Info: Elaborating entity \"reg_16\" for hierarchy \"reg_16:operandB\"" {  } { { "multdiv.vhd" "operandB" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 reg_32:product " "Info: Elaborating entity \"reg_32\" for hierarchy \"reg_32:product\"" {  } { { "multdiv.vhd" "product" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16 or_16:or_dataB " "Info: Elaborating entity \"or_16\" for hierarchy \"or_16:or_dataB\"" {  } { { "multdiv.vhd" "or_dataB" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "data_result\[31\]\$latch data_result\[30\]\$latch " "Info: Duplicate LATCH primitive \"data_result\[31\]\$latch\" merged with LATCH primitive \"data_result\[30\]\$latch\"" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 144 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[0\]\$latch " "Warning: Latch data_result\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 157 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[1\]\$latch " "Warning: Latch data_result\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[2\]\$latch " "Warning: Latch data_result\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[3\]\$latch " "Warning: Latch data_result\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[4\]\$latch " "Warning: Latch data_result\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[5\]\$latch " "Warning: Latch data_result\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[6\]\$latch " "Warning: Latch data_result\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[7\]\$latch " "Warning: Latch data_result\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[8\]\$latch " "Warning: Latch data_result\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[9\]\$latch " "Warning: Latch data_result\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[10\]\$latch " "Warning: Latch data_result\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[11\]\$latch " "Warning: Latch data_result\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[12\]\$latch " "Warning: Latch data_result\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[13\]\$latch " "Warning: Latch data_result\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[14\]\$latch " "Warning: Latch data_result\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[15\]\$latch " "Warning: Latch data_result\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA data_resultRDYb " "Warning: Ports D and ENA on the latch are fed by the same signal data_resultRDYb" {  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 154 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[16\]\$latch " "Warning: Latch data_result\[16\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[17\]\$latch " "Warning: Latch data_result\[17\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[18\]\$latch " "Warning: Latch data_result\[18\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[19\]\$latch " "Warning: Latch data_result\[19\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[20\]\$latch " "Warning: Latch data_result\[20\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[21\]\$latch " "Warning: Latch data_result\[21\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[22\]\$latch " "Warning: Latch data_result\[22\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[23\]\$latch " "Warning: Latch data_result\[23\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[24\]\$latch " "Warning: Latch data_result\[24\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[25\]\$latch " "Warning: Latch data_result\[25\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[26\]\$latch " "Warning: Latch data_result\[26\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[27\]\$latch " "Warning: Latch data_result\[27\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[28\]\$latch " "Warning: Latch data_result\[28\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[29\]\$latch " "Warning: Latch data_result\[29\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_result\[30\]\$latch " "Warning: Latch data_result\[30\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 149 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "data_resultRDYb " "Warning: Latch data_resultRDYb has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 82 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[0\] " "Warning: Latch product_in\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 126 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[1\] " "Warning: Latch product_in\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[2\] " "Warning: Latch product_in\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[3\] " "Warning: Latch product_in\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[4\] " "Warning: Latch product_in\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[5\] " "Warning: Latch product_in\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[6\] " "Warning: Latch product_in\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[7\] " "Warning: Latch product_in\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[8\] " "Warning: Latch product_in\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[9\] " "Warning: Latch product_in\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[10\] " "Warning: Latch product_in\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[11\] " "Warning: Latch product_in\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[12\] " "Warning: Latch product_in\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[13\] " "Warning: Latch product_in\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[14\] " "Warning: Latch product_in\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA counter:count16\|cnt\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal counter:count16\|cnt\[28\]" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 122 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[15\] " "Warning: Latch product_in\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 118 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[16\] " "Warning: Latch product_in\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 114 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[17\] " "Warning: Latch product_in\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[18\] " "Warning: Latch product_in\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[19\] " "Warning: Latch product_in\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[20\] " "Warning: Latch product_in\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[21\] " "Warning: Latch product_in\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[22\] " "Warning: Latch product_in\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[23\] " "Warning: Latch product_in\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[24\] " "Warning: Latch product_in\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[25\] " "Warning: Latch product_in\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[26\] " "Warning: Latch product_in\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[27\] " "Warning: Latch product_in\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[28\] " "Warning: Latch product_in\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[29\] " "Warning: Latch product_in\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[30\] " "Warning: Latch product_in\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "product_in\[31\] " "Warning: Latch product_in\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR FSM:state_machine\|operation_MULT " "Warning: Ports ENA and CLR on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 104 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[15\] " "Warning: Latch adder_out\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 75 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[0\] " "Warning: Latch adder_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[1\] " "Warning: Latch adder_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[2\] " "Warning: Latch adder_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[3\] " "Warning: Latch adder_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[4\] " "Warning: Latch adder_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[5\] " "Warning: Latch adder_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[6\] " "Warning: Latch adder_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[7\] " "Warning: Latch adder_out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[8\] " "Warning: Latch adder_out\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[9\] " "Warning: Latch adder_out\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[10\] " "Warning: Latch adder_out\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[11\] " "Warning: Latch adder_out\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[12\] " "Warning: Latch adder_out\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[13\] " "Warning: Latch adder_out\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "adder_out\[14\] " "Warning: Latch adder_out\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_DIV " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_DIV" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 138 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_add_sub " "Warning: Latch ctrl_add_sub has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:state_machine\|operation_MULT " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:state_machine\|operation_MULT" {  } { { "FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 79 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 24 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Info: Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Info: Implemented 83 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "565 " "Info: Implemented 565 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 04:20:28 2013 " "Info: Processing ended: Tue Mar 05 04:20:28 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
