{"Source Block": ["oh/elink/hdl/elink.v@654:667@HdlStmAssign", "   /***********************************************************/\n   /*AXI-LITE READBACK                                        */\n   /***********************************************************/\n   //TODO: fix decode logic\n\n   assign mi_rd_data[31:0] = (mi_addr[15:14]==2'b00) ? mi_dout_ecfg[31:0]  :\n\t\t\t     (mi_addr[15:14]==2'b01) ? mi_dout_embox[31:0] :\n\t\t\t     (mi_addr[15:14]==2'b10) ? mi_dout_rx[31:0]    :\n\t\t\t      mi_dout_tx[31:0]    ;\n   \nendmodule // elink\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../embox/hdl\" \"../../erx/hdl\" \"../../etx/hdl\" \"../../axi/hdl\")\n// End:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[659, "   assign mi_rd_data[31:0] = (mi_addr[15:14]==2'b00) ? mi_dout_ecfg[31:0]  :\n"], [660, "\t\t\t     (mi_addr[15:14]==2'b01) ? mi_dout_embox[31:0] :\n"], [661, "\t\t\t     (mi_addr[15:14]==2'b10) ? mi_dout_rx[31:0]    :\n"]], "Add": [[661, "   assign mi_rd_data[31:0] = (mi_addr[13:12]==2'b00) ? mi_dout_ecfg[31:0]  :\n"], [661, "\t\t\t     (mi_addr[13:12]==2'b01) ? mi_dout_embox[31:0] :\n"], [661, "\t\t\t     (mi_addr[13:12]==2'b10) ? mi_dout_rx[31:0]    :\n"]]}}