// Seed: 3946855978
module module_0 (
    output tri  id_0,
    input  wor  id_1,
    output tri0 id_2
);
  wand id_4 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd37,
    parameter id_8  = 32'd28
) (
    output tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    output tri id_7,
    input wor _id_8,
    output wire id_9,
    input wor _id_10
);
  logic [~  id_8 : 1] id_12;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1
  );
  assign id_1 = id_4;
  assign id_12[-1] = id_8;
  logic [1 : id_10] id_13;
  ;
endmodule
