INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustin/Escritorio/Verification/Part 1/Section 1/project_82/project_82.srcs/sim_1/new/tb10.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb10
