Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/BinaryToSSD.vhd" in Library work.
Architecture behavoural of Entity binarytossd is up to date.
Compiling vhdl file "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/ClockDivider.vhd" in Library work.
Architecture behavioral of Entity clockdivider is up to date.
Compiling vhdl file "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/SevenSegmentDisplay.vhd" in Library work.
Entity <sevensegmentdisplay> compiled.
Entity <sevensegmentdisplay> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/Counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/TopLevel.vhd" in Library work.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopLevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClockDivider> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SevenSegmentDisplay> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Counter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <BinaryToSSD> in library <work> (architecture <Behavoural>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopLevel> in library <work> (Architecture <behavioral>).
INFO:Xst:1739 - HDL ADVISOR - "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/TopLevel.vhd" line 8: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <TopLevel> analyzed. Unit <TopLevel> generated.

Analyzing Entity <ClockDivider> in library <work> (Architecture <Behavioral>).
Entity <ClockDivider> analyzed. Unit <ClockDivider> generated.

Analyzing Entity <SevenSegmentDisplay> in library <work> (Architecture <Behavioral>).
Entity <SevenSegmentDisplay> analyzed. Unit <SevenSegmentDisplay> generated.

Analyzing Entity <BinaryToSSD> in library <work> (Architecture <Behavoural>).
Entity <BinaryToSSD> analyzed. Unit <BinaryToSSD> generated.

Analyzing Entity <Counter> in library <work> (Architecture <Behavioral>).
Entity <Counter> analyzed. Unit <Counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ClockDivider>.
    Related source file is "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/ClockDivider.vhd".
    Found 1-bit register for signal <DivClock>.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ClockDivider> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/Counter.vhd".
    Found 1-bit register for signal <Overflow>.
    Found 4-bit up counter for signal <lowerDigit>.
    Found 4-bit up counter for signal <upperDigit>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Counter> synthesized.


Synthesizing Unit <BinaryToSSD>.
    Related source file is "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/BinaryToSSD.vhd".
    Found 16x7-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <BinaryToSSD> synthesized.


Synthesizing Unit <SevenSegmentDisplay>.
    Related source file is "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/SevenSegmentDisplay.vhd".
    Found 1-bit register for signal <lineToUse>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SevenSegmentDisplay> synthesized.


Synthesizing Unit <TopLevel>.
    Related source file is "C:/Users/Jableader/Documents/Xilinx/AssignmentTwo/TopLevel.vhd".
Unit <TopLevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 3
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 3
 1-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 3
 4-bit up counter                                      : 2
 8-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopLevel> ...

Optimizing unit <BinaryToSSD> ...

Optimizing unit <SevenSegmentDisplay> ...
  implementation constraint: INIT=r	 : lineToUse

Optimizing unit <ClockDivider> ...
  implementation constraint: INIT=r	 : DivClock
  implementation constraint: INIT=r	 : count_7
  implementation constraint: INIT=r	 : count_6
  implementation constraint: INIT=r	 : count_5
  implementation constraint: INIT=r	 : count_4
  implementation constraint: INIT=r	 : count_3
  implementation constraint: INIT=r	 : count_2
  implementation constraint: INIT=r	 : count_1
  implementation constraint: INIT=s	 : count_0

Optimizing unit <Counter> ...
  implementation constraint: INIT=r	 : Overflow
  implementation constraint: INIT=r	 : lowerDigit_3
  implementation constraint: INIT=r	 : lowerDigit_2
  implementation constraint: INIT=r	 : lowerDigit_1
  implementation constraint: INIT=r	 : lowerDigit_0
  implementation constraint: INIT=r	 : upperDigit_3
  implementation constraint: INIT=r	 : upperDigit_2
  implementation constraint: INIT=r	 : upperDigit_1
  implementation constraint: INIT=r	 : upperDigit_0

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLevel.ngr
Top Level Output File Name         : TopLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 159
#      AND2                        : 56
#      AND3                        : 1
#      AND8                        : 1
#      GND                         : 1
#      INV                         : 59
#      OR2                         : 26
#      OR3                         : 2
#      XOR2                        : 13
# FlipFlops/Latches                : 19
#      FD                          : 9
#      FDCE                        : 10
# IO Buffers                       : 14
#      IBUF                        : 4
#      OBUF                        : 10
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.28 secs
 
--> 

Total memory usage is 232396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

