{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543450287976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543450287977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 22:11:27 2018 " "Processing started: Wed Nov 28 22:11:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543450287977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543450287977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off S2P -c S2P " "Command: quartus_map --read_settings_files=on --write_settings_files=off S2P -c S2P" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543450287977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543450288334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_S2P-behavioral " "Found design unit 1: TB_S2P-behavioral" {  } { { "TB_S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/TB_S2P.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543450288711 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_S2P " "Found entity 1: TB_S2P" {  } { { "TB_S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/TB_S2P.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543450288711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543450288711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S2P-behavioral " "Found design unit 1: S2P-behavioral" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543450288714 ""} { "Info" "ISGN_ENTITY_NAME" "1 S2P " "Found entity 1: S2P" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543450288714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543450288714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "S2P " "Elaborating entity \"S2P\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543450288745 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[0\]~0 " "Converted tri-state buffer \"w_DATA\[0\]~0\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[1\]~1 " "Converted tri-state buffer \"w_DATA\[1\]~1\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[2\]~2 " "Converted tri-state buffer \"w_DATA\[2\]~2\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[3\]~3 " "Converted tri-state buffer \"w_DATA\[3\]~3\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[4\]~4 " "Converted tri-state buffer \"w_DATA\[4\]~4\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[5\]~5 " "Converted tri-state buffer \"w_DATA\[5\]~5\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[6\]~6 " "Converted tri-state buffer \"w_DATA\[6\]~6\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[7\]~7 " "Converted tri-state buffer \"w_DATA\[7\]~7\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[8\]~8 " "Converted tri-state buffer \"w_DATA\[8\]~8\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[9\]~9 " "Converted tri-state buffer \"w_DATA\[9\]~9\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[10\]~10 " "Converted tri-state buffer \"w_DATA\[10\]~10\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[11\]~11 " "Converted tri-state buffer \"w_DATA\[11\]~11\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[12\]~12 " "Converted tri-state buffer \"w_DATA\[12\]~12\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[13\]~13 " "Converted tri-state buffer \"w_DATA\[13\]~13\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "w_DATA\[14\]~14 " "Converted tri-state buffer \"w_DATA\[14\]~14\" feeding internal logic into a wire" {  } { { "S2P.vhd" "" { Text "D:/VHDL/T8/IN WORKING/SLAVE/S2P/S2P.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1543450288985 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1543450288985 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543450289388 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543450289494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543450289635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543450289635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543450289700 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543450289700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543450289700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543450289700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543450289784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 22:11:29 2018 " "Processing ended: Wed Nov 28 22:11:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543450289784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543450289784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543450289784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543450289784 ""}
