Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.b.23.0

Thu Nov  7 14:15:04 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 7_High-Performance_1.0V -hsp m -pwrprd -html -rpt u23_lifcl_nx33u_evalbd_ibd_impl_1.twr u23_lifcl_nx33u_evalbd_ibd_impl_1.udb -gui -msgset C:/Users/whan/Documents/AppProject/USB_LIFCL_NX33U/RD_IOA_USB2_REVB/Design/promote.xml

----------------------------------------------
Design:          u23_lifcl_nx33u_evalbd_ibd
Family:          LIFCL
Device:          LIFCL-33U
Package:         FCCSP104
Performance:     7_High-Performance_1.0V
Package Status:                     Final          Version 2
Performance Hardware Data Status :   Final Version 1.6
----------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk_25MHz} -period 40 [get_ports clk_25m_i]
create_generated_clock -name {clk_60MHz} -source [get_pins pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK] -divide_by 5 -multiply_by 12 [get_pins pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP]
set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*]
set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*]
set_clock_uncertainty 1 [get_clocks clk_60MHz]

Operating conditions:
--------------------
ldc_set_vcc -bank 0 1.8
    Bank 0 voltage: 1.8 V
ldc_set_vcc -bank 1 3.29999995231628
    Bank 1 voltage: 3.3 V
ldc_set_vcc -bank 2 1.79999995231628
    Bank 2 voltage: 1.8 V
ldc_set_vcc -bank 3 1.19999995231628
    Bank 3 voltage: 1.2 V
ldc_set_vcc -bank 4 1.79999995231628
    Bank 4 voltage: 1.8 V

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 98.7641%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees    Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 8416 endpoints;  Total Negative Slack: 4008.454 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_77/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_78/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_79/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_80/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_81/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_82/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_83/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_84/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_85/Q                           
                                        |          No required time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_86/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        36
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 9 End Points          |           Type           
-------------------------------------------------------------------
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_75/secured_instance_64_2/secured_instance_63_1/DF                           
                                        |           No arrival time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_75/secured_instance_64_5/DF                           
                                        |           No arrival time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_3/secured_instance_65_75/secured_instance_64_6/DF                           
                                        |           No arrival time
nxU_prpl_bldr/lscc_i2cm1_inst/lscc_i2c_master_inst/secured_instance_102_1/secured_instance_100_4/secured_instance_90_3/secured_instance_77_6/DF                           
                                        |           No arrival time
nxU_prpl_bldr/lscc_i2cm1_inst/lscc_i2c_master_inst/secured_instance_102_1/secured_instance_100_4/secured_instance_90_4/secured_instance_78_7/DF                           
                                        |           No arrival time
nxU_prpl_bldr/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
nxU_prpl_bldr/gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
nxU_prpl_bldr/uart0_inst/lscc_uart_inst/u_rxcver/sin_r_0io.PIC_inst/D                           
                                        |           No arrival time
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_2/secured_instance_62_16/CE                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         9
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
gpio_0_z[0]                             |                     input
gpio_0_z[1]                             |                     input
i2cm_scl                                |                     input
i2cm_sda                                |                     input
spim_miso_i                             |                     input
uart_rxd_i                              |                     input
TCK                                     |                     input
TMS                                     |                     input
TDI                                     |                     input
gpio_0_z[0]                             |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
nxU_prpl_bldr.cpu0_inst.riscvsmall_inst.Ib1w9tjglomgvCgAIkup60xKDx.IbCuo3aEvk5cF25j4DHzkJGG2F.NbqAaKcoy7LeAHb1                           
                                        |nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_2/secured_instance_62_17/secured_instance_205_40/JTCK
nxU_prpl_bldr.cpu0_inst.riscvsmall_inst.Ib1w9tjglomgvCgAIkup60xKDx.NbbICH                           
                                        |nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_4/secured_instance_67_2/secured_instance_62_16/CLKO
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None


1.6  Error/Warning Messages
============================
WARNING "70001949" - The object rs_pll_locked_60m/reset_n_f1_reg.ff_inst/CLK in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*] is not valid.
WARNING "70001949" - The object rs_pll_locked_60m/reset_n_f1_reg.ff_inst/LSR in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*] is not valid.
WARNING "70001949" - The object rs_r5_sys_rstn_60m/reset_n_f1_reg.ff_inst/CLK in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*] is not valid.
WARNING "70001949" - The object rs_r5_sys_rstn_60m/reset_n_f1_reg.ff_inst/LSR in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f1.*] is not valid.
WARNING "70001949" - The object rs_pll_locked_60m/reset_n_f2.ff_inst/DF in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*] is not valid.
WARNING "70001949" - The object rs_pll_locked_60m/reset_n_f2.ff_inst/CLK in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*] is not valid.
WARNING "70001949" - The object rs_pll_locked_60m/reset_n_f2.ff_inst/LSR in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*] is not valid.
WARNING "70001949" - The object rs_r5_sys_rstn_60m/reset_n_f2_RNIMHRC/A in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*] is not valid.
WARNING "70001949" - The object rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/DF in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*] is not valid.
WARNING "70001949" - The object rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/CLK in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*] is not valid.
WARNING "70001949" - The object rs_r5_sys_rstn_60m/reset_n_f2.ff_inst/LSR in the option "-from" of constraint set_false_path -from [get_pins -hierarchical -regexp .*reset_n_f2.*] is not valid.

===============================================================
2  Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk_25MHz"
=======================
create_clock -name {clk_25MHz} -period 40 [get_ports clk_25m_i]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk_25MHz             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_25MHz                         |             Target |          40.000 ns |         25.000 MHz 
                                        | Actual (all paths) |          10.000 ns |        100.000 MHz 
clk_25m_i_pad.bb_inst/B (MPW)           |   (50% duty cycle) |          10.000 ns |        100.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk_25MHz             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_60MHz                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "clk_60MHz"
=======================
create_generated_clock -name {clk_60MHz} -source [get_pins pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK] -divide_by 5 -multiply_by 12 [get_pins pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk_60MHz             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_60MHz                         |             Target |          16.667 ns |         60.000 MHz 
                                        | Actual (all paths) |          14.214 ns |         70.353 MHz 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           9.128 ns |        109.553 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk_60MHz             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_25MHz                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3              
                                         |    2.336 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3              
                                         |    2.339 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7              
                                         |    2.347 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7              
                                         |    2.351 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB12              
                                         |    2.352 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB1              
                                         |    2.352 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5              
                                         |    2.393 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB10              
                                         |    2.402 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5              
                                         |    2.451 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB2              
                                         |    2.451 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.1% (route), 36.9% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.335 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.489                 16.743  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI9QP0LA[5]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI9QP0LA[5]/Z
                                          SLICE_R42C46C               CTOF_DEL             0.259                 17.002  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_631_i
                                                                      NET DELAY            1.019                 18.021  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3
                                                                      ENDPOINT             0.000                 18.021  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.934)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.335  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3  (LRAM_CORE_LRAM_CORE_R34C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.1% (route), 36.9% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.338 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.489                 16.743  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI9QP0LA[5]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI9QP0LA[5]/Z
                                          SLICE_R42C46C               CTOF_DEL             0.259                 17.002  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_631_i
                                                                      NET DELAY            1.016                 18.018  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3
                                                                      ENDPOINT             0.000                 18.018  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.931)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.338  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.1% (route), 36.9% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.346 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.641                 16.895  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI1JQ0LA[9]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI1JQ0LA[9]/Z
                                          SLICE_R43C48D               CTOF_DEL             0.259                 17.154  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_628_i
                                                                      NET DELAY            0.856                 18.010  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7
                                                                      ENDPOINT             0.000                 18.010  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.923)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.346  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7  (LRAM_CORE_LRAM_CORE_R34C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.1% (route), 36.9% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.350 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.641                 16.895  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI1JQ0LA[9]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI1JQ0LA[9]/Z
                                          SLICE_R43C48D               CTOF_DEL             0.259                 17.154  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_628_i
                                                                      NET DELAY            0.852                 18.006  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7
                                                                      ENDPOINT             0.000                 18.006  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.919)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.350  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB12  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.1% (route), 36.9% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.351 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.496                 16.750  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI92JPDA[14]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI92JPDA[14]/Z
                                          SLICE_R43C46A               CTOF_DEL             0.259                 17.009  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_623_i
                                                                      NET DELAY            0.996                 18.005  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB12
                                                                      ENDPOINT             0.000                 18.005  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.918)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.351  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB1  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.1% (route), 36.9% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.351 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.496                 16.750  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNITDP0LA[3]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNITDP0LA[3]/Z
                                          SLICE_R43C46B               CTOF_DEL             0.259                 17.009  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_633_i
                                                                      NET DELAY            0.996                 18.005  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB1
                                                                      ENDPOINT             0.000                 18.005  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.918)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.351  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5  (LRAM_CORE_LRAM_CORE_R34C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.392 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.355                 16.609  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNIL6Q0LA[7]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNIL6Q0LA[7]/Z
                                          SLICE_R41C46B               CTOF_DEL             0.259                 16.868  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_629_i
                                                                      NET DELAY            1.096                 17.964  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5
                                                                      ENDPOINT             0.000                 17.964  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.877)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.392  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB10  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 21
Delay Ratio      : 64.1% (route), 35.9% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.401 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/S1
                                          SLICE_R60C28C               FCITOF1_DEL          0.353                 10.816  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[20]
                                                                      NET DELAY            1.370                 12.186  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIHPG19[20]/C->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIHPG19[20]/Z
                                          SLICE_R48C38D               CTOF_DEL             0.259                 12.445  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIHPG19_0
                                                                      NET DELAY            0.760                 13.205  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIEBU541[18]/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIEBU541[18]/Z
                                          SLICE_R45C42C               CTOF_DEL             0.259                 13.464  8       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/regs_m1_e_0_1
                                                                      NET DELAY            0.543                 14.007  8       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/gnt_r_RNIORA2K1[0]/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/gnt_r_RNIORA2K1[0]/Z
                                          SLICE_R47C43B               CTOF_DEL             0.259                 14.266  1       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/un1_m1_e_0_1
                                                                      NET DELAY            0.403                 14.669  1       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/gnt_r_RNIHEG8Q4[0]/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/gnt_r_RNIHEG8Q4[0]/Z
                                          SLICE_R45C43A               CTOF_DEL             0.268                 14.937  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/un1_m1_e_0
                                                                      NET DELAY            0.655                 15.592  4       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.bridge_sm_r_RNIFJI559[6]/C->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.bridge_sm_r_RNIFJI559[6]/Z
                                          SLICE_R41C45B               CTOF_DEL             0.268                 15.860  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_966
                                                                      NET DELAY            0.358                 16.218  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.rd_prev_r_RNIHRFIAA[12]/C->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.rd_prev_r_RNIHRFIAA[12]/Z
                                          SLICE_R41C47B               CTOF_DEL             0.268                 16.486  1       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_625_i_1
                                                                      NET DELAY            0.191                 16.677  1       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNITLIPDA[12]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNITLIPDA[12]/Z
                                          SLICE_R41C47B               CTOF_DEL             0.259                 16.936  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_625_i
                                                                      NET DELAY            1.019                 17.955  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB10
                                                                      ENDPOINT             0.000                 17.955  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.868)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.401  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 62.8% (route), 37.2% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.450 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.355                 16.609  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNIL6Q0LA[7]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNIL6Q0LA[7]/Z
                                          SLICE_R41C46B               CTOF_DEL             0.259                 16.868  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_629_i
                                                                      NET DELAY            1.038                 17.906  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5
                                                                      ENDPOINT             0.000                 17.906  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.819)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.450  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB2  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 62.8% (route), 37.2% (logic)
Clock Skew       : -0.584 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.374 ns 
Path Slack       : 2.450 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                  0.527  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.179                  3.706  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  3.706  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.635                  6.341  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.341  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.367                  6.708  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.762                  7.470  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.336                  7.806  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.731                  8.537  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.259                  8.796  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.590                  9.386  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.397                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                  9.783  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                  9.935  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.001  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.067  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.133  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.199  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.265  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.331  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 10.397  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 10.463  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 10.529  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 10.595  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.353                 10.948  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.929                 11.877  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.268                 12.145  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.157  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.259                 12.416  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.541                 12.957  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.259                 13.216  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.042                 14.258  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.259                 14.517  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.563                 15.080  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.268                 15.348  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.638                 15.986  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.268                 16.254  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.355                 16.609  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI3KP0LA[4]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI3KP0LA[4]/Z
                                          SLICE_R41C46C               CTOF_DEL             0.259                 16.868  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_632_i
                                                                      NET DELAY            1.038                 17.906  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB2
                                                                      ENDPOINT             0.000                 17.906  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.527                 17.193  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            2.836                 20.029  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.029  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.394                 22.423  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 22.423  1       
                                                                      Uncertainty       -(1.000)                 21.423  
                                                                      Common Path Skew     0.374                 21.797  
                                                                      Setup time        -(1.527)                 20.270  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.270  
Arrival Time                                                                                                  -(17.819)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.450  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "clk_25MHz"
=======================
create_clock -name {clk_25MHz} -period 40 [get_ports clk_25m_i]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk_25MHz             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_25MHz                         |             Target |          40.000 ns |         25.000 MHz 
                                        | Actual (all paths) |          10.000 ns |        100.000 MHz 
clk_25m_i_pad.bb_inst/B (MPW)           |   (50% duty cycle) |          10.000 ns |        100.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk_25MHz             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_60MHz                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.2 Clock "clk_60MHz"
=======================
create_generated_clock -name {clk_60MHz} -source [get_pins pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK] -divide_by 5 -multiply_by 12 [get_pins pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock clk_60MHz             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_60MHz                         |             Target |          16.667 ns |         60.000 MHz 
                                        | Actual (all paths) |          14.420 ns |         69.348 MHz 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           9.128 ns |        109.553 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock clk_60MHz             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_25MHz                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3              
                                         |    2.105 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3              
                                         |    2.108 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7              
                                         |    2.117 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7              
                                         |    2.120 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB12              
                                         |    2.135 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB1              
                                         |    2.135 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5              
                                         |    2.166 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB10              
                                         |    2.186 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5              
                                         |    2.224 ns 
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB2              
                                         |    2.224 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.4% (route), 36.6% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.262                 16.891  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.489                 17.380  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI9QP0LA[5]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI9QP0LA[5]/Z
                                          SLICE_R42C46C               CTOF_DEL             0.262                 17.642  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_631_i
                                                                      NET DELAY            1.016                 18.658  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3
                                                                      ENDPOINT             0.000                 18.658  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.572)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.104  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3  (LRAM_CORE_LRAM_CORE_R34C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.107 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.262                 16.891  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.489                 17.380  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI9QP0LA[5]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI9QP0LA[5]/Z
                                          SLICE_R42C46C               CTOF_DEL             0.262                 17.642  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_631_i
                                                                      NET DELAY            1.013                 18.655  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB3
                                                                      ENDPOINT             0.000                 18.655  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.569)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.107  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.116 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.262                 16.891  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.639                 17.530  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI1JQ0LA[9]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI1JQ0LA[9]/Z
                                          SLICE_R43C48D               CTOF_DEL             0.262                 17.792  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_628_i
                                                                      NET DELAY            0.854                 18.646  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7
                                                                      ENDPOINT             0.000                 18.646  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.560)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.116  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7  (LRAM_CORE_LRAM_CORE_R34C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.119 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.262                 16.891  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.639                 17.530  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI1JQ0LA[9]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI1JQ0LA[9]/Z
                                          SLICE_R43C48D               CTOF_DEL             0.262                 17.792  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_628_i
                                                                      NET DELAY            0.851                 18.643  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB7
                                                                      ENDPOINT             0.000                 18.643  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.557)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.119  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB12  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.2% (route), 36.8% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.134 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.272                 16.901  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.471                 17.372  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI92JPDA[14]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI92JPDA[14]/Z
                                          SLICE_R43C46A               CTOF_DEL             0.262                 17.634  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_623_i
                                                                      NET DELAY            0.994                 18.628  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB12
                                                                      ENDPOINT             0.000                 18.628  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.542)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.134  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB1  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.2% (route), 36.8% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.134 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.272                 16.901  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.471                 17.372  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNITDP0LA[3]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNITDP0LA[3]/Z
                                          SLICE_R43C46B               CTOF_DEL             0.262                 17.634  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_633_i
                                                                      NET DELAY            0.994                 18.628  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB1
                                                                      ENDPOINT             0.000                 18.628  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.542)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.134  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5  (LRAM_CORE_LRAM_CORE_R34C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.2% (route), 36.8% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.165 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.262                 16.891  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.351                 17.242  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNIL6Q0LA[7]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNIL6Q0LA[7]/Z
                                          SLICE_R41C46B               CTOF_DEL             0.262                 17.504  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_629_i
                                                                      NET DELAY            1.093                 18.597  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5
                                                                      ENDPOINT             0.000                 18.597  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[0].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.511)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.165  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB10  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 21
Delay Ratio      : 64.2% (route), 35.8% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.185 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/S1
                                          SLICE_R60C28C               FCITOF1_DEL          0.303                 11.420  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[20]
                                                                      NET DELAY            1.412                 12.832  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIHPG19[20]/C->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIHPG19[20]/Z
                                          SLICE_R48C38D               CTOF_DEL             0.262                 13.094  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIHPG19_0
                                                                      NET DELAY            0.756                 13.850  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIEBU541[18]/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/reg_haddr_slv_RNIEBU541[18]/Z
                                          SLICE_R45C42C               CTOF_DEL             0.262                 14.112  8       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/regs_m1_e_0_1
                                                                      NET DELAY            0.540                 14.652  8       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/gnt_r_RNIORA2K1[0]/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/gnt_r_RNIORA2K1[0]/Z
                                          SLICE_R47C43B               CTOF_DEL             0.262                 14.914  1       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/un1_m1_e_0_1
                                                                      NET DELAY            0.401                 15.315  1       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/gnt_r_RNIHEG8Q4[0]/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/gnt_r_RNIHEG8Q4[0]/Z
                                          SLICE_R45C43A               CTOF_DEL             0.262                 15.577  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/arbiter_mux[0].u_lscc_ahbl_arbmux/u_lscc_ahbl_arbiter/round_robin.u_fair_arb/un1_m1_e_0
                                                                      NET DELAY            0.653                 16.230  4       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.bridge_sm_r_RNIFJI559[6]/C->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.bridge_sm_r_RNIFJI559[6]/Z
                                          SLICE_R41C45B               CTOF_DEL             0.262                 16.492  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_966
                                                                      NET DELAY            0.352                 16.844  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.rd_prev_r_RNIHRFIAA[12]/C->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.rd_prev_r_RNIHRFIAA[12]/Z
                                          SLICE_R41C47B               CTOF_DEL             0.272                 17.116  1       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_625_i_1
                                                                      NET DELAY            0.183                 17.299  1       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNITLIPDA[12]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNITLIPDA[12]/Z
                                          SLICE_R41C47B               CTOF_DEL             0.262                 17.561  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_625_i
                                                                      NET DELAY            1.016                 18.577  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB10
                                                                      ENDPOINT             0.000                 18.577  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.491)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.185  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.223 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.262                 16.891  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.351                 17.242  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNIL6Q0LA[7]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNIL6Q0LA[7]/Z
                                          SLICE_R41C46B               CTOF_DEL             0.262                 17.504  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_629_i
                                                                      NET DELAY            1.035                 18.539  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB5
                                                                      ENDPOINT             0.000                 18.539  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.453)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.223  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q  (SLICE_R66C17D)
Path End         : nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB2  (LRAM_CORE_LRAM_CORE_R47C50)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 23
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : -0.651 ns 
Setup Constraint : 16.666 ns 
Common Path Skew : 0.415 ns 
Path Slack       : 2.223 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                  0.000  1       
clk_25m_i                                                             NET DELAY            0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                  0.553  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.510                  4.063  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                  4.063  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.927                  6.990  5255    
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK
                                                                      CLOCK PIN            0.000                  6.990  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/CLK->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_3583/Q
                                          SLICE_R66C17D               REG_DEL              0.372                  7.362  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3800
                                                                      NET DELAY            0.757                  8.119  10      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/A->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2619/Z
                                          SLICE_R67C31B               CTOOF_DEL            0.341                  8.460  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_657
                                                                      NET DELAY            0.727                  9.187  8       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/B->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_1583/Z
                                          SLICE_R62C28B               CTOF_DEL             0.262                  9.449  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_3275
                                                                      NET DELAY            0.587                 10.036  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/A1->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2583/COUT
                                          SLICE_R60C26A               C1TOFCO_DEL          0.402                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5011
                                                                      NET DELAY            0.000                 10.438  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2582/COUT
                                          SLICE_R60C26B               FCITOFCO_DEL         0.058                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5010
                                                                      NET DELAY            0.000                 10.589  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2581/COUT
                                          SLICE_R60C26C               FCITOFCO_DEL         0.066                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5009
                                                                      NET DELAY            0.000                 10.655  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2580/COUT
                                          SLICE_R60C26D               FCITOFCO_DEL         0.066                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5008
                                                                      NET DELAY            0.000                 10.721  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2579/COUT
                                          SLICE_R60C27A               FCITOFCO_DEL         0.066                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5007
                                                                      NET DELAY            0.000                 10.787  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2578/COUT
                                          SLICE_R60C27B               FCITOFCO_DEL         0.066                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5006
                                                                      NET DELAY            0.000                 10.853  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2577/COUT
                                          SLICE_R60C27C               FCITOFCO_DEL         0.066                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5005
                                                                      NET DELAY            0.000                 10.919  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2576/COUT
                                          SLICE_R60C27D               FCITOFCO_DEL         0.066                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5004
                                                                      NET DELAY            0.000                 10.985  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2575/COUT
                                          SLICE_R60C28A               FCITOFCO_DEL         0.066                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5003
                                                                      NET DELAY            0.000                 11.051  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2574/COUT
                                          SLICE_R60C28B               FCITOFCO_DEL         0.066                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5002
                                                                      NET DELAY            0.000                 11.117  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2573/COUT
                                          SLICE_R60C28C               FCITOFCO_DEL         0.066                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5001
                                                                      NET DELAY            0.000                 11.183  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2572/COUT
                                          SLICE_R60C28D               FCITOFCO_DEL         0.066                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_signal_70_5000
                                                                      NET DELAY            0.000                 11.249  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/CIN->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_5/secured_instance_70_2571/S1
                                          SLICE_R60C29A               FCITOF1_DEL          0.303                 11.552  4       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HADDR[24]
                                                                      NET DELAY            0.970                 12.522  4       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_138/Z
                                          SLICE_R56C33B               CTOF_DEL             0.272                 12.794  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_333
                                                                      NET DELAY            0.012                 12.806  1       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/D->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_137/Z
                                          SLICE_R56C33B               CTOF_DEL             0.262                 13.068  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_signal_51_304
                                                                      NET DELAY            0.538                 13.606  3       
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst/secured_instance_71_1/secured_instance_51_19/Z
                                          SLICE_R54C35A               CTOF_DEL             0.262                 13.868  17      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/input_stage_reg[0].u_lscc_ahbl_input_stage/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                      NET DELAY            1.035                 14.903  17      
nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/C->nxU_prpl_bldr/cpu0_inst/riscvsmall_inst_DATA_HTRANS_RNI4N6HG[1]/Z
                                          SLICE_R40C44D               CTOF_DEL             0.262                 15.165  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/G_17_i_a4_0_1_0
                                                                      NET DELAY            0.560                 15.725  7       
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/A->nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/sel_o_RNI4L3K9A/Z
                                          SLICE_R45C44C               CTOF_DEL             0.262                 15.987  13      
nxU_prpl_bldr/ahbl0_inst/lscc_ahbl_interconnect_inst/ahbl_lite_crossbar.u_lscc_ahbl_crossbar/bus[1].u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/un1_N_3_mux_0
                                                                      NET DELAY            0.642                 16.629  13      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/B->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_addr_w_i_a2_3[16]/Z
                                          SLICE_R41C47D               CTOF_DEL             0.262                 16.891  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_974
                                                                      NET DELAY            0.351                 17.242  15      
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI3KP0LA[4]/A->nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.genblk2.rd_burst_r_RNI3KP0LA[4]/Z
                                          SLICE_R41C46C               CTOF_DEL             0.262                 17.504  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_632_i
                                                                      NET DELAY            1.035                 18.539  2       
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/ADB2
                                                                      ENDPOINT             0.000                 18.539  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
                                                                      CONSTRAINT           0.000                 16.666  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY        0.000                 16.666  1       
clk_25m_i                                                             NET DELAY            0.000                 16.666  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL             0.553                 17.219  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY            3.133                 20.352  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                                 0.000                 20.352  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY            2.653                 23.005  5255    
nxU_prpl_bldr/sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.lram.dp.ulram_0/genblk2[1].genblk3.ulram_core0/u_lram0.LRAM_inst/CLK
                                                                      CLOCK PIN            0.000                 23.005  1       
                                                                      Uncertainty       -(1.000)                 22.005  
                                                                      Common Path Skew     0.415                 22.420  
                                                                      Setup time        -(1.743)                 20.677  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                    20.677  
Arrival Time                                                                                                  -(18.453)  
----------------------------------------  --------------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                              2.223  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
USB23_primitive_inst.USB23_inst/XMBID4   |   -1.536 ns 
USB23_primitive_inst.USB23_inst/XMBID3   |   -1.519 ns 
USB23_primitive_inst.USB23_inst/XMBID5   |   -1.484 ns 
USB23_primitive_inst.USB23_inst/XMBID1   |   -1.484 ns 
USB23_primitive_inst.USB23_inst/XMBRESP1 |   -1.427 ns 
USB23_primitive_inst.USB23_inst/XMWREADY |   -1.425 ns 
USB23_primitive_inst.USB23_inst/XMBID0   |   -1.396 ns 
USB23_primitive_inst.USB23_inst/XMBRESP0 |   -1.368 ns 
USB23_primitive_inst.USB23_inst/XMBID2   |   -1.332 ns 
USB23_primitive_inst.USB23_inst/XMAWREADY|   -1.272 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |        8416 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[4].ff_inst/Q  (SLICE_R5C11A)
Path End         : USB23_primitive_inst.USB23_inst/XMBID4  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 65.7% (route), 34.3% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.536 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
{axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[3].ff_inst/CLK   axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[4].ff_inst/CLK}
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[4].ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[4].ff_inst/Q
                                          SLICE_R5C11A                REG_DEL            0.174                  3.892  1       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMBID[4]
                                                                      NET DELAY          0.334                  4.226  1       
USB23_primitive_inst.USB23_inst/XMBID4                                ENDPOINT           0.000                  4.226  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.971                  5.762  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.762  
Arrival Time                                                                                                    4.226  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.536  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[3].ff_inst/Q  (SLICE_R5C11A)
Path End         : USB23_primitive_inst.USB23_inst/XMBID3  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 67.0% (route), 33.0% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.519 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
{axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[3].ff_inst/CLK   axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[4].ff_inst/CLK}
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[3].ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[3].ff_inst/Q
                                          SLICE_R5C11A                REG_DEL            0.173                  3.891  1       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMBID[3]
                                                                      NET DELAY          0.352                  4.243  1       
USB23_primitive_inst.USB23_inst/XMBID3                                ENDPOINT           0.000                  4.243  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.971                  5.762  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.762  
Arrival Time                                                                                                    4.243  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.519  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[5].ff_inst/Q  (SLICE_R5C11B)
Path End         : USB23_primitive_inst.USB23_inst/XMBID5  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 69.1% (route), 30.9% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.484 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
{axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[5].ff_inst/CLK   axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[0].ff_inst/CLK}
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[5].ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[5].ff_inst/Q
                                          SLICE_R5C11B                REG_DEL            0.173                  3.891  1       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMBID[5]
                                                                      NET DELAY          0.387                  4.278  1       
USB23_primitive_inst.USB23_inst/XMBID5                                ENDPOINT           0.000                  4.278  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.971                  5.762  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.762  
Arrival Time                                                                                                    4.278  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.484  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[1].ff_inst/Q  (SLICE_R5C12B)
Path End         : USB23_primitive_inst.USB23_inst/XMBID1  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 69.1% (route), 30.9% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.484 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
{axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[1].ff_inst/CLK   axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[2].ff_inst/CLK}
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[1].ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[1].ff_inst/Q
                                          SLICE_R5C12B                REG_DEL            0.173                  3.891  1       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMBID[1]
                                                                      NET DELAY          0.387                  4.278  1       
USB23_primitive_inst.USB23_inst/XMBID1                                ENDPOINT           0.000                  4.278  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.971                  5.762  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.762  
Arrival Time                                                                                                    4.278  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.484  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[1].ff_inst/Q  (SLICE_R4C11A)
Path End         : USB23_primitive_inst.USB23_inst/XMBRESP1  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.427 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[1].ff_inst/CLK
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[1].ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[1].ff_inst/Q
                                          SLICE_R4C11A                REG_DEL            0.173                  3.891  1       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMBRESP[1]
                                                                      NET DELAY          0.294                  4.185  1       
USB23_primitive_inst.USB23_inst/XMBRESP1                              ENDPOINT           0.000                  4.185  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.821                  5.612  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.612  
Arrival Time                                                                                                    4.185  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.427  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.o_ext_mas_prt_wready.ff_inst/Q  (SLICE_R8C7C)
Path End         : USB23_primitive_inst.USB23_inst/XMWREADY  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 67.5% (route), 32.5% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.425 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.o_ext_mas_prt_wready.ff_inst/CLK
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.o_ext_mas_prt_wready.ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.o_ext_mas_prt_wready.ff_inst/Q
                                          SLICE_R8C7C                 REG_DEL            0.178                  3.896  2       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMWREADY
                                                                      NET DELAY          0.369                  4.265  2       
USB23_primitive_inst.USB23_inst/XMWREADY                              ENDPOINT           0.000                  4.265  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.899                  5.690  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.690  
Arrival Time                                                                                                    4.265  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.425  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[0].ff_inst/Q  (SLICE_R5C12A)
Path End         : USB23_primitive_inst.USB23_inst/XMBID0  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 73.1% (route), 26.9% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.396 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[0].ff_inst/CLK
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[0].ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[0].ff_inst/Q
                                          SLICE_R5C12A                REG_DEL            0.174                  3.892  1       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMBID[0]
                                                                      NET DELAY          0.474                  4.366  1       
USB23_primitive_inst.USB23_inst/XMBID0                                ENDPOINT           0.000                  4.366  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.971                  5.762  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.762  
Arrival Time                                                                                                    4.366  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.396  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[0].ff_inst/Q  (SLICE_R5C11B)
Path End         : USB23_primitive_inst.USB23_inst/XMBRESP0  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 66.9% (route), 33.1% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.368 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
{axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[5].ff_inst/CLK   axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[0].ff_inst/CLK}
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[0].ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bresp[0].ff_inst/Q
                                          SLICE_R5C11B                REG_DEL            0.174                  3.892  1       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMBRESP[0]
                                                                      NET DELAY          0.352                  4.244  1       
USB23_primitive_inst.USB23_inst/XMBRESP0                              ENDPOINT           0.000                  4.244  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.821                  5.612  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.612  
Arrival Time                                                                                                    4.244  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.368  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[2].ff_inst/Q  (SLICE_R5C12B)
Path End         : USB23_primitive_inst.USB23_inst/XMBID2  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.332 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
{axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[1].ff_inst/CLK   axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[2].ff_inst/CLK}
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[2].ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.o_ext_mas_prt_bid[2].ff_inst/Q
                                          SLICE_R5C12B                REG_DEL            0.174                  3.892  1       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/u23_axim_XMBID[2]
                                                                      NET DELAY          0.538                  4.430  1       
USB23_primitive_inst.USB23_inst/XMBID2                                ENDPOINT           0.000                  4.430  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.971                  5.762  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.762  
Arrival Time                                                                                                    4.430  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.332  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.o_ext_mas_prt_awready.ff_inst/Q  (SLICE_R8C9B)
Path End         : USB23_primitive_inst.USB23_inst/XMAWREADY  (USB23_CORE_TUSB23_CORE1)
Source Clock     : clk_60MHz (R)
Destination Clock: clk_60MHz (R)
Logic Level      : 1
Delay Ratio      : 71.1% (route), 28.9% (logic)
Clock Skew       : 0.432 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.359 ns 
Path Slack       : -1.272 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          1.845                  2.158  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.158  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.560                  3.718  5255    
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.o_ext_mas_prt_awready.ff_inst/CLK
                                                                      CLOCK PIN          0.000                  3.718  1       


Data Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.o_ext_mas_prt_awready.ff_inst/CLK->axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.EXT_MAS_CDC_DIS_BLK.o_ext_mas_prt_awready.ff_inst/Q
                                          SLICE_R8C9B                 REG_DEL            0.178                  3.896  5       
axi_ahb_conv/axi4_interconnect_inst/lscc_axi_interconnect_inst/u_lscc_sync_axi_interconnect/ext_mas_blk[0].u_ext_mas_port/WO_WR_BLK.CUSTOM_BRESP_FF_BLK.u_mas_wresp_fifo/u23_axim_XMAWREADY
                                                                      NET DELAY          0.437                  4.333  5       
USB23_primitive_inst.USB23_inst/XMAWREADY
                                                                      ENDPOINT           0.000                  4.333  1       


Destination Clock Path
Name                                      Cell/Site Name              Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
                                                                      CONSTRAINT         0.000                  0.000  1       
clk_25m_i                                 u23_lifcl_nx33u_evalbd_ibd  CLOCK LATENCY      0.000                  0.000  1       
clk_25m_i                                                             NET DELAY          0.000                  0.000  1       
clk_25m_i_pad.bb_inst/B->clk_25m_i_pad.bb_inst/O
                                          SEIO18_CORE_G7              PADI_DEL           0.313                  0.313  1       
pll_60m/lscc_pll_inst/clk_25m_i_c                                     NET DELAY          2.045                  2.358  1       
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll_60m/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.358  5255    
pll_60m/lscc_pll_inst/clk_pll_60m                                     NET DELAY          1.792                  4.150  5255    
USB23_primitive_inst.USB23_inst/LMMICLK                               CLOCK PIN          0.000                  4.150  1       
                                                                      Uncertainty        1.000                  5.150  
                                                                      Common Path Skew  -0.359                  4.791  
                                                                      Hold time          0.814                  5.605  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                                  -5.605  
Arrival Time                                                                                                    4.333  
----------------------------------------  --------------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.272  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



