// Seed: 2505328581
module module_0 (
    input tri1 id_0
    , id_7,
    input tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri0 id_5
);
  assign id_5 = 1;
  assign id_2 = -1;
  wire id_8;
  assign module_1.id_3 = 0;
endmodule
module module_0 #(
    parameter id_0 = 32'd27,
    parameter id_2 = 32'd90
) (
    input supply1 module_1,
    input supply0 id_1,
    input wor _id_2,
    output wire id_3
);
  logic id_5 [1 : id_0];
  logic id_6;
  ;
  wand [id_0 : id_2] id_7 = -1;
  logic [1 : 1] id_8;
  ;
  parameter id_9 = "";
  parameter id_10 = 1;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3
  );
  wire id_11;
endmodule
