Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 11 16:04:39 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9021)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9915)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9021)
---------------------------
 There are 749 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1629 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1629 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1629 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1629 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1629 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9915)
---------------------------------------------------
 There are 9915 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9961          inf        0.000                      0                 9961           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9961 Endpoints
Min Delay          9961 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.522ns  (logic 8.548ns (20.587%)  route 32.974ns (79.413%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.218    37.984    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    41.522 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.522    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.378ns  (logic 8.545ns (20.652%)  route 32.832ns (79.348%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.077    37.842    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    41.378 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    41.378    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.239ns  (logic 8.557ns (20.750%)  route 32.682ns (79.250%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.926    37.692    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    41.239 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.239    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.087ns  (logic 8.556ns (20.825%)  route 32.531ns (79.175%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.775    37.541    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    41.087 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    41.087    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.936ns  (logic 8.556ns (20.902%)  route 32.380ns (79.098%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.624    37.390    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    40.936 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.936    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.783ns  (logic 8.555ns (20.976%)  route 32.229ns (79.024%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.474    37.239    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    40.783 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.783    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.639ns  (logic 8.562ns (21.067%)  route 32.078ns (78.933%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.323    37.088    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    40.639 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.639    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.488ns  (logic 8.561ns (21.145%)  route 31.927ns (78.855%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.172    36.937    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    40.488 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.488    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.167ns  (logic 8.533ns (21.245%)  route 31.634ns (78.755%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.878    36.644    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    40.167 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.167    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.901ns  (logic 8.558ns (21.449%)  route 31.343ns (78.551%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[3]/C
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/v_count_reg[3]/Q
                         net (fo=10, routed)          0.913     1.369    U11/vga_controller/v_count_reg_n_0_[3]
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.124     1.493 f  U11/vga_controller/display_data_reg_0_63_0_2_i_48/O
                         net (fo=7, routed)           0.964     2.458    U11/vga_controller/display_data_reg_0_63_0_2_i_48_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I3_O)        0.124     2.582 f  U11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=23, routed)          1.902     4.484    U11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124     4.608 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          1.075     5.683    U11/vga_controller/h_count_reg[7]_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          1.023     6.830    U11/vga_display/C__0[1]
    SLICE_X4Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.954 r  U11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.954    U11/vga_controller/S[0]
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.181 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         5.602    12.783    U11/vga_display/display_data_reg_0_63_0_2/ADDRA4
    SLICE_X12Y52         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    13.086 r  U11/vga_display/display_data_reg_0_63_0_2/RAMA/O
                         net (fo=1, routed)           0.770    13.856    U11/vga_display/display_data_reg_0_63_0_2_n_0
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.980 r  U11/vga_display/text_ascii_carry_i_127/O
                         net (fo=1, routed)           0.000    13.980    U11/vga_display/text_ascii_carry_i_127_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.238    14.218 r  U11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    14.218    U11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I0_O)      0.104    14.322 r  U11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.198    15.521    U11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.316    15.837 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.979    16.816    U11/vga_display/text_ascii0[0]
    SLICE_X11Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.940 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    16.940    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.364 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.656    18.020    U11/vga_display/font_addr0[1]
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.303    18.323 r  U11/vga_display/Blue_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.000    18.323    U11/vga_display/Blue_OBUF[3]_inst_i_70_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.571 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[2]
                         net (fo=199, routed)         7.905    26.476    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[2]
    SLICE_X1Y84          MUXF7 (Prop_muxf7_S_O)       0.474    26.950 r  U11/vga_display/Blue_OBUF[3]_inst_i_200/O
                         net (fo=1, routed)           0.965    27.915    U11/vga_display/Blue_OBUF[3]_inst_i_200_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.298    28.213 r  U11/vga_display/Blue_OBUF[3]_inst_i_82/O
                         net (fo=1, routed)           0.000    28.213    U11/vga_display/Blue_OBUF[3]_inst_i_82_n_0
    SLICE_X3Y84          MUXF7 (Prop_muxf7_I1_O)      0.217    28.430 r  U11/vga_display/Blue_OBUF[3]_inst_i_37/O
                         net (fo=1, routed)           0.000    28.430    U11/vga_display/Blue_OBUF[3]_inst_i_37_n_0
    SLICE_X3Y84          MUXF8 (Prop_muxf8_I1_O)      0.094    28.524 r  U11/vga_display/Blue_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           1.368    29.892    U11/vga_display/Blue_OBUF[3]_inst_i_13_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.316    30.208 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.433    30.641    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124    30.765 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.587    36.353    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    39.901 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.901    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/IFRegID/PC_out_IFID_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/IDRegEX/PC_out_IDEX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE                         0.000     0.000 r  U1/IFRegID/PC_out_IFID_reg[4]/C
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/IFRegID/PC_out_IFID_reg[4]/Q
                         net (fo=2, routed)           0.075     0.203    U1/IDRegEX/PC_in_IDEX[4]
    SLICE_X12Y41         FDCE                                         r  U1/IDRegEX/PC_out_IDEX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/IFRegID/PC_out_IFID_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/IDRegEX/PC_out_IDEX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.128ns (62.341%)  route 0.077ns (37.659%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE                         0.000     0.000 r  U1/IFRegID/PC_out_IFID_reg[5]/C
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/IFRegID/PC_out_IFID_reg[5]/Q
                         net (fo=2, routed)           0.077     0.205    U1/IDRegEX/PC_in_IDEX[5]
    SLICE_X12Y41         FDCE                                         r  U1/IDRegEX/PC_out_IDEX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/IDRegEX/Branch_out_IDEX_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/EXRegMem/Branch_out_EXMem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDCE                         0.000     0.000 r  U1/IDRegEX/Branch_out_IDEX_reg/C
    SLICE_X18Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/IDRegEX/Branch_out_IDEX_reg/Q
                         net (fo=1, routed)           0.065     0.206    U1/EXRegMem/Branch_in_EXMem
    SLICE_X18Y38         FDCE                                         r  U1/EXRegMem/Branch_out_EXMem_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/EXRegMem/Rd_addr_out_EXMem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/MemRegWB/Rd_addr_out_MemWB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDCE                         0.000     0.000 r  U1/EXRegMem/Rd_addr_out_EXMem_reg[1]/C
    SLICE_X26Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/EXRegMem/Rd_addr_out_EXMem_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    U1/MemRegWB/Rd_addr_MemWB[1]
    SLICE_X26Y41         FDCE                                         r  U1/MemRegWB/Rd_addr_out_MemWB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/IDRegEX/BranchN_out_IDEX_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/EXRegMem/BranchN_out_EXMem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE                         0.000     0.000 r  U1/IDRegEX/BranchN_out_IDEX_reg/C
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/IDRegEX/BranchN_out_IDEX_reg/Q
                         net (fo=1, routed)           0.116     0.257    U1/EXRegMem/BranchN_in_EXMem
    SLICE_X17Y38         FDCE                                         r  U1/EXRegMem/BranchN_out_EXMem_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.578%)  route 0.069ns (26.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[7]/C
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[7]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter0_Lock_reg_n_0_[7]
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  U10/counter0[6]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter0[6]_i_1_n_0
    SLICE_X4Y40          FDCE                                         r  U10/counter0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.578%)  route 0.069ns (26.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[18]/C
    SLICE_X1Y49          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[18]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter1_Lock_reg_n_0_[18]
    SLICE_X0Y49          LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U10/counter1[17]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/p_1_in[17]
    SLICE_X0Y49          FDCE                                         r  U10/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/IFRegID/PC_out_IFID_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/IDRegEX/PC_out_IDEX_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE                         0.000     0.000 r  U1/IFRegID/PC_out_IFID_reg[23]/C
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/IFRegID/PC_out_IFID_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    U1/IDRegEX/PC_in_IDEX[23]
    SLICE_X11Y47         FDCE                                         r  U1/IDRegEX/PC_out_IDEX_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/IDRegEX/MemtoReg_out_IDEX_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/EXRegMem/MemtoReg_out_EXMem_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDCE                         0.000     0.000 r  U1/IDRegEX/MemtoReg_out_IDEX_reg[0]/C
    SLICE_X16Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/IDRegEX/MemtoReg_out_IDEX_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    U1/EXRegMem/MemtoReg_in_EXMem[0]
    SLICE_X14Y38         FDCE                                         r  U1/EXRegMem/MemtoReg_out_EXMem_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.191ns (73.287%)  route 0.070ns (26.713%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[24]/C
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[24]/Q
                         net (fo=2, routed)           0.070     0.216    U10/counter0_Lock_reg_n_0_[24]
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.045     0.261 r  U10/counter0[24]_i_1/O
                         net (fo=1, routed)           0.000     0.261    U10/counter0[24]_i_1_n_0
    SLICE_X4Y45          FDCE                                         r  U10/counter0_reg[24]/D
  -------------------------------------------------------------------    -------------------





