// Seed: 3679247596
module module_0 #(
    parameter id_2 = 32'd69,
    parameter id_4 = 32'd67,
    parameter id_5 = 32'd93
) (
    id_1,
    _id_2,
    id_3
);
  input id_3;
  output _id_2;
  input id_1;
  type_9 _id_4 (
      .id_0(1 ^ 1),
      .id_1(id_2),
      .id_2(1'b0),
      .id_3(1)
  );
  logic _id_5 = id_3 == 1;
  assign id_1 = 1;
  assign #id_6 id_5[id_4+1+id_5-~(id_4-id_5)] = 1;
  logic id_7 (
      id_1,
      1,
      1,
      id_4
  );
  type_12(
      1, 1, 1'b0
  );
  reg id_8;
  always @(1 or posedge 1) begin
    id_8 <= id_5;
  end
  assign id_8 = 1;
  always @(posedge id_1) begin
    id_3 <= id_2 + 1 / id_6[id_2];
    id_5 = id_5;
    id_1 <= id_7;
    id_6[1'b0 : id_2] = 1 - !id_6;
  end
endmodule
