Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:19:41 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : sha1
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 D_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            text_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.097ns (57.396%)  route 0.072ns (42.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.894ns (routing 0.388ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.438ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X48Y59         net (fo=905, routed)         0.894     1.454    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_FDRE_C_Q)         0.081     1.535    D_reg[10]/Q
    SLICE_X48Y60         net (fo=7, unset)            0.072     1.607    p_1_in[10]
    SLICE_X48Y60         LUT6 (Prop_LUT6_I5_O)        0.016     1.623    text_o[10]_i_1/O
    SLICE_X48Y60         net (fo=1, routed)           0.000     1.623    n_0_text_o[10]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X48Y60         net (fo=905, routed)         1.061     1.790    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.571    
    SLICE_X48Y60         FDRE (Hold_FDRE_C_D)         0.074     1.645    text_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 A_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.096ns (51.892%)  route 0.089ns (48.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.894ns (routing 0.388ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.438ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y58         net (fo=905, routed)         0.894     1.454    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_FDRE_C_Q)         0.081     1.535    A_reg[19]/Q
    SLICE_X41Y60         net (fo=9, unset)            0.089     1.624    p_0_in1_in[24]
    SLICE_X41Y60         LUT2 (Prop_LUT2_I1_O)        0.015     1.639    H0[19]_i_1/O
    SLICE_X41Y60         net (fo=1, routed)           0.000     1.639    H00_in[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y60         net (fo=905, routed)         1.069     1.798    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.579    
    SLICE_X41Y60         FDRE (Hold_FDRE_C_D)         0.074     1.653    H0_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 D_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.095ns (44.393%)  route 0.119ns (55.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.890ns (routing 0.388ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.438ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y59         net (fo=905, routed)         0.890     1.450    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.530    D_reg[19]/Q
    SLICE_X46Y60         net (fo=7, unset)            0.119     1.649    p_1_in[19]
    SLICE_X46Y60         LUT2 (Prop_LUT2_I1_O)        0.015     1.664    H3[19]_i_1/O
    SLICE_X46Y60         net (fo=1, routed)           0.000     1.664    H3[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y60         net (fo=905, routed)         1.064     1.793    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.574    
    SLICE_X46Y60         FDRE (Hold_FDRE_C_D)         0.077     1.651    H3_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 C_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.103ns (45.778%)  route 0.122ns (54.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.889ns (routing 0.388ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.438ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X43Y59         net (fo=905, routed)         0.889     1.449    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.529    C_reg[19]/Q
    SLICE_X43Y61         net (fo=7, unset)            0.122     1.651    p_2_in[19]
    SLICE_X43Y61         LUT2 (Prop_LUT2_I0_O)        0.023     1.674    H2[19]_i_1/O
    SLICE_X43Y61         net (fo=1, routed)           0.000     1.674    H2[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X43Y61         net (fo=905, routed)         1.073     1.802    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.583    
    SLICE_X43Y61         FDRE (Hold_FDRE_C_D)         0.076     1.659    H2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 W12_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W11_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.095ns (58.642%)  route 0.067ns (41.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.886ns (routing 0.388ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.438ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y50         net (fo=905, routed)         0.886     1.446    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_FDRE_C_Q)         0.080     1.526    W12_reg[18]/Q
    SLICE_X41Y50         net (fo=1, unset)            0.067     1.593    n_0_W12_reg[18]
    SLICE_X41Y50         LUT5 (Prop_LUT5_I3_O)        0.015     1.608    W11[18]_i_1/O
    SLICE_X41Y50         net (fo=1, routed)           0.000     1.608    n_0_W11[18]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y50         net (fo=905, routed)         1.039     1.768    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.516    
    SLICE_X41Y50         FDRE (Hold_FDRE_C_D)         0.075     1.591    W11_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 round_reg[5]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.097ns (75.781%)  route 0.031ns (24.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.894ns (routing 0.388ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.438ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X40Y54         net (fo=905, routed)         0.894     1.454    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_FDRE_C_Q)         0.081     1.535    round_reg[5]_rep__2/Q
    SLICE_X40Y53         net (fo=87, unset)           0.031     1.566    n_0_round_reg[5]_rep__2
    SLICE_X40Y53         LUT5 (Prop_LUT5_I2_O)        0.016     1.582    W2[9]_i_1/O
    SLICE_X40Y53         net (fo=1, routed)           0.000     1.582    n_0_W2[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X40Y53         net (fo=905, routed)         1.039     1.768    clk_i_IBUF_BUFG
                         clock pessimism             -0.278     1.490    
    SLICE_X40Y53         FDRE (Hold_FDRE_C_D)         0.073     1.563    W2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 W12_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W11_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.886ns (routing 0.388ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.438ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y50         net (fo=905, routed)         0.886     1.446    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_FDRE_C_Q)         0.081     1.527    W12_reg[17]/Q
    SLICE_X41Y50         net (fo=1, unset)            0.067     1.594    n_0_W12_reg[17]
    SLICE_X41Y50         LUT5 (Prop_LUT5_I3_O)        0.015     1.609    W11[17]_i_1/O
    SLICE_X41Y50         net (fo=1, routed)           0.000     1.609    n_0_W11[17]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y50         net (fo=905, routed)         1.039     1.768    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.516    
    SLICE_X41Y50         FDRE (Hold_FDRE_C_D)         0.074     1.590    W11_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Wt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W14_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.886ns (routing 0.388ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.438ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y51         net (fo=905, routed)         0.886     1.446    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_FDRE_C_Q)         0.081     1.527    Wt_reg[10]/Q
    SLICE_X41Y51         net (fo=4, unset)            0.067     1.594    n_0_Wt_reg[10]
    SLICE_X41Y51         LUT5 (Prop_LUT5_I3_O)        0.015     1.609    W14[10]_i_1/O
    SLICE_X41Y51         net (fo=1, routed)           0.000     1.609    n_0_W14[10]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y51         net (fo=905, routed)         1.039     1.768    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.516    
    SLICE_X41Y51         FDRE (Hold_FDRE_C_D)         0.074     1.590    W14_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 A_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.096ns (43.049%)  route 0.127ns (56.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.892ns (routing 0.388ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.438ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         0.892     1.452    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.081     1.533    A_reg[20]/Q
    SLICE_X41Y60         net (fo=9, unset)            0.127     1.660    p_0_in1_in[25]
    SLICE_X41Y60         LUT2 (Prop_LUT2_I1_O)        0.015     1.675    H0[20]_i_1/O
    SLICE_X41Y60         net (fo=1, routed)           0.000     1.675    H00_in[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y60         net (fo=905, routed)         1.067     1.796    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.577    
    SLICE_X41Y60         FDRE (Hold_FDRE_C_D)         0.077     1.654    H0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 A_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.096ns (43.049%)  route 0.127ns (56.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.893ns (routing 0.388ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.438ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y57         net (fo=905, routed)         0.893     1.453    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_FDRE_C_Q)         0.081     1.534    A_reg[26]/Q
    SLICE_X41Y60         net (fo=7, unset)            0.127     1.661    p_0_in1_in[31]
    SLICE_X41Y60         LUT2 (Prop_LUT2_I0_O)        0.015     1.676    H0[26]_i_1/O
    SLICE_X41Y60         net (fo=1, routed)           0.000     1.676    H00_in[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y60         net (fo=905, routed)         1.069     1.798    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.579    
    SLICE_X41Y60         FDRE (Hold_FDRE_C_D)         0.075     1.654    H0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 W2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.097ns (58.434%)  route 0.069ns (41.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.894ns (routing 0.388ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.438ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X44Y49         net (fo=905, routed)         0.894     1.454    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_FDRE_C_Q)         0.081     1.535    W2_reg[2]/Q
    SLICE_X45Y49         net (fo=2, unset)            0.069     1.604    n_0_W2_reg[2]
    SLICE_X45Y49         LUT5 (Prop_LUT5_I3_O)        0.016     1.620    W1[2]_i_1/O
    SLICE_X45Y49         net (fo=1, routed)           0.000     1.620    n_0_W1[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y49         net (fo=905, routed)         1.044     1.773    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.521    
    SLICE_X45Y49         FDRE (Hold_FDRE_C_D)         0.074     1.595    W1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 W2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.096ns (58.182%)  route 0.069ns (41.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.891ns (routing 0.388ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.438ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X44Y43         net (fo=905, routed)         0.891     1.451    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_FDRE_C_Q)         0.080     1.531    W2_reg[20]/Q
    SLICE_X45Y43         net (fo=2, unset)            0.069     1.600    n_0_W2_reg[20]
    SLICE_X45Y43         LUT5 (Prop_LUT5_I3_O)        0.016     1.616    W1[20]_i_1/O
    SLICE_X45Y43         net (fo=1, routed)           0.000     1.616    n_0_W1[20]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y43         net (fo=905, routed)         1.040     1.769    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.517    
    SLICE_X45Y43         FDRE (Hold_FDRE_C_D)         0.074     1.591    W1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 C_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            D_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.097ns (58.434%)  route 0.069ns (41.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      0.922ns (routing 0.388ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.438ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X44Y61         net (fo=905, routed)         0.922     1.482    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.563    C_reg[24]/Q
    SLICE_X45Y61         net (fo=7, unset)            0.069     1.632    p_2_in[24]
    SLICE_X45Y61         LUT6 (Prop_LUT6_I1_O)        0.016     1.648    D[24]_i_1/O
    SLICE_X45Y61         net (fo=1, routed)           0.000     1.648    D[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y61         net (fo=905, routed)         1.074     1.803    clk_i_IBUF_BUFG
                         clock pessimism             -0.255     1.548    
    SLICE_X45Y61         FDRE (Hold_FDRE_C_D)         0.074     1.622    D_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 round_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.095ns (57.576%)  route 0.070ns (42.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.895ns (routing 0.388ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.438ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y49         net (fo=905, routed)         0.895     1.455    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_FDRE_C_Q)         0.080     1.535    round_reg[6]_rep__0/Q
    SLICE_X44Y49         net (fo=88, unset)           0.070     1.605    n_0_round_reg[6]_rep__0
    SLICE_X44Y49         LUT5 (Prop_LUT5_I1_O)        0.015     1.620    W2[2]_i_1/O
    SLICE_X44Y49         net (fo=1, routed)           0.000     1.620    n_0_W2[2]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X44Y49         net (fo=905, routed)         1.043     1.772    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.520    
    SLICE_X44Y49         FDRE (Hold_FDRE_C_D)         0.074     1.594    W2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 W13_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Wt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.097ns (58.434%)  route 0.069ns (41.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.893ns (routing 0.388ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.438ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X44Y45         net (fo=905, routed)         0.893     1.453    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_FDRE_C_Q)         0.081     1.534    W13_reg[22]/Q
    SLICE_X45Y45         net (fo=2, unset)            0.069     1.603    n_0_W13_reg[22]
    SLICE_X45Y45         LUT6 (Prop_LUT6_I1_O)        0.016     1.619    Wt[23]_i_1/O
    SLICE_X45Y45         net (fo=1, routed)           0.000     1.619    n_0_Wt[23]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y45         net (fo=905, routed)         1.041     1.770    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.518    
    SLICE_X45Y45         FDRE (Hold_FDRE_C_D)         0.074     1.592    Wt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 D_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            text_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.096ns (43.439%)  route 0.125ns (56.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.892ns (routing 0.388ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.438ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X48Y57         net (fo=905, routed)         0.892     1.452    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_FDRE_C_Q)         0.080     1.532    D_reg[14]/Q
    SLICE_X48Y61         net (fo=7, unset)            0.125     1.657    p_1_in[14]
    SLICE_X48Y61         LUT6 (Prop_LUT6_I5_O)        0.016     1.673    text_o[14]_i_1/O
    SLICE_X48Y61         net (fo=1, routed)           0.000     1.673    n_0_text_o[14]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X48Y61         net (fo=905, routed)         1.061     1.790    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.571    
    SLICE_X48Y61         FDRE (Hold_FDRE_C_D)         0.074     1.645    text_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 D_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            text_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.095ns (40.084%)  route 0.142ns (59.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.890ns (routing 0.388ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.438ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y59         net (fo=905, routed)         0.890     1.450    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDRE (Prop_FDRE_C_Q)         0.080     1.530    D_reg[19]/Q
    SLICE_X46Y62         net (fo=7, unset)            0.142     1.672    p_1_in[19]
    SLICE_X46Y62         LUT6 (Prop_LUT6_I5_O)        0.015     1.687    text_o[19]_i_1/O
    SLICE_X46Y62         net (fo=1, routed)           0.000     1.687    n_0_text_o[19]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y62         net (fo=905, routed)         1.074     1.803    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.584    
    SLICE_X46Y62         FDRE (Hold_FDRE_C_D)         0.074     1.658    text_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 D_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            text_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      0.917ns (routing 0.388ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.438ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X47Y60         net (fo=905, routed)         0.917     1.477    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_FDRE_C_Q)         0.081     1.558    D_reg[16]/Q
    SLICE_X48Y60         net (fo=7, unset)            0.067     1.625    p_1_in[16]
    SLICE_X48Y60         LUT6 (Prop_LUT6_I5_O)        0.015     1.640    text_o[16]_i_1/O
    SLICE_X48Y60         net (fo=1, routed)           0.000     1.640    n_0_text_o[16]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X48Y60         net (fo=905, routed)         1.061     1.790    clk_i_IBUF_BUFG
                         clock pessimism             -0.255     1.535    
    SLICE_X48Y60         FDRE (Hold_FDRE_C_D)         0.074     1.609    text_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 W9_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W8_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.096ns (55.814%)  route 0.076ns (44.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.888ns (routing 0.388ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.438ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X39Y49         net (fo=905, routed)         0.888     1.448    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_FDRE_C_Q)         0.080     1.528    W9_reg[9]/Q
    SLICE_X40Y49         net (fo=1, unset)            0.076     1.604    n_0_W9_reg[9]
    SLICE_X40Y49         LUT5 (Prop_LUT5_I3_O)        0.016     1.620    W8[9]_i_1/O
    SLICE_X40Y49         net (fo=1, routed)           0.000     1.620    n_0_W8[9]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X40Y49         net (fo=905, routed)         1.038     1.767    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.515    
    SLICE_X40Y49         FDRE (Hold_FDRE_C_D)         0.073     1.588    W8_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 W13_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.096ns (51.613%)  route 0.090ns (48.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.885ns (routing 0.388ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.438ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y49         net (fo=905, routed)         0.885     1.445    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_FDRE_C_Q)         0.081     1.526    W13_reg[0]/Q
    SLICE_X43Y49         net (fo=2, unset)            0.090     1.616    n_0_W13_reg[0]
    SLICE_X43Y49         LUT5 (Prop_LUT5_I3_O)        0.015     1.631    W12[0]_i_1/O
    SLICE_X43Y49         net (fo=1, routed)           0.000     1.631    n_0_W12[0]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X43Y49         net (fo=905, routed)         1.043     1.772    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.520    
    SLICE_X43Y49         FDRE (Hold_FDRE_C_D)         0.078     1.598    W12_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 W12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W11_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.097ns (58.434%)  route 0.069ns (41.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.890ns (routing 0.388ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.438ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X47Y50         net (fo=905, routed)         0.890     1.450    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_FDRE_C_Q)         0.081     1.531    W12_reg[1]/Q
    SLICE_X48Y50         net (fo=1, unset)            0.069     1.600    n_0_W12_reg[1]
    SLICE_X48Y50         LUT5 (Prop_LUT5_I3_O)        0.016     1.616    W11[1]_i_1/O
    SLICE_X48Y50         net (fo=1, routed)           0.000     1.616    n_0_W11[1]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X48Y50         net (fo=905, routed)         1.031     1.760    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.508    
    SLICE_X48Y50         FDRE (Hold_FDRE_C_D)         0.074     1.582    W11_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 C_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            text_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.096ns (52.747%)  route 0.086ns (47.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      0.917ns (routing 0.388ns, distribution 0.529ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.438ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X44Y62         net (fo=905, routed)         0.917     1.477    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_FDRE_C_Q)         0.081     1.558    C_reg[21]/Q
    SLICE_X46Y62         net (fo=7, unset)            0.086     1.644    p_2_in[21]
    SLICE_X46Y62         LUT6 (Prop_LUT6_I4_O)        0.015     1.659    text_o[21]_i_1/O
    SLICE_X46Y62         net (fo=1, routed)           0.000     1.659    n_0_text_o[21]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y62         net (fo=905, routed)         1.074     1.803    clk_i_IBUF_BUFG
                         clock pessimism             -0.255     1.548    
    SLICE_X46Y62         FDRE (Hold_FDRE_C_D)         0.074     1.622    text_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 W12_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W11_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.097ns (58.084%)  route 0.070ns (41.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.890ns (routing 0.388ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.438ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X47Y50         net (fo=905, routed)         0.890     1.450    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_FDRE_C_Q)         0.081     1.531    W12_reg[5]/Q
    SLICE_X48Y49         net (fo=1, unset)            0.070     1.601    n_0_W12_reg[5]
    SLICE_X48Y49         LUT5 (Prop_LUT5_I3_O)        0.016     1.617    W11[5]_i_1/O
    SLICE_X48Y49         net (fo=1, routed)           0.000     1.617    n_0_W11[5]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X48Y49         net (fo=905, routed)         1.030     1.759    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.507    
    SLICE_X48Y49         FDRE (Hold_FDRE_C_D)         0.073     1.580    W11_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 A_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            H0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.096ns (40.336%)  route 0.142ns (59.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.893ns (routing 0.388ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.438ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y59         net (fo=905, routed)         0.893     1.453    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_FDRE_C_Q)         0.081     1.534    A_reg[25]/Q
    SLICE_X40Y60         net (fo=8, unset)            0.142     1.676    p_0_in1_in[30]
    SLICE_X40Y60         LUT2 (Prop_LUT2_I0_O)        0.015     1.691    H0[25]_i_1/O
    SLICE_X40Y60         net (fo=1, routed)           0.000     1.691    H00_in[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X40Y60         net (fo=905, routed)         1.068     1.797    clk_i_IBUF_BUFG
                         clock pessimism             -0.219     1.578    
    SLICE_X40Y60         FDRE (Hold_FDRE_C_D)         0.075     1.653    H0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 W8_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W7_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.096ns (53.039%)  route 0.085ns (46.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.892ns (routing 0.388ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.438ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X43Y42         net (fo=905, routed)         0.892     1.452    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_FDRE_C_Q)         0.081     1.533    W8_reg[28]/Q
    SLICE_X45Y42         net (fo=2, unset)            0.085     1.618    n_0_W8_reg[28]
    SLICE_X45Y42         LUT5 (Prop_LUT5_I3_O)        0.015     1.633    W7[28]_i_1/O
    SLICE_X45Y42         net (fo=1, routed)           0.000     1.633    n_0_W7[28]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y42         net (fo=905, routed)         1.039     1.768    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.516    
    SLICE_X45Y42         FDRE (Hold_FDRE_C_D)         0.078     1.594    W7_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 C_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            text_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.096ns (52.747%)  route 0.086ns (47.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      0.922ns (routing 0.388ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.438ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X44Y61         net (fo=905, routed)         0.922     1.482    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_FDRE_C_Q)         0.081     1.563    C_reg[24]/Q
    SLICE_X46Y61         net (fo=7, unset)            0.086     1.649    p_2_in[24]
    SLICE_X46Y61         LUT6 (Prop_LUT6_I4_O)        0.015     1.664    text_o[24]_i_1/O
    SLICE_X46Y61         net (fo=1, routed)           0.000     1.664    n_0_text_o[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X46Y61         net (fo=905, routed)         1.074     1.803    clk_i_IBUF_BUFG
                         clock pessimism             -0.255     1.548    
    SLICE_X46Y61         FDRE (Hold_FDRE_C_D)         0.074     1.622    text_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 W13_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            Wt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.097ns (53.297%)  route 0.085ns (46.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.893ns (routing 0.388ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.438ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X44Y45         net (fo=905, routed)         0.893     1.453    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_FDRE_C_Q)         0.081     1.534    W13_reg[30]/Q
    SLICE_X45Y45         net (fo=2, unset)            0.085     1.619    n_0_W13_reg[30]
    SLICE_X45Y45         LUT6 (Prop_LUT6_I1_O)        0.016     1.635    Wt[31]_i_2/O
    SLICE_X45Y45         net (fo=1, routed)           0.000     1.635    n_0_Wt[31]_i_2
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X45Y45         net (fo=905, routed)         1.041     1.770    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.518    
    SLICE_X45Y45         FDRE (Hold_FDRE_C_D)         0.075     1.593    Wt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 W12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.095ns (53.371%)  route 0.083ns (46.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.890ns (routing 0.388ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.438ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X47Y50         net (fo=905, routed)         0.890     1.450    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_FDRE_C_Q)         0.080     1.530    W12_reg[4]/Q
    SLICE_X48Y50         net (fo=1, unset)            0.083     1.613    n_0_W12_reg[4]
    SLICE_X48Y50         LUT5 (Prop_LUT5_I3_O)        0.015     1.628    W11[4]_i_1/O
    SLICE_X48Y50         net (fo=1, routed)           0.000     1.628    n_0_W11[4]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X48Y50         net (fo=905, routed)         1.031     1.760    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.508    
    SLICE_X48Y50         FDRE (Hold_FDRE_C_D)         0.078     1.586    W11_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 W4_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      0.881ns (routing 0.388ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.009ns (routing 0.438ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X42Y41         net (fo=905, routed)         0.881     1.441    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_FDRE_C_Q)         0.081     1.522    W4_reg[24]/Q
    SLICE_X41Y41         net (fo=1, unset)            0.067     1.589    n_0_W4_reg[24]
    SLICE_X41Y41         LUT5 (Prop_LUT5_I3_O)        0.015     1.604    W3[24]_i_1/O
    SLICE_X41Y41         net (fo=1, routed)           0.000     1.604    n_0_W3[24]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X41Y41         net (fo=905, routed)         1.009     1.738    clk_i_IBUF_BUFG
                         clock pessimism             -0.252     1.485    
    SLICE_X41Y41         FDRE (Hold_FDRE_C_D)         0.074     1.559    W3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 W9_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            W8_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.096ns (56.805%)  route 0.073ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.877ns (routing 0.388ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.438ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.353    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.044     0.397    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.115     0.512    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.048     0.560    clk_i_IBUF_BUFG_inst/O
    SLICE_X39Y48         net (fo=905, routed)         0.877     1.437    clk_i_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_FDRE_C_Q)         0.081     1.518    W9_reg[10]/Q
    SLICE_X39Y50         net (fo=1, unset)            0.073     1.591    n_0_W9_reg[10]
    SLICE_X39Y50         LUT5 (Prop_LUT5_I3_O)        0.015     1.606    W8[10]_i_1/O
    SLICE_X39Y50         net (fo=1, routed)           0.000     1.606    n_0_W8[10]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000    
    AG12                                              0.000     0.000    clk_i
    AG12                 net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477    clk_i_IBUF_inst/INBUF_INST/O
    AG12                 net (fo=1, routed)           0.000     0.477    clk_i_IBUF_inst/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.059     0.536    clk_i_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y0          net (fo=1, unset)            0.134     0.670    clk_i_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.729    clk_i_IBUF_BUFG_inst/O
    SLICE_X39Y50         net (fo=905, routed)         1.037     1.766    clk_i_IBUF_BUFG
                         clock pessimism             -0.279     1.486    
    SLICE_X39Y50         FDRE (Hold_FDRE_C_D)         0.074     1.560    W8_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.045    




