
---------- Begin Simulation Statistics ----------
final_tick                                20276921000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218499                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492092                       # Number of bytes of host memory used
host_op_rate                                   376542                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.11                       # Real time elapsed on the host
host_tick_rate                              306706294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14445380                       # Number of instructions simulated
sim_ops                                      24893914                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020277                       # Number of seconds simulated
sim_ticks                                 20276921000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     83                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              4.055384                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149841                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469157                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2735                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           96                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        7836362                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.246586                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763716                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          275                       # TLB misses on write requests
system.cpu0.numCycles                        40553842                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32717480                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              275                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                16                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             93                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              77                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    275                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4445380                       # Number of instructions committed
system.cpu1.committedOps                      8530453                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              9.122690                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2203944                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1096458                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        14697                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     617900                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          495                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       24735459                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.109617                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2084192                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          620                       # TLB misses on write requests
system.cpu1.numCycles                        40553822                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             176355      2.07%      2.07% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6679808     78.31%     80.37% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   236      0.00%     80.38% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  59182      0.69%     81.07% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 8853      0.10%     81.17% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.17% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.02%     81.20% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.20% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.20% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.20% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.20% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  8830      0.10%     81.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 29303      0.34%     81.64% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                   570      0.01%     81.65% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 24514      0.29%     81.94% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                22481      0.26%     82.20% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.20% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.20% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                2404      0.03%     82.23% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.23% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.23% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.23% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              154      0.00%     82.23% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.23% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.23% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             2386      0.03%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.26% # Class of committed instruction
system.cpu1.op_class_0::MemRead                873935     10.24%     92.51% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               557751      6.54%     99.04% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            49797      0.58%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31716      0.37%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8530453                       # Class of committed instruction
system.cpu1.tickCycles                       15818363                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       151835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        304695                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       951387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13618                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1902839                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13618                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             129181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31646                       # Transaction distribution
system.membus.trans_dist::CleanEvict           120189                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23678                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        129182                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       457554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       457554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 457554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11808320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11808320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11808320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            152860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  152860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              152860                       # Request fanout histogram
system.membus.reqLayer4.occupancy           467447000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          822817250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4693208                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4693208                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4693208                       # number of overall hits
system.cpu0.icache.overall_hits::total        4693208                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70444                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70444                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70444                       # number of overall misses
system.cpu0.icache.overall_misses::total        70444                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1232253500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1232253500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1232253500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1232253500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763652                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763652                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763652                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763652                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014788                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014788                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014788                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014788                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17492.667935                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17492.667935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17492.667935                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17492.667935                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70428                       # number of writebacks
system.cpu0.icache.writebacks::total            70428                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70444                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70444                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70444                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70444                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1161809500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1161809500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1161809500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1161809500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014788                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014788                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014788                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014788                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16492.667935                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16492.667935                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16492.667935                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16492.667935                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70428                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4693208                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4693208                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70444                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70444                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1232253500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1232253500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014788                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014788                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17492.667935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17492.667935                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70444                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70444                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1161809500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1161809500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014788                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014788                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16492.667935                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16492.667935                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999326                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763652                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70444                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.623247                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999326                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999958                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38179660                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38179660                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810461                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810461                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810518                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810518                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290365                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290365                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290422                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290422                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4949644000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4949644000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4949644000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4949644000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100940                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138215                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138215                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138234                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17046.283126                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17046.283126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17042.937519                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17042.937519                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       267003                       # number of writebacks
system.cpu0.dcache.writebacks::total           267003                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10052                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10052                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280313                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4270264000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4270264000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4270951000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4270951000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133450                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15233.913518                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15233.913518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15233.266755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15233.266755                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280354                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   4114446000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4114446000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15244.956260                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15244.956260                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3799446000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3799446000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14154.537936                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14154.537936                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617736                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617736                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    835198000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    835198000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032083                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032083                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40789.118969                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40789.118969                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8589                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8589                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    470818000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    470818000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39607.806848                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39607.806848                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       687000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       687000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 12052.631579                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 12052.631579                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999368                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090888                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280370                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457602                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999368                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087890                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087890                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1702179                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1702179                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1702179                       # number of overall hits
system.cpu1.icache.overall_hits::total        1702179                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       381855                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        381855                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       381855                       # number of overall misses
system.cpu1.icache.overall_misses::total       381855                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   9707776000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   9707776000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   9707776000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   9707776000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2084034                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2084034                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2084034                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2084034                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.183229                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.183229                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.183229                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.183229                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25422.676147                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25422.676147                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25422.676147                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25422.676147                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       381838                       # number of writebacks
system.cpu1.icache.writebacks::total           381838                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       381855                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       381855                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       381855                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       381855                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9325922000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9325922000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9325922000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9325922000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.183229                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.183229                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.183229                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.183229                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24422.678765                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24422.678765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24422.678765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24422.678765                       # average overall mshr miss latency
system.cpu1.icache.replacements                381838                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1702179                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1702179                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       381855                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       381855                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   9707776000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   9707776000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2084034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2084034                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.183229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.183229                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25422.676147                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25422.676147                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       381855                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       381855                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9325922000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9325922000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.183229                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.183229                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24422.678765                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24422.678765                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999295                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2084033                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           381854                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.457670                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999295                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17054126                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17054126                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1379929                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1379929                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1380815                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1380815                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       267389                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        267389                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       268553                       # number of overall misses
system.cpu1.dcache.overall_misses::total       268553                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   9596800000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9596800000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   9596800000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9596800000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1647318                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1647318                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1649368                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1649368                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.162318                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.162318                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.162822                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.162822                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 35890.780847                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35890.780847                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 35735.218002                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35735.218002                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       103693                       # number of writebacks
system.cpu1.dcache.writebacks::total           103693                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        49642                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        49642                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        49642                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        49642                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       218783                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       218783                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7664028500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7664028500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7720713500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7720713500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.132183                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.132183                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.132647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.132647                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 35196.941864                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35196.941864                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 35289.366633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35289.366633                       # average overall mshr miss latency
system.cpu1.dcache.replacements                218767                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       893705                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         893705                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       164189                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164189                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6019218000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6019218000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1057894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1057894                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.155204                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155204                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36660.300020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36660.300020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         5587                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5587                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       158602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       158602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5699334000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5699334000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.149922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.149922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 35934.817972                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35934.817972                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       486224                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        486224                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       103200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       103200                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3577582000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3577582000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       589424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       589424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.175086                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.175086                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 34666.492248                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34666.492248                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        44055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        44055                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        59145                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59145                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1964694500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1964694500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.100344                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.100344                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 33218.268662                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33218.268662                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          886                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          886                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1164                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1164                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.567805                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.567805                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     56685000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     56685000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 54715.250965                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 54715.250965                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999338                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1599598                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           218783                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.311345                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999338                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999959                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13413727                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13413727                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               66875                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              266240                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              315695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              149782                       # number of demand (read+write) hits
system.l2.demand_hits::total                   798592                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              66875                       # number of overall hits
system.l2.overall_hits::.cpu0.data             266240                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             315695                       # number of overall hits
system.l2.overall_hits::.cpu1.data             149782                       # number of overall hits
system.l2.overall_hits::total                  798592                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             66160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             69001                       # number of demand (read+write) misses
system.l2.demand_misses::total                 152860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3569                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14130                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            66160                       # number of overall misses
system.l2.overall_misses::.cpu1.data            69001                       # number of overall misses
system.l2.overall_misses::total                152860                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    298926500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1039134500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   5374099500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   5780697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12492858000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    298926500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1039134500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   5374099500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   5780697500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12492858000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          381855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          218783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               951452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         381855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         218783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              951452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.050664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.050398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.173259                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.315386                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160660                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.050664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.050398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.173259                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.315386                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160660                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83756.374335                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 73541.012031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81228.831620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83777.010478                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81727.449954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83756.374335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 73541.012031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81228.831620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83777.010478                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81727.449954                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31646                       # number of writebacks
system.l2.writebacks::total                     31646                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        66160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        69001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            152860                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        66160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        69001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           152860                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    263236500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    897834500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   4712509500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5090687500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10964268000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    263236500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    897834500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   4712509500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5090687500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10964268000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.050664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.173259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.315386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160660                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.050664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.173259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.315386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160660                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73756.374335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 63541.012031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71228.982769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73777.010478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71727.515374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73756.374335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 63541.012031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71228.982769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73777.010478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71727.515374                       # average overall mshr miss latency
system.l2.replacements                         155064                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       370696                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           370696                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       370696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       370696                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       452266                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           452266                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       452266                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       452266                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10389                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10389                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             7060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40325                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47385                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           4827                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18851                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23678                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    376543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1434790500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1811334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        59176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             71063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.406074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.318558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.333197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78007.768800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 76112.169116                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76498.606301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         4827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    328273500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1246280500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1574554000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.406074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.318558                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.333197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68007.768800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 66112.169116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66498.606301                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         66875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        315695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             382570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        66160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69729                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    298926500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   5374099500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5673026000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       381855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         452299                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.050664                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.173259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.154166                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83756.374335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81228.831620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81358.201035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        66160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        69729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    263236500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   4712509500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4975746000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.050664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.173259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.154166                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73756.374335                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71228.982769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71358.344448                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       259180                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       109457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            368637                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         9303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        50150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    662591000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4345907000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5008498000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       159607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        428090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.314209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 71223.368806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86658.165503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84242.981851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         9303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        50150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59453                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    569561000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3844407000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4413968000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034650                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.314209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138880                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 61223.368806                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76658.165503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74242.981851                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.300903                       # Cycle average of tags in use
system.l2.tags.total_refs                     1892449                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    156088                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.124244                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     195.594185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       87.888423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      564.691339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       49.216142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      124.910815                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.191010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.085829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.551456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.048063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.121983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15378800                       # Number of tag accesses
system.l2.tags.data_accesses                 15378800                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        228416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        904320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       4234176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4416064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9782976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       228416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      4234176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4462592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2025344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2025344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          66159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          69001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              152859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31646                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31646                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11264827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         44598487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        208817502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        217787701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             482468517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11264827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    208817502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        220082329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99884198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99884198                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99884198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11264827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        44598487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       208817502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       217787701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            582352715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     28560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     10982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     66160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     65006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002473388750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1725                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1725                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              324874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26846                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      152860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31646                       # Number of write requests accepted
system.mem_ctrls.readBursts                    152860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31646                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3086                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              962                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015665750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  728585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4747859500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13832.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32582.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    84778                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23685                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                152860                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31646                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  130286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.500920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.820537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.761544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35024     53.24%     53.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19061     28.97%     82.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5335      8.11%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1902      2.89%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          842      1.28%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          586      0.89%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          443      0.67%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          371      0.56%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2225      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65789                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.448116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.208716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    131.236358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1184     68.64%     68.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          219     12.70%     81.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           99      5.74%     87.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           58      3.36%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           55      3.19%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           36      2.09%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           31      1.80%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           17      0.99%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            6      0.35%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.29%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.17%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.12%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.06%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.06%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            4      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1725                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.543768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.518797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1267     73.45%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      1.57%     75.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              384     22.26%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      2.61%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1725                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9325888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  457152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1826432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9783040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2025344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       459.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    482.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20276906000                       # Total gap between requests
system.mem_ctrls.avgGap                     109898.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       228416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       702848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      4234240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4160384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1826432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11264826.647004246712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 34662461.820510126650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 208820658.718352764845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 205178291.122207373381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90074425.007623195648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        66160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        69001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        31646                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    116791750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    348093250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1997689250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2285285250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 489497256000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32723.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     24635.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30194.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33119.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15467902.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            207174240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            110115720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           439417020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           82564740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1600522560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8374551150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        734084160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11548429590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.535660                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1824800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    677040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17775081000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            262580640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139553535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           601002360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           66403620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1600522560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8722463190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        441105600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11833631505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.601007                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1069208750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    677040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18530672250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            880388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       402342                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       452266                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          251843                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            71063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           71063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        452299                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       428090                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       211316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1145547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       656333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2854290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9015808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35031872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     48876288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     20638464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              113562432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          155064                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2025344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1106516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110253                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1092898     98.77%     98.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13618      1.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1106516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1774381500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         328549748                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         573049961                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420704201                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         105703924                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20276921000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
