module relu(
    input signed [31:0] x_in,
    output signed [31:0] x_out
);
    assign x_out = (x_in > 0) ? x_in : 32'd0;
endmodule
