library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity rca_structural is
port (
    A : in  std_logic_vector (3 downto 0);
    B : in  std_logic_vector (3 downto 0);
    S : out std_logic_vector (4 downto 0));
end rca_structural;

architecture structural of rca_structural is

    component half_adder_structural
        port(
            a : in  std_logic;
            b : in  std_logic;
            s : out std_logic;
            c : out std_logic
        );
    end component;

    component full_adder_structural
        port(
            a     : in  std_logic;
            b     : in  std_logic;
            c_in  : in  std_logic;
            s     : out std_logic;
            c_out : out std_logic
        );
    end component;

    signal c1, c2, c3 : std_logic;

begin

    HA0: half_adder_structural
        port map(
            a => A(0),
            b => B(0),
            s => S(0),
            c => c1
        );

    FA1: full_adder_structural
        port map(
            a     => A(1),
            b     => B(1),
            c_in  => c1,
            s     => S(1),
            c_out => c2
        );

    FA2: full_adder_structural
        port map(
            a     => A(2),
            b     => B(2),
            c_in  => c2,
            s     => S(2),
            c_out => c3
        );

    FA3: full_adder_structural
        port map(
            a     => A(3),
            b     => B(3),
            c_in  => c3,
            s     => S(3),
            c_out => S(4)
        );

end structural;