--IP Functional Simulation Model
--VERSION_BEGIN 13.1 cbx_mgl 2013:10:24:09:16:30:SJ cbx_simgen 2013:10:24:09:15:20:SJ  VERSION_END


-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

--synthesis_resources = lut 148 mux21 78 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  Network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo IS 
	 PORT 
	 ( 
		 clk	:	IN  STD_LOGIC;
		 in_data	:	IN  STD_LOGIC_VECTOR (70 DOWNTO 0);
		 in_endofpacket	:	IN  STD_LOGIC;
		 in_ready	:	OUT  STD_LOGIC;
		 in_startofpacket	:	IN  STD_LOGIC;
		 in_valid	:	IN  STD_LOGIC;
		 out_data	:	OUT  STD_LOGIC_VECTOR (70 DOWNTO 0);
		 out_endofpacket	:	OUT  STD_LOGIC;
		 out_ready	:	IN  STD_LOGIC;
		 out_startofpacket	:	OUT  STD_LOGIC;
		 out_valid	:	OUT  STD_LOGIC;
		 reset	:	IN  STD_LOGIC
	 ); 
 END Network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo;

 ARCHITECTURE RTL OF Network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_455q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_438q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_437q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_436q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_435q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_434q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_433q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_432q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_431q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_430q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_429q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_447q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_428q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_427q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_426q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_425q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_424q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_423q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_422q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_421q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_420q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_419q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_446q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_418q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_417q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_416q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_415q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_414q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_413q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_412q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_411q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_410q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_409q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_445q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_408q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_407q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_406q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_405q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_404q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_403q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_402q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_401q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_400q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_399q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_444q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_398q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_397q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_396q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_395q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_394q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_393q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_392q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_391q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_390q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_389q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_443q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_388q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_387q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_386q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_385q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_384q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_383q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_382q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_381q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_380q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_379q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_442q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_378q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_377q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_72_376q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_441q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_440q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_439q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_495q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w74w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nl_w1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_375q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_365q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_364q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_363q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_362q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_361q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_360q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_359q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_358q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_357q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_356q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_374q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_355q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_354q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_353q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_352q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_351q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_350q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_349q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_348q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_347q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_346q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_373q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_345q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_344q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_343q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_342q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_341q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_340q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_339q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_338q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_337q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_336q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_372q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_335q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_334q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_333q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_332q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_331q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_330q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_329q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_328q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_327q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_326q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_371q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_325q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_324q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_323q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_322q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_321q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_320q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_319q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_318q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_317q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_316q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_370q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_315q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_314q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_313q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_312q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_311q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_310q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_309q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_308q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_307q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_306q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_369q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_305q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_304q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_72_303q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_368q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_367q	:	STD_LOGIC := '0';
	 SIGNAL	network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_366q	:	STD_LOGIC := '0';
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_228m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_229m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_755m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_756m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_452m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_453m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_456m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_reset147w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_156_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_451_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_448_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_450_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
 BEGIN

	wire_w_lg_reset147w(0) <= NOT reset;
	in_ready <= wire_nl_w1w(0);
	out_data <= ( network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_305q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_306q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_307q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_308q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_309q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_310q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_311q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_312q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_313q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_314q
 & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_315q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_316q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_317q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_318q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_319q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_320q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_321q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_322q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_323q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_324q
 & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_325q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_326q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_327q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_328q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_329q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_330q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_331q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_332q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_333q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_334q
 & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_335q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_336q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_337q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_338q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_339q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_340q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_341q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_342q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_343q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_344q
 & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_345q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_346q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_347q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_348q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_349q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_350q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_351q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_352q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_353q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_354q
 & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_355q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_356q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_357q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_358q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_359q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_360q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_361q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_362q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_363q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_364q
 & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_365q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_366q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_367q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_368q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_369q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_370q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_371q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_372q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_373q & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_374q
 & network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_375q);
	out_endofpacket <= network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_304q;
	out_startofpacket <= network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_72_303q;
	out_valid <= network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q;
	s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_156_dataout <= (s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_448_dataout OR wire_nl_w74w(0));
	s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_451_dataout <= (s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_448_dataout XOR s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_450_dataout);
	s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_448_dataout <= (network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q AND (out_ready OR wire_nl_w74w(0)));
	s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_450_dataout <= (in_valid AND wire_nl_w1w(0));
	s_wire_vcc <= '1';
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_455q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_438q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_437q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_436q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_435q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_434q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_433q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_432q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_431q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_430q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_429q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_447q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_428q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_427q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_426q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_425q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_424q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_423q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_422q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_421q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_420q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_419q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_446q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_418q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_417q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_416q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_415q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_414q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_413q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_412q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_411q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_410q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_409q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_445q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_408q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_407q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_406q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_405q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_404q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_403q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_402q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_401q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_400q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_399q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_444q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_398q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_397q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_396q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_395q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_394q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_393q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_392q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_391q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_390q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_389q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_443q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_388q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_387q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_386q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_385q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_384q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_383q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_382q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_381q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_380q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_379q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_442q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_378q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_377q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_72_376q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_441q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_440q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_439q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_495q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_455q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_229m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_438q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_437q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_436q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_435q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_434q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_433q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_432q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_431q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_430q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_429q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_447q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_228m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_428q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_427q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_426q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_425q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_424q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_423q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_422q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_421q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_420q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_419q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_446q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_418q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_417q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_416q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_415q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_414q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_413q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_412q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_411q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_410q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_409q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_445q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_408q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_407q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_406q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_405q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_404q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_403q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_402q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_401q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_400q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_399q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_444q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_398q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_397q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_396q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_395q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_394q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_393q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_392q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_391q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_390q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_389q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_443q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_388q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_387q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_386q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_385q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_384q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_383q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_382q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_381q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_380q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_379q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_442q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_378q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_377q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_72_376q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_441q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_440q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_439q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_755m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_495q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_756m_dataout;
		END IF;
	END PROCESS;
	wire_nl_w74w(0) <= NOT network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q;
	wire_nl_w1w(0) <= NOT network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_495q;
	PROCESS (clk, reset)
	BEGIN
		IF (reset = '1') THEN
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_375q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_365q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_364q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_363q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_362q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_361q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_360q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_359q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_358q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_357q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_356q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_374q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_355q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_354q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_353q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_352q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_351q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_350q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_349q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_348q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_347q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_346q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_373q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_345q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_344q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_343q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_342q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_341q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_340q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_339q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_338q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_337q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_336q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_372q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_335q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_334q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_333q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_332q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_331q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_330q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_329q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_328q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_327q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_326q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_371q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_325q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_324q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_323q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_322q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_321q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_320q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_319q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_318q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_317q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_316q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_370q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_315q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_314q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_313q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_312q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_311q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_310q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_309q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_308q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_307q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_306q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_369q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_305q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_304q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_72_303q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_368q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_367q <= '0';
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_366q <= '0';
		ELSIF (clk = '1' AND clk'event) THEN
			IF (s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always0_156_dataout = '1') THEN
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_0_375q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_229m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_10_365q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_11_364q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_12_363q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_13_362q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_14_361q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_15_360q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_16_359q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_17_358q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_18_357q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_19_356q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_1_374q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_228m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_20_355q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_21_354q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_22_353q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_23_352q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_24_351q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_25_350q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_26_349q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_27_348q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_28_347q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_29_346q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_2_373q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_30_345q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_31_344q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_32_343q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_33_342q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_34_341q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_35_340q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_36_339q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_37_338q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_38_337q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_39_336q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_3_372q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_40_335q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_41_334q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_42_333q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_43_332q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_44_331q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_45_330q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_46_329q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_47_328q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_48_327q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_49_326q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_4_371q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_50_325q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_51_324q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_52_323q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_53_322q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_54_321q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_55_320q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_56_319q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_57_318q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_58_317q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_59_316q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_5_370q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_60_315q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_61_314q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_62_313q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_63_312q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_64_311q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_65_310q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_66_309q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_67_308q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_68_307q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_69_306q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_6_369q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_70_305q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_71_304q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_72_303q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_7_368q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_8_367q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout;
				network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_0_9_366q <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout;
			END IF;
		END IF;
	END PROCESS;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_157m_dataout <= in_startofpacket WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_72_376q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_158m_dataout <= in_endofpacket WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_71_377q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_159m_dataout <= in_data(70) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_70_378q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_160m_dataout <= in_data(69) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_69_379q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_161m_dataout <= in_data(68) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_68_380q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_162m_dataout <= in_data(67) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_67_381q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_163m_dataout <= in_data(66) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_66_382q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_164m_dataout <= in_data(65) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_65_383q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_165m_dataout <= in_data(64) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_64_384q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_166m_dataout <= in_data(63) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_63_385q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_167m_dataout <= in_data(62) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_62_386q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_168m_dataout <= in_data(61) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_61_387q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_169m_dataout <= in_data(60) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_60_388q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_170m_dataout <= in_data(59) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_59_389q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_171m_dataout <= in_data(58) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_58_390q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_172m_dataout <= in_data(57) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_57_391q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_173m_dataout <= in_data(56) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_56_392q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_174m_dataout <= in_data(55) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_55_393q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_175m_dataout <= in_data(54) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_54_394q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_176m_dataout <= in_data(53) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_53_395q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_177m_dataout <= in_data(52) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_52_396q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_178m_dataout <= in_data(51) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_51_397q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_179m_dataout <= in_data(50) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_50_398q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_180m_dataout <= in_data(49) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_49_399q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_181m_dataout <= in_data(48) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_48_400q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_182m_dataout <= in_data(47) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_47_401q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_183m_dataout <= in_data(46) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_46_402q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_184m_dataout <= in_data(45) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_45_403q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_185m_dataout <= in_data(44) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_44_404q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_186m_dataout <= in_data(43) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_43_405q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_187m_dataout <= in_data(42) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_42_406q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_188m_dataout <= in_data(41) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_41_407q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_189m_dataout <= in_data(40) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_40_408q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_190m_dataout <= in_data(39) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_39_409q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_191m_dataout <= in_data(38) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_38_410q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_192m_dataout <= in_data(37) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_37_411q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_193m_dataout <= in_data(36) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_36_412q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_194m_dataout <= in_data(35) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_35_413q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_195m_dataout <= in_data(34) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_34_414q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_196m_dataout <= in_data(33) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_33_415q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_197m_dataout <= in_data(32) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_32_416q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_198m_dataout <= in_data(31) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_31_417q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_199m_dataout <= in_data(30) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_30_418q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_200m_dataout <= in_data(29) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_29_419q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_201m_dataout <= in_data(28) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_28_420q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_202m_dataout <= in_data(27) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_27_421q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_203m_dataout <= in_data(26) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_26_422q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_204m_dataout <= in_data(25) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_25_423q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_205m_dataout <= in_data(24) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_24_424q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_206m_dataout <= in_data(23) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_23_425q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_207m_dataout <= in_data(22) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_22_426q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_208m_dataout <= in_data(21) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_21_427q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_209m_dataout <= in_data(20) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_20_428q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_210m_dataout <= in_data(19) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_19_429q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_211m_dataout <= in_data(18) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_18_430q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_212m_dataout <= in_data(17) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_17_431q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_213m_dataout <= in_data(16) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_16_432q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_214m_dataout <= in_data(15) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_15_433q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_215m_dataout <= in_data(14) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_14_434q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_216m_dataout <= in_data(13) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_13_435q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_217m_dataout <= in_data(12) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_12_436q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_218m_dataout <= in_data(11) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_11_437q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_219m_dataout <= in_data(10) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_10_438q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_220m_dataout <= in_data(9) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_9_439q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_221m_dataout <= in_data(8) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_8_440q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_222m_dataout <= in_data(7) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_7_441q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_223m_dataout <= in_data(6) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_6_442q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_224m_dataout <= in_data(5) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_5_443q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_225m_dataout <= in_data(4) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_4_444q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_226m_dataout <= in_data(3) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_3_445q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_227m_dataout <= in_data(2) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_2_446q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_228m_dataout <= in_data(1) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_1_447q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_229m_dataout <= in_data(0) WHEN wire_nl_w1w(0) = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_1_0_455q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_755m_dataout <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_453m_dataout WHEN s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_451_dataout = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_756m_dataout <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_456m_dataout WHEN s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_always2_451_dataout = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_495q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_452m_dataout <= network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_1_495q WHEN s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_read_448_dataout = '1'  ELSE network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_453m_dataout <= wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_452m_dataout OR s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_450_dataout;
	wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_456m_dataout <= network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_mem_used_0_458q AND s_wire_network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_altera_avalon_sc_fifo_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_write_450_dataout;

 END RTL; --Network_can_mm_interconnect_0_onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
--synopsys translate_on
--VALID FILE
