dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\UART_1:BUART:counter_load_not\" macrocell 0 4 1 1
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 0 4 2 
set_location "\UART_1:BUART:rx_status_3\" macrocell 1 5 1 2
set_location "\UART_1:BUART:tx_state_2\" macrocell 0 4 0 0
set_location "\PWM_BACK:PWMUDB:prevCompare2\" macrocell 2 5 1 2
set_location "\PWM_FRONT:PWMUDB:prevCompare2\" macrocell 0 3 0 1
set_location "\UART_1:BUART:rx_last\" macrocell 1 5 0 3
set_location "\UART_1:BUART:sRX:RxBitCounter\" count7cell 1 5 7 
set_location "\UART_1:BUART:rx_load_fifo\" macrocell 1 5 1 1
set_location "\UART_1:BUART:rx_state_0\" macrocell 1 5 0 0
set_location "\PWM_BACK:PWMUDB:status_0\" macrocell 3 5 1 1
set_location "\PWM_FRONT:PWMUDB:status_0\" macrocell 0 3 1 2
set_location "\UART_1:BUART:sTX:TxSts\" statusicell 1 4 4 
set_location "\UART_1:BUART:sRX:RxSts\" statusicell 2 5 4 
set_location "\UART_1:BUART:rx_state_2\" macrocell 1 5 1 0
set_location "\PWM_BACK:PWMUDB:status_2\" macrocell 2 5 0 1
set_location "\PWM_FRONT:PWMUDB:status_2\" macrocell 0 3 0 3
set_location "\UART_1:BUART:sTX:TxShifter:u0\" datapathcell 1 4 2 
set_location "\UART_1:BUART:txn\" macrocell 1 3 1 0
set_location "\PWM_BACK:PWMUDB:runmode_enable\" macrocell 3 5 0 1
set_location "\PWM_FRONT:PWMUDB:runmode_enable\" macrocell 0 3 1 3
set_location "\PWM_BACK:PWMUDB:status_1\" macrocell 3 5 1 3
set_location "\PWM_FRONT:PWMUDB:status_1\" macrocell 0 3 0 2
set_location "\UART_1:BUART:pollcount_1\" macrocell 1 4 0 0
set_location "\UART_1:BUART:sRX:RxShifter:u0\" datapathcell 1 5 2 
set_location "\UART_1:BUART:tx_status_2\" macrocell 1 4 1 3
set_location "Net_747" macrocell 3 5 0 3
set_location "Net_767" macrocell 0 3 0 0
set_location "\UART_1:BUART:rx_state_stop1_reg\" macrocell 1 4 0 1
set_location "\PWM_BACK:PWMUDB:prevCompare1\" macrocell 3 5 0 0
set_location "\PWM_FRONT:PWMUDB:prevCompare1\" macrocell 0 3 1 1
set_location "\UART_1:BUART:tx_ctrl_mark_last\" macrocell 0 5 0 2
set_location "\UART_1:BUART:tx_bitclk\" macrocell 1 3 0 1
set_location "\UART_1:BUART:rx_status_5\" macrocell 1 3 0 3
set_location "\UART_1:BUART:rx_counter_load\" macrocell 0 5 0 3
set_location "Net_693" macrocell 2 5 1 1
set_location "Net_766" macrocell 0 3 1 0
set_location "\UART_1:BUART:tx_status_0\" macrocell 1 4 1 0
set_location "\UART_1:BUART:rx_status_4\" macrocell 2 5 0 2
set_location "\UART_1:BUART:pollcount_0\" macrocell 1 4 0 2
set_location "\PWM_BACK:PWMUDB:genblk8:stsreg\" statusicell 3 5 4 
set_location "\PWM_FRONT:PWMUDB:genblk8:stsreg\" statusicell 0 3 4 
set_location "\UART_1:BUART:rx_postpoll\" macrocell 1 5 0 1
set_location "\UART_1:BUART:rx_bitclk_enable\" macrocell 1 4 1 2
set_location "\UART_1:BUART:tx_state_1\" macrocell 1 3 1 1
set_location "\PWM_BACK:PWMUDB:sP8:pwmdp:u0\" datapathcell 3 5 2 
set_location "\PWM_FRONT:PWMUDB:sP8:pwmdp:u0\" datapathcell 0 3 2 
set_location "\UART_1:BUART:rx_state_3\" macrocell 1 5 0 2
set_location "\UART_1:BUART:tx_state_0\" macrocell 1 3 0 0
set_io "PWM1_output_1(0)" iocell 4 0
set_io "Rx_1(0)" iocell 6 0
set_io "PWM1_output_2(0)" iocell 5 0
set_io "PWM2_output_2(0)" iocell 4 4
set_location "inter_uart" interrupt -1 -1 1
set_location "\PWM_BACK:PWMUDB:genblk1:ctrlreg\" controlcell 3 5 6 
set_location "\PWM_FRONT:PWMUDB:genblk1:ctrlreg\" controlcell 0 3 6 
set_location "\ADC_SAR_1:IRQ\" interrupt -1 -1 0
set_location "\ADC_SAR_1:ADC_SAR\" sarcell -1 -1 1
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "PWM2_output_1(0)" iocell 2 1
set_io "ADC1_input(0)" iocell 6 5
set_io "IN_A1(0)" iocell 4 2
set_io "IN_B1(0)" iocell 4 1
set_io "IN_B2(0)" iocell 1 6
set_io "IN_A2(0)" iocell 1 7
set_io "\ADC_SAR_1:Bypass(0)\" iocell 0 2
set_io "IN_A1_1(0)" iocell 5 1
set_io "IN_B1_1(0)" iocell 5 2
set_io "IN_A2_1(0)" iocell 4 6
set_io "IN_B2_1(0)" iocell 4 7
