
EXTI_interrupt_LED.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004fe  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000006  00800060  00800060  00000572  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 7c 00 	jmp	0xf8	; 0xf8 <__vector_1>
   8:	0c 94 a5 00 	jmp	0x14a	; 0x14a <__vector_2>
   c:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__vector_3>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a6 36       	cpi	r26, 0x66	; 102
  6c:	b1 07       	cpc	r27, r17
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 68 02 	call	0x4d0	; 0x4d0 <main>
  74:	0c 94 7d 02 	jmp	0x4fa	; 0x4fa <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <EXTI_enable>:
  7c:	81 30       	cpi	r24, 0x01	; 1
  7e:	69 f0       	breq	.+26     	; 0x9a <EXTI_enable+0x1e>
  80:	81 30       	cpi	r24, 0x01	; 1
  82:	18 f0       	brcs	.+6      	; 0x8a <EXTI_enable+0xe>
  84:	82 30       	cpi	r24, 0x02	; 2
  86:	c1 f4       	brne	.+48     	; 0xb8 <EXTI_enable+0x3c>
  88:	10 c0       	rjmp	.+32     	; 0xaa <EXTI_enable+0x2e>
  8a:	8b b7       	in	r24, 0x3b	; 59
  8c:	80 64       	ori	r24, 0x40	; 64
  8e:	8b bf       	out	0x3b, r24	; 59
  90:	50 93 61 00 	sts	0x0061, r21
  94:	40 93 60 00 	sts	0x0060, r20
  98:	08 95       	ret
  9a:	8b b7       	in	r24, 0x3b	; 59
  9c:	80 68       	ori	r24, 0x80	; 128
  9e:	8b bf       	out	0x3b, r24	; 59
  a0:	50 93 63 00 	sts	0x0063, r21
  a4:	40 93 62 00 	sts	0x0062, r20
  a8:	08 95       	ret
  aa:	8b b7       	in	r24, 0x3b	; 59
  ac:	80 62       	ori	r24, 0x20	; 32
  ae:	8b bf       	out	0x3b, r24	; 59
  b0:	50 93 65 00 	sts	0x0065, r21
  b4:	40 93 64 00 	sts	0x0064, r20
  b8:	08 95       	ret

000000ba <EXTI_disable>:
  ba:	81 30       	cpi	r24, 0x01	; 1
  bc:	69 f0       	breq	.+26     	; 0xd8 <EXTI_disable+0x1e>
  be:	81 30       	cpi	r24, 0x01	; 1
  c0:	18 f0       	brcs	.+6      	; 0xc8 <EXTI_disable+0xe>
  c2:	82 30       	cpi	r24, 0x02	; 2
  c4:	c1 f4       	brne	.+48     	; 0xf6 <EXTI_disable+0x3c>
  c6:	10 c0       	rjmp	.+32     	; 0xe8 <EXTI_disable+0x2e>
  c8:	8b b7       	in	r24, 0x3b	; 59
  ca:	8f 7b       	andi	r24, 0xBF	; 191
  cc:	8b bf       	out	0x3b, r24	; 59
  ce:	10 92 61 00 	sts	0x0061, r1
  d2:	10 92 60 00 	sts	0x0060, r1
  d6:	08 95       	ret
  d8:	8b b7       	in	r24, 0x3b	; 59
  da:	8f 77       	andi	r24, 0x7F	; 127
  dc:	8b bf       	out	0x3b, r24	; 59
  de:	10 92 63 00 	sts	0x0063, r1
  e2:	10 92 62 00 	sts	0x0062, r1
  e6:	08 95       	ret
  e8:	8b b7       	in	r24, 0x3b	; 59
  ea:	8f 7d       	andi	r24, 0xDF	; 223
  ec:	8b bf       	out	0x3b, r24	; 59
  ee:	10 92 65 00 	sts	0x0065, r1
  f2:	10 92 64 00 	sts	0x0064, r1
  f6:	08 95       	ret

000000f8 <__vector_1>:
  f8:	1f 92       	push	r1
  fa:	0f 92       	push	r0
  fc:	0f b6       	in	r0, 0x3f	; 63
  fe:	0f 92       	push	r0
 100:	11 24       	eor	r1, r1
 102:	2f 93       	push	r18
 104:	3f 93       	push	r19
 106:	4f 93       	push	r20
 108:	5f 93       	push	r21
 10a:	6f 93       	push	r22
 10c:	7f 93       	push	r23
 10e:	8f 93       	push	r24
 110:	9f 93       	push	r25
 112:	af 93       	push	r26
 114:	bf 93       	push	r27
 116:	ef 93       	push	r30
 118:	ff 93       	push	r31
 11a:	e0 91 60 00 	lds	r30, 0x0060
 11e:	f0 91 61 00 	lds	r31, 0x0061
 122:	30 97       	sbiw	r30, 0x00	; 0
 124:	09 f0       	breq	.+2      	; 0x128 <__vector_1+0x30>
 126:	09 95       	icall
 128:	ff 91       	pop	r31
 12a:	ef 91       	pop	r30
 12c:	bf 91       	pop	r27
 12e:	af 91       	pop	r26
 130:	9f 91       	pop	r25
 132:	8f 91       	pop	r24
 134:	7f 91       	pop	r23
 136:	6f 91       	pop	r22
 138:	5f 91       	pop	r21
 13a:	4f 91       	pop	r20
 13c:	3f 91       	pop	r19
 13e:	2f 91       	pop	r18
 140:	0f 90       	pop	r0
 142:	0f be       	out	0x3f, r0	; 63
 144:	0f 90       	pop	r0
 146:	1f 90       	pop	r1
 148:	18 95       	reti

0000014a <__vector_2>:
 14a:	1f 92       	push	r1
 14c:	0f 92       	push	r0
 14e:	0f b6       	in	r0, 0x3f	; 63
 150:	0f 92       	push	r0
 152:	11 24       	eor	r1, r1
 154:	2f 93       	push	r18
 156:	3f 93       	push	r19
 158:	4f 93       	push	r20
 15a:	5f 93       	push	r21
 15c:	6f 93       	push	r22
 15e:	7f 93       	push	r23
 160:	8f 93       	push	r24
 162:	9f 93       	push	r25
 164:	af 93       	push	r26
 166:	bf 93       	push	r27
 168:	ef 93       	push	r30
 16a:	ff 93       	push	r31
 16c:	e0 91 62 00 	lds	r30, 0x0062
 170:	f0 91 63 00 	lds	r31, 0x0063
 174:	30 97       	sbiw	r30, 0x00	; 0
 176:	09 f0       	breq	.+2      	; 0x17a <__vector_2+0x30>
 178:	09 95       	icall
 17a:	ff 91       	pop	r31
 17c:	ef 91       	pop	r30
 17e:	bf 91       	pop	r27
 180:	af 91       	pop	r26
 182:	9f 91       	pop	r25
 184:	8f 91       	pop	r24
 186:	7f 91       	pop	r23
 188:	6f 91       	pop	r22
 18a:	5f 91       	pop	r21
 18c:	4f 91       	pop	r20
 18e:	3f 91       	pop	r19
 190:	2f 91       	pop	r18
 192:	0f 90       	pop	r0
 194:	0f be       	out	0x3f, r0	; 63
 196:	0f 90       	pop	r0
 198:	1f 90       	pop	r1
 19a:	18 95       	reti

0000019c <__vector_3>:
 19c:	1f 92       	push	r1
 19e:	0f 92       	push	r0
 1a0:	0f b6       	in	r0, 0x3f	; 63
 1a2:	0f 92       	push	r0
 1a4:	11 24       	eor	r1, r1
 1a6:	2f 93       	push	r18
 1a8:	3f 93       	push	r19
 1aa:	4f 93       	push	r20
 1ac:	5f 93       	push	r21
 1ae:	6f 93       	push	r22
 1b0:	7f 93       	push	r23
 1b2:	8f 93       	push	r24
 1b4:	9f 93       	push	r25
 1b6:	af 93       	push	r26
 1b8:	bf 93       	push	r27
 1ba:	ef 93       	push	r30
 1bc:	ff 93       	push	r31
 1be:	e0 91 64 00 	lds	r30, 0x0064
 1c2:	f0 91 65 00 	lds	r31, 0x0065
 1c6:	30 97       	sbiw	r30, 0x00	; 0
 1c8:	09 f0       	breq	.+2      	; 0x1cc <__vector_3+0x30>
 1ca:	09 95       	icall
 1cc:	ff 91       	pop	r31
 1ce:	ef 91       	pop	r30
 1d0:	bf 91       	pop	r27
 1d2:	af 91       	pop	r26
 1d4:	9f 91       	pop	r25
 1d6:	8f 91       	pop	r24
 1d8:	7f 91       	pop	r23
 1da:	6f 91       	pop	r22
 1dc:	5f 91       	pop	r21
 1de:	4f 91       	pop	r20
 1e0:	3f 91       	pop	r19
 1e2:	2f 91       	pop	r18
 1e4:	0f 90       	pop	r0
 1e6:	0f be       	out	0x3f, r0	; 63
 1e8:	0f 90       	pop	r0
 1ea:	1f 90       	pop	r1
 1ec:	18 95       	reti

000001ee <DIO_set_pin_direction>:
 1ee:	81 30       	cpi	r24, 0x01	; 1
 1f0:	09 f1       	breq	.+66     	; 0x234 <DIO_set_pin_direction+0x46>
 1f2:	81 30       	cpi	r24, 0x01	; 1
 1f4:	30 f0       	brcs	.+12     	; 0x202 <DIO_set_pin_direction+0x14>
 1f6:	82 30       	cpi	r24, 0x02	; 2
 1f8:	b1 f1       	breq	.+108    	; 0x266 <DIO_set_pin_direction+0x78>
 1fa:	83 30       	cpi	r24, 0x03	; 3
 1fc:	09 f0       	breq	.+2      	; 0x200 <DIO_set_pin_direction+0x12>
 1fe:	64 c0       	rjmp	.+200    	; 0x2c8 <DIO_set_pin_direction+0xda>
 200:	4b c0       	rjmp	.+150    	; 0x298 <DIO_set_pin_direction+0xaa>
 202:	44 23       	and	r20, r20
 204:	59 f0       	breq	.+22     	; 0x21c <DIO_set_pin_direction+0x2e>
 206:	2a b3       	in	r18, 0x1a	; 26
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	02 c0       	rjmp	.+4      	; 0x212 <DIO_set_pin_direction+0x24>
 20e:	88 0f       	add	r24, r24
 210:	99 1f       	adc	r25, r25
 212:	6a 95       	dec	r22
 214:	e2 f7       	brpl	.-8      	; 0x20e <DIO_set_pin_direction+0x20>
 216:	28 2b       	or	r18, r24
 218:	2a bb       	out	0x1a, r18	; 26
 21a:	08 95       	ret
 21c:	2a b3       	in	r18, 0x1a	; 26
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	02 c0       	rjmp	.+4      	; 0x228 <DIO_set_pin_direction+0x3a>
 224:	88 0f       	add	r24, r24
 226:	99 1f       	adc	r25, r25
 228:	6a 95       	dec	r22
 22a:	e2 f7       	brpl	.-8      	; 0x224 <DIO_set_pin_direction+0x36>
 22c:	80 95       	com	r24
 22e:	82 23       	and	r24, r18
 230:	8a bb       	out	0x1a, r24	; 26
 232:	08 95       	ret
 234:	44 23       	and	r20, r20
 236:	59 f0       	breq	.+22     	; 0x24e <DIO_set_pin_direction+0x60>
 238:	27 b3       	in	r18, 0x17	; 23
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	02 c0       	rjmp	.+4      	; 0x244 <DIO_set_pin_direction+0x56>
 240:	88 0f       	add	r24, r24
 242:	99 1f       	adc	r25, r25
 244:	6a 95       	dec	r22
 246:	e2 f7       	brpl	.-8      	; 0x240 <DIO_set_pin_direction+0x52>
 248:	28 2b       	or	r18, r24
 24a:	27 bb       	out	0x17, r18	; 23
 24c:	08 95       	ret
 24e:	27 b3       	in	r18, 0x17	; 23
 250:	81 e0       	ldi	r24, 0x01	; 1
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	02 c0       	rjmp	.+4      	; 0x25a <DIO_set_pin_direction+0x6c>
 256:	88 0f       	add	r24, r24
 258:	99 1f       	adc	r25, r25
 25a:	6a 95       	dec	r22
 25c:	e2 f7       	brpl	.-8      	; 0x256 <DIO_set_pin_direction+0x68>
 25e:	80 95       	com	r24
 260:	82 23       	and	r24, r18
 262:	87 bb       	out	0x17, r24	; 23
 264:	08 95       	ret
 266:	44 23       	and	r20, r20
 268:	59 f0       	breq	.+22     	; 0x280 <DIO_set_pin_direction+0x92>
 26a:	24 b3       	in	r18, 0x14	; 20
 26c:	81 e0       	ldi	r24, 0x01	; 1
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	02 c0       	rjmp	.+4      	; 0x276 <DIO_set_pin_direction+0x88>
 272:	88 0f       	add	r24, r24
 274:	99 1f       	adc	r25, r25
 276:	6a 95       	dec	r22
 278:	e2 f7       	brpl	.-8      	; 0x272 <DIO_set_pin_direction+0x84>
 27a:	28 2b       	or	r18, r24
 27c:	24 bb       	out	0x14, r18	; 20
 27e:	08 95       	ret
 280:	24 b3       	in	r18, 0x14	; 20
 282:	81 e0       	ldi	r24, 0x01	; 1
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	02 c0       	rjmp	.+4      	; 0x28c <DIO_set_pin_direction+0x9e>
 288:	88 0f       	add	r24, r24
 28a:	99 1f       	adc	r25, r25
 28c:	6a 95       	dec	r22
 28e:	e2 f7       	brpl	.-8      	; 0x288 <DIO_set_pin_direction+0x9a>
 290:	80 95       	com	r24
 292:	82 23       	and	r24, r18
 294:	84 bb       	out	0x14, r24	; 20
 296:	08 95       	ret
 298:	44 23       	and	r20, r20
 29a:	59 f0       	breq	.+22     	; 0x2b2 <DIO_set_pin_direction+0xc4>
 29c:	21 b3       	in	r18, 0x11	; 17
 29e:	81 e0       	ldi	r24, 0x01	; 1
 2a0:	90 e0       	ldi	r25, 0x00	; 0
 2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <DIO_set_pin_direction+0xba>
 2a4:	88 0f       	add	r24, r24
 2a6:	99 1f       	adc	r25, r25
 2a8:	6a 95       	dec	r22
 2aa:	e2 f7       	brpl	.-8      	; 0x2a4 <DIO_set_pin_direction+0xb6>
 2ac:	28 2b       	or	r18, r24
 2ae:	21 bb       	out	0x11, r18	; 17
 2b0:	08 95       	ret
 2b2:	21 b3       	in	r18, 0x11	; 17
 2b4:	81 e0       	ldi	r24, 0x01	; 1
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	02 c0       	rjmp	.+4      	; 0x2be <DIO_set_pin_direction+0xd0>
 2ba:	88 0f       	add	r24, r24
 2bc:	99 1f       	adc	r25, r25
 2be:	6a 95       	dec	r22
 2c0:	e2 f7       	brpl	.-8      	; 0x2ba <DIO_set_pin_direction+0xcc>
 2c2:	80 95       	com	r24
 2c4:	82 23       	and	r24, r18
 2c6:	81 bb       	out	0x11, r24	; 17
 2c8:	08 95       	ret

000002ca <DIO_read_pin_value>:
 2ca:	81 30       	cpi	r24, 0x01	; 1
 2cc:	51 f0       	breq	.+20     	; 0x2e2 <DIO_read_pin_value+0x18>
 2ce:	81 30       	cpi	r24, 0x01	; 1
 2d0:	30 f0       	brcs	.+12     	; 0x2de <DIO_read_pin_value+0x14>
 2d2:	82 30       	cpi	r24, 0x02	; 2
 2d4:	41 f0       	breq	.+16     	; 0x2e6 <DIO_read_pin_value+0x1c>
 2d6:	83 30       	cpi	r24, 0x03	; 3
 2d8:	79 f0       	breq	.+30     	; 0x2f8 <DIO_read_pin_value+0x2e>
 2da:	80 e0       	ldi	r24, 0x00	; 0
 2dc:	08 95       	ret
 2de:	89 b3       	in	r24, 0x19	; 25
 2e0:	03 c0       	rjmp	.+6      	; 0x2e8 <DIO_read_pin_value+0x1e>
 2e2:	86 b3       	in	r24, 0x16	; 22
 2e4:	01 c0       	rjmp	.+2      	; 0x2e8 <DIO_read_pin_value+0x1e>
 2e6:	83 b3       	in	r24, 0x13	; 19
 2e8:	90 e0       	ldi	r25, 0x00	; 0
 2ea:	02 c0       	rjmp	.+4      	; 0x2f0 <DIO_read_pin_value+0x26>
 2ec:	95 95       	asr	r25
 2ee:	87 95       	ror	r24
 2f0:	6a 95       	dec	r22
 2f2:	e2 f7       	brpl	.-8      	; 0x2ec <DIO_read_pin_value+0x22>
 2f4:	81 70       	andi	r24, 0x01	; 1
 2f6:	08 95       	ret
 2f8:	80 b3       	in	r24, 0x10	; 16
 2fa:	90 e0       	ldi	r25, 0x00	; 0
 2fc:	02 c0       	rjmp	.+4      	; 0x302 <DIO_read_pin_value+0x38>
 2fe:	95 95       	asr	r25
 300:	87 95       	ror	r24
 302:	6a 95       	dec	r22
 304:	e2 f7       	brpl	.-8      	; 0x2fe <DIO_read_pin_value+0x34>
 306:	81 70       	andi	r24, 0x01	; 1
 308:	08 95       	ret

0000030a <DIO_write_pin_value>:
 30a:	81 30       	cpi	r24, 0x01	; 1
 30c:	09 f1       	breq	.+66     	; 0x350 <DIO_write_pin_value+0x46>
 30e:	81 30       	cpi	r24, 0x01	; 1
 310:	30 f0       	brcs	.+12     	; 0x31e <DIO_write_pin_value+0x14>
 312:	82 30       	cpi	r24, 0x02	; 2
 314:	b1 f1       	breq	.+108    	; 0x382 <DIO_write_pin_value+0x78>
 316:	83 30       	cpi	r24, 0x03	; 3
 318:	09 f0       	breq	.+2      	; 0x31c <DIO_write_pin_value+0x12>
 31a:	64 c0       	rjmp	.+200    	; 0x3e4 <DIO_write_pin_value+0xda>
 31c:	4b c0       	rjmp	.+150    	; 0x3b4 <DIO_write_pin_value+0xaa>
 31e:	44 23       	and	r20, r20
 320:	59 f0       	breq	.+22     	; 0x338 <DIO_write_pin_value+0x2e>
 322:	2b b3       	in	r18, 0x1b	; 27
 324:	81 e0       	ldi	r24, 0x01	; 1
 326:	90 e0       	ldi	r25, 0x00	; 0
 328:	02 c0       	rjmp	.+4      	; 0x32e <DIO_write_pin_value+0x24>
 32a:	88 0f       	add	r24, r24
 32c:	99 1f       	adc	r25, r25
 32e:	6a 95       	dec	r22
 330:	e2 f7       	brpl	.-8      	; 0x32a <DIO_write_pin_value+0x20>
 332:	28 2b       	or	r18, r24
 334:	2b bb       	out	0x1b, r18	; 27
 336:	08 95       	ret
 338:	2b b3       	in	r18, 0x1b	; 27
 33a:	81 e0       	ldi	r24, 0x01	; 1
 33c:	90 e0       	ldi	r25, 0x00	; 0
 33e:	02 c0       	rjmp	.+4      	; 0x344 <DIO_write_pin_value+0x3a>
 340:	88 0f       	add	r24, r24
 342:	99 1f       	adc	r25, r25
 344:	6a 95       	dec	r22
 346:	e2 f7       	brpl	.-8      	; 0x340 <DIO_write_pin_value+0x36>
 348:	80 95       	com	r24
 34a:	82 23       	and	r24, r18
 34c:	8b bb       	out	0x1b, r24	; 27
 34e:	08 95       	ret
 350:	44 23       	and	r20, r20
 352:	59 f0       	breq	.+22     	; 0x36a <DIO_write_pin_value+0x60>
 354:	28 b3       	in	r18, 0x18	; 24
 356:	81 e0       	ldi	r24, 0x01	; 1
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	02 c0       	rjmp	.+4      	; 0x360 <DIO_write_pin_value+0x56>
 35c:	88 0f       	add	r24, r24
 35e:	99 1f       	adc	r25, r25
 360:	6a 95       	dec	r22
 362:	e2 f7       	brpl	.-8      	; 0x35c <DIO_write_pin_value+0x52>
 364:	28 2b       	or	r18, r24
 366:	28 bb       	out	0x18, r18	; 24
 368:	08 95       	ret
 36a:	28 b3       	in	r18, 0x18	; 24
 36c:	81 e0       	ldi	r24, 0x01	; 1
 36e:	90 e0       	ldi	r25, 0x00	; 0
 370:	02 c0       	rjmp	.+4      	; 0x376 <DIO_write_pin_value+0x6c>
 372:	88 0f       	add	r24, r24
 374:	99 1f       	adc	r25, r25
 376:	6a 95       	dec	r22
 378:	e2 f7       	brpl	.-8      	; 0x372 <DIO_write_pin_value+0x68>
 37a:	80 95       	com	r24
 37c:	82 23       	and	r24, r18
 37e:	88 bb       	out	0x18, r24	; 24
 380:	08 95       	ret
 382:	44 23       	and	r20, r20
 384:	59 f0       	breq	.+22     	; 0x39c <DIO_write_pin_value+0x92>
 386:	25 b3       	in	r18, 0x15	; 21
 388:	81 e0       	ldi	r24, 0x01	; 1
 38a:	90 e0       	ldi	r25, 0x00	; 0
 38c:	02 c0       	rjmp	.+4      	; 0x392 <DIO_write_pin_value+0x88>
 38e:	88 0f       	add	r24, r24
 390:	99 1f       	adc	r25, r25
 392:	6a 95       	dec	r22
 394:	e2 f7       	brpl	.-8      	; 0x38e <DIO_write_pin_value+0x84>
 396:	28 2b       	or	r18, r24
 398:	25 bb       	out	0x15, r18	; 21
 39a:	08 95       	ret
 39c:	25 b3       	in	r18, 0x15	; 21
 39e:	81 e0       	ldi	r24, 0x01	; 1
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	02 c0       	rjmp	.+4      	; 0x3a8 <DIO_write_pin_value+0x9e>
 3a4:	88 0f       	add	r24, r24
 3a6:	99 1f       	adc	r25, r25
 3a8:	6a 95       	dec	r22
 3aa:	e2 f7       	brpl	.-8      	; 0x3a4 <DIO_write_pin_value+0x9a>
 3ac:	80 95       	com	r24
 3ae:	82 23       	and	r24, r18
 3b0:	85 bb       	out	0x15, r24	; 21
 3b2:	08 95       	ret
 3b4:	44 23       	and	r20, r20
 3b6:	59 f0       	breq	.+22     	; 0x3ce <DIO_write_pin_value+0xc4>
 3b8:	22 b3       	in	r18, 0x12	; 18
 3ba:	81 e0       	ldi	r24, 0x01	; 1
 3bc:	90 e0       	ldi	r25, 0x00	; 0
 3be:	02 c0       	rjmp	.+4      	; 0x3c4 <DIO_write_pin_value+0xba>
 3c0:	88 0f       	add	r24, r24
 3c2:	99 1f       	adc	r25, r25
 3c4:	6a 95       	dec	r22
 3c6:	e2 f7       	brpl	.-8      	; 0x3c0 <DIO_write_pin_value+0xb6>
 3c8:	28 2b       	or	r18, r24
 3ca:	22 bb       	out	0x12, r18	; 18
 3cc:	08 95       	ret
 3ce:	22 b3       	in	r18, 0x12	; 18
 3d0:	81 e0       	ldi	r24, 0x01	; 1
 3d2:	90 e0       	ldi	r25, 0x00	; 0
 3d4:	02 c0       	rjmp	.+4      	; 0x3da <DIO_write_pin_value+0xd0>
 3d6:	88 0f       	add	r24, r24
 3d8:	99 1f       	adc	r25, r25
 3da:	6a 95       	dec	r22
 3dc:	e2 f7       	brpl	.-8      	; 0x3d6 <DIO_write_pin_value+0xcc>
 3de:	80 95       	com	r24
 3e0:	82 23       	and	r24, r18
 3e2:	82 bb       	out	0x12, r24	; 18
 3e4:	08 95       	ret

000003e6 <DIO_toggle_pin_value>:
 3e6:	81 30       	cpi	r24, 0x01	; 1
 3e8:	91 f0       	breq	.+36     	; 0x40e <DIO_toggle_pin_value+0x28>
 3ea:	81 30       	cpi	r24, 0x01	; 1
 3ec:	28 f0       	brcs	.+10     	; 0x3f8 <DIO_toggle_pin_value+0x12>
 3ee:	82 30       	cpi	r24, 0x02	; 2
 3f0:	c9 f0       	breq	.+50     	; 0x424 <DIO_toggle_pin_value+0x3e>
 3f2:	83 30       	cpi	r24, 0x03	; 3
 3f4:	61 f5       	brne	.+88     	; 0x44e <DIO_toggle_pin_value+0x68>
 3f6:	21 c0       	rjmp	.+66     	; 0x43a <DIO_toggle_pin_value+0x54>
 3f8:	2b b3       	in	r18, 0x1b	; 27
 3fa:	81 e0       	ldi	r24, 0x01	; 1
 3fc:	90 e0       	ldi	r25, 0x00	; 0
 3fe:	02 c0       	rjmp	.+4      	; 0x404 <DIO_toggle_pin_value+0x1e>
 400:	88 0f       	add	r24, r24
 402:	99 1f       	adc	r25, r25
 404:	6a 95       	dec	r22
 406:	e2 f7       	brpl	.-8      	; 0x400 <DIO_toggle_pin_value+0x1a>
 408:	28 27       	eor	r18, r24
 40a:	2b bb       	out	0x1b, r18	; 27
 40c:	08 95       	ret
 40e:	28 b3       	in	r18, 0x18	; 24
 410:	81 e0       	ldi	r24, 0x01	; 1
 412:	90 e0       	ldi	r25, 0x00	; 0
 414:	02 c0       	rjmp	.+4      	; 0x41a <DIO_toggle_pin_value+0x34>
 416:	88 0f       	add	r24, r24
 418:	99 1f       	adc	r25, r25
 41a:	6a 95       	dec	r22
 41c:	e2 f7       	brpl	.-8      	; 0x416 <DIO_toggle_pin_value+0x30>
 41e:	28 27       	eor	r18, r24
 420:	28 bb       	out	0x18, r18	; 24
 422:	08 95       	ret
 424:	25 b3       	in	r18, 0x15	; 21
 426:	81 e0       	ldi	r24, 0x01	; 1
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	02 c0       	rjmp	.+4      	; 0x430 <DIO_toggle_pin_value+0x4a>
 42c:	88 0f       	add	r24, r24
 42e:	99 1f       	adc	r25, r25
 430:	6a 95       	dec	r22
 432:	e2 f7       	brpl	.-8      	; 0x42c <DIO_toggle_pin_value+0x46>
 434:	28 27       	eor	r18, r24
 436:	25 bb       	out	0x15, r18	; 21
 438:	08 95       	ret
 43a:	22 b3       	in	r18, 0x12	; 18
 43c:	81 e0       	ldi	r24, 0x01	; 1
 43e:	90 e0       	ldi	r25, 0x00	; 0
 440:	02 c0       	rjmp	.+4      	; 0x446 <DIO_toggle_pin_value+0x60>
 442:	88 0f       	add	r24, r24
 444:	99 1f       	adc	r25, r25
 446:	6a 95       	dec	r22
 448:	e2 f7       	brpl	.-8      	; 0x442 <DIO_toggle_pin_value+0x5c>
 44a:	28 27       	eor	r18, r24
 44c:	22 bb       	out	0x12, r18	; 18
 44e:	08 95       	ret

00000450 <DIO_set_port_direction>:
 450:	81 30       	cpi	r24, 0x01	; 1
 452:	49 f0       	breq	.+18     	; 0x466 <__stack+0x7>
 454:	81 30       	cpi	r24, 0x01	; 1
 456:	28 f0       	brcs	.+10     	; 0x462 <__stack+0x3>
 458:	82 30       	cpi	r24, 0x02	; 2
 45a:	39 f0       	breq	.+14     	; 0x46a <__stack+0xb>
 45c:	83 30       	cpi	r24, 0x03	; 3
 45e:	41 f4       	brne	.+16     	; 0x470 <__stack+0x11>
 460:	06 c0       	rjmp	.+12     	; 0x46e <__stack+0xf>
 462:	6a bb       	out	0x1a, r22	; 26
 464:	08 95       	ret
 466:	67 bb       	out	0x17, r22	; 23
 468:	08 95       	ret
 46a:	64 bb       	out	0x14, r22	; 20
 46c:	08 95       	ret
 46e:	61 bb       	out	0x11, r22	; 17
 470:	08 95       	ret

00000472 <DIO_read_port_value>:
 472:	81 30       	cpi	r24, 0x01	; 1
 474:	51 f0       	breq	.+20     	; 0x48a <DIO_read_port_value+0x18>
 476:	81 30       	cpi	r24, 0x01	; 1
 478:	30 f0       	brcs	.+12     	; 0x486 <DIO_read_port_value+0x14>
 47a:	82 30       	cpi	r24, 0x02	; 2
 47c:	41 f0       	breq	.+16     	; 0x48e <DIO_read_port_value+0x1c>
 47e:	83 30       	cpi	r24, 0x03	; 3
 480:	41 f0       	breq	.+16     	; 0x492 <DIO_read_port_value+0x20>
 482:	80 e0       	ldi	r24, 0x00	; 0
 484:	08 95       	ret
 486:	89 b3       	in	r24, 0x19	; 25
 488:	08 95       	ret
 48a:	86 b3       	in	r24, 0x16	; 22
 48c:	08 95       	ret
 48e:	83 b3       	in	r24, 0x13	; 19
 490:	08 95       	ret
 492:	80 b3       	in	r24, 0x10	; 16
 494:	08 95       	ret

00000496 <DIO_write_port_value>:
 496:	81 30       	cpi	r24, 0x01	; 1
 498:	49 f0       	breq	.+18     	; 0x4ac <DIO_write_port_value+0x16>
 49a:	81 30       	cpi	r24, 0x01	; 1
 49c:	28 f0       	brcs	.+10     	; 0x4a8 <DIO_write_port_value+0x12>
 49e:	82 30       	cpi	r24, 0x02	; 2
 4a0:	39 f0       	breq	.+14     	; 0x4b0 <DIO_write_port_value+0x1a>
 4a2:	83 30       	cpi	r24, 0x03	; 3
 4a4:	41 f4       	brne	.+16     	; 0x4b6 <DIO_write_port_value+0x20>
 4a6:	06 c0       	rjmp	.+12     	; 0x4b4 <DIO_write_port_value+0x1e>
 4a8:	6b bb       	out	0x1b, r22	; 27
 4aa:	08 95       	ret
 4ac:	68 bb       	out	0x18, r22	; 24
 4ae:	08 95       	ret
 4b0:	65 bb       	out	0x15, r22	; 21
 4b2:	08 95       	ret
 4b4:	62 bb       	out	0x12, r22	; 18
 4b6:	08 95       	ret

000004b8 <LED_OFF>:
 4b8:	82 e0       	ldi	r24, 0x02	; 2
 4ba:	62 e0       	ldi	r22, 0x02	; 2
 4bc:	40 e0       	ldi	r20, 0x00	; 0
 4be:	0e 94 85 01 	call	0x30a	; 0x30a <DIO_write_pin_value>
 4c2:	08 95       	ret

000004c4 <LED_ON>:
 4c4:	82 e0       	ldi	r24, 0x02	; 2
 4c6:	62 e0       	ldi	r22, 0x02	; 2
 4c8:	41 e0       	ldi	r20, 0x01	; 1
 4ca:	0e 94 85 01 	call	0x30a	; 0x30a <DIO_write_pin_value>
 4ce:	08 95       	ret

000004d0 <main>:
 4d0:	82 e0       	ldi	r24, 0x02	; 2
 4d2:	62 e0       	ldi	r22, 0x02	; 2
 4d4:	41 e0       	ldi	r20, 0x01	; 1
 4d6:	0e 94 f7 00 	call	0x1ee	; 0x1ee <DIO_set_pin_direction>
 4da:	8f b7       	in	r24, 0x3f	; 63
 4dc:	80 68       	ori	r24, 0x80	; 128
 4de:	8f bf       	out	0x3f, r24	; 63
 4e0:	80 e0       	ldi	r24, 0x00	; 0
 4e2:	60 e0       	ldi	r22, 0x00	; 0
 4e4:	42 e6       	ldi	r20, 0x62	; 98
 4e6:	52 e0       	ldi	r21, 0x02	; 2
 4e8:	0e 94 3e 00 	call	0x7c	; 0x7c <EXTI_enable>
 4ec:	81 e0       	ldi	r24, 0x01	; 1
 4ee:	60 e0       	ldi	r22, 0x00	; 0
 4f0:	4c e5       	ldi	r20, 0x5C	; 92
 4f2:	52 e0       	ldi	r21, 0x02	; 2
 4f4:	0e 94 3e 00 	call	0x7c	; 0x7c <EXTI_enable>
 4f8:	ff cf       	rjmp	.-2      	; 0x4f8 <main+0x28>

000004fa <_exit>:
 4fa:	f8 94       	cli

000004fc <__stop_program>:
 4fc:	ff cf       	rjmp	.-2      	; 0x4fc <__stop_program>
