#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 16 15:42:36 2023
# Process ID: 2348
# Current directory: D:/ysy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3488 D:\ysy\proj_pipeline.xpr
# Log file: D:/ysy/vivado.log
# Journal file: D:/ysy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ysy/proj_pipeline.xpr
update_compile_order -fileset sources_1
add_files -norecurse D:/ysy/proj_pipeline.srcs/sources_1/new/defines.vh
add_files -norecurse {D:/ysy/proj_pipeline.srcs/sources_1/new/LED.v D:/ysy/proj_pipeline.srcs/sources_1/new/ALUA_SEL.v D:/ysy/proj_pipeline.srcs/sources_1/new/Bridge.v D:/ysy/proj_pipeline.srcs/sources_1/new/ALU.v D:/ysy/proj_pipeline.srcs/sources_1/new/RF_WSEL.v D:/ysy/proj_pipeline.srcs/sources_1/new/HAZARD_CONTROLLER.v D:/ysy/proj_pipeline.srcs/sources_1/new/MEM_WB.v D:/ysy/proj_pipeline.srcs/sources_1/new/ID_EX.v D:/ysy/proj_pipeline.srcs/sources_1/new/SWITCH.v D:/ysy/proj_pipeline.srcs/sources_1/new/RF.V D:/ysy/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v D:/ysy/proj_pipeline.srcs/sources_1/new/CONTROLLER.v D:/ysy/proj_pipeline.srcs/sources_1/new/PC.v D:/ysy/proj_pipeline.srcs/sources_1/new/EX_MEM.v D:/ysy/proj_pipeline.srcs/sources_1/new/BUTTON.v D:/ysy/proj_pipeline.srcs/sources_1/new/DIGITAL_LED.v D:/ysy/proj_pipeline.srcs/sources_1/new/SEXT.v D:/ysy/proj_pipeline.srcs/sources_1/new/IF_ID.v D:/ysy/proj_pipeline.srcs/sources_1/new/myCPU.v D:/ysy/proj_pipeline.srcs/sources_1/new/NPC.v D:/ysy/proj_pipeline.srcs/sources_1/new/ALUB_SEL.v}
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM -dir d:/ysy/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {IROM} CONFIG.memory_type {rom}] [get_ips IROM]
generate_target {instantiation_template} [get_files d:/ysy/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/ysy/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files d:/ysy/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ysy/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs -jobs 16 IROM_synth_1
export_simulation -of_objects [get_files d:/ysy/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory D:/ysy/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ysy/proj_pipeline.ip_user_files -ipstatic_source_dir D:/ysy/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ysy/proj_pipeline.cache/compile_simlib/modelsim} {questa=D:/ysy/proj_pipeline.cache/compile_simlib/questa} {riviera=D:/ysy/proj_pipeline.cache/compile_simlib/riviera} {activehdl=D:/ysy/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
