{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 265,
   "id": "a1bb9db0",
   "metadata": {},
   "outputs": [],
   "source": [
    "#load a specified mips text file\n",
    "#generate the assembly code equivalent to the input file (disassembler)\n",
    "\n",
    "#Generate instruction by instruction simulation of the MIPS code (simulator)\n",
    "#produce/print the contents of registers and data memories after each execution of each instruction\n",
    "#TODO: find out why lock_data keeps changing despite being a locked saved format of input data."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 266,
   "id": "b851b7fc",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category-1\n",
    "import copy\n",
    "cat_1 = '000'\n",
    "J='000'\n",
    "BEQ='001'\n",
    "BNE='010'\n",
    "BGTZ='011'\n",
    "SW='100'\n",
    "LW='101'\n",
    "BREAK='110'\n",
    "cat1 = [cat_1,J,BEQ,BNE,BGTZ,SW,LW,BREAK]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 267,
   "id": "5e1826c6",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category-2\n",
    "cat_2 = '001'\n",
    "ADD='000'\n",
    "SUB='001'\n",
    "AND='010'\n",
    "OR='011'\n",
    "SRL='100'\n",
    "SRA='101'\n",
    "MUL='110'\n",
    "cat2 = [cat_2,ADD,SUB,AND,OR,SRL,SRA,MUL]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 268,
   "id": "198f5029",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category-3\n",
    "cat_3 = '010'\n",
    "ADDI='000'\n",
    "ANDI='001'\n",
    "ORI='010'\n",
    "cat3 = [cat_3,ADDI,ANDI,ORI]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 269,
   "id": "54c1859a",
   "metadata": {},
   "outputs": [],
   "source": [
    "#Global variables\n",
    "\n",
    "input_instr = []\n",
    "\n",
    "cat = [cat1,cat2,cat3]\n",
    "\n",
    "registers = [0] * 32 #only write\n",
    "data = [0] * 16 #only read"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 270,
   "id": "7da61542",
   "metadata": {},
   "outputs": [],
   "source": [
    "def convert(val):\n",
    "    tmp = val.strip()\n",
    "    tmp = ''.join('1' if x == '0' else '0' for x in tmp)\n",
    "    tmp = int(tmp,2) + 1\n",
    "    return tmp*-1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 271,
   "id": "9dabbec6",
   "metadata": {},
   "outputs": [],
   "source": [
    "def twos_complement(sample):\n",
    "    if(sample[0]=='1'): #negative bit\n",
    "        return convert(sample)\n",
    "        \n",
    "    elif(sample[0]=='0'): #positive bit\n",
    "        return int(sample,2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 272,
   "id": "02b4b59f",
   "metadata": {},
   "outputs": [],
   "source": [
    "#read from file and print contents\n",
    "address = 260\n",
    "data_break = address\n",
    "f_dis = open(\"sample.txt\", \"r\")\n",
    "w_dis = open(\"disassembly.txt\", \"w\")\n",
    "\n",
    "for x in f_dis:\n",
    "    input_instr.append(x)\n",
    "\n",
    "break_index = 0\n",
    "broken = False\n",
    "for index in range(len(input_instr)):\n",
    "    instr = input_instr[index]\n",
    "    input_cat = instr[:6]\n",
    "    if( input_cat == cat_1 + BREAK and not broken):\n",
    "        break_index = index + 1 # +! because current instruction is break, not a read in value\n",
    "        broken = True\n",
    "        data_break = address + 4 #with sample this should result in 316, but change otherwise\n",
    "    address = address + 4\n",
    "    \n",
    "\n",
    "for index in range(len(input_instr) - break_index-1):\n",
    "    data[index] = twos_complement(input_instr[index+break_index])\n",
    "\n",
    "lock_data = [i for i in data]\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 273,
   "id": "bfec948a",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category 1 function\n",
    "def cat_1_func(sample,break_exc):\n",
    "    \n",
    "    input_cat = sample[0:3]\n",
    "    opcode = sample[3:6]\n",
    "    \n",
    "    rs = int(sample[6:11],2)\n",
    "    rt = int(sample[11:16],2)\n",
    "    \n",
    "    offset = sample[16:32]\n",
    "    branch_offset = offset\n",
    "    offset = offset.strip() + '00'\n",
    "    \n",
    "    output = \"\"\n",
    "    branch = 0\n",
    "    \n",
    "    if(opcode == J):\n",
    "        instr_index = sample[8:]\n",
    "        instr_index = instr_index.strip() + '00'\n",
    "        instr_index_int = int(instr_index, 2)\n",
    "        output = \"J #\" + str(instr_index_int)\n",
    "        branch = instr_index_int\n",
    "        \n",
    "    if(opcode == BEQ):\n",
    "        output = \"BEQ \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        offset_string = \"#\" + str(int(offset,2))\n",
    "        output = output + rs_string + rt_string + offset_string\n",
    "        if( registers[rs] == registers[rt] ):\n",
    "            branch = int(offset,2)\n",
    "        \n",
    "    if(opcode == BNE):\n",
    "        output = \"BNE \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        offset_string = \"#\" + str(int(offset,2))\n",
    "        output = output + rs_string + rt_string + offset_string\n",
    "        if( registers[rs] != registers[rt] ):\n",
    "            branch = int(offset,2)\n",
    "        \n",
    "        \n",
    "    if(opcode == BGTZ):\n",
    "        output = \"BGTZ \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        offset_string = \"#\" + str(int(offset,2))\n",
    "        output = output + rs_string + offset_string\n",
    "        if( registers[rs] > 0 ):\n",
    "            branch = int(offset,2)\n",
    "        \n",
    "        \n",
    "    if(opcode == SW): #stores into data\n",
    "        #dest = rs\n",
    "        #source = rt\n",
    "        output = \"SW \"\n",
    "        mem = int(sample[16:32],2)\n",
    "        rs_string = \"R\" + str(rs)\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        output = output + rt_string + str(mem) + \"(\" + rs_string + \")\"\n",
    "        data_index = int(((int(branch_offset,2)-data_break) + registers[rs])/4)\n",
    "        data[data_index] = registers[rt]\n",
    "    \n",
    "    if(opcode == LW): #loads into registers\n",
    "        #dest = rt\n",
    "        #source = rs\n",
    "        output = \"LW \"\n",
    "        mem = int(sample[16:32],2)\n",
    "        rs_string = \"R\" + str(rs)\n",
    "        rt_string = \"R\" + str(rt) + \", \"\n",
    "        output = output + rt_string + str(mem) + \"(\" + rs_string + \")\"\n",
    "        #registers <-- from data\n",
    "        data_index = int(((int(branch_offset,2)-data_break) + registers[rs])/4)\n",
    "        registers[rt] = data[data_index]\n",
    "        \n",
    "        \n",
    "    if(opcode == BREAK):\n",
    "        output = \"BREAK\"\n",
    "        break_exc = True\n",
    "        \n",
    "    #w_dis.write(output + '\\n')\n",
    "    return (output,break_exc,branch)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 274,
   "id": "85797d94",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category 2 function\n",
    "def cat_2_func(sample):\n",
    "    opcode = sample[3:6]\n",
    "    rd = int(sample[6:11],2)\n",
    "    rs = int(sample[11:16],2)\n",
    "    rt = int(sample[16:21],2)\n",
    "    output = \"\"\n",
    "    \n",
    "\n",
    "    if(opcode == ADD):\n",
    "        output = \"ADD \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] + registers[rt]\n",
    "        \n",
    "    if(opcode == SUB):\n",
    "        output = \"SUB \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] - registers[rt]\n",
    "        \n",
    "    if(opcode == AND):\n",
    "        output = \"AND \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] and registers[rt]\n",
    "        \n",
    "    if(opcode == OR):\n",
    "        output = \"OR \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] or registers[rt]\n",
    "        \n",
    "    if(opcode == SRL):\n",
    "        output = \"SRL \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        #registers[rd] = registers[rs] << registers[rt]\n",
    "        \n",
    "        #( rd <-- rs << rt )\n",
    "        \n",
    "    if(opcode == SRA):\n",
    "        output = \"SRA \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        #( rd <-- rs >> )\n",
    "        \n",
    "    if(opcode == MUL):\n",
    "        output = \"MUL \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        rt_string = \"R\" + str(rt)\n",
    "        output = output + rd_string + rs_string + rt_string\n",
    "        registers[rd] = registers[rs] * registers[rt]\n",
    "        #()\n",
    "    return output    \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 275,
   "id": "d28bdcc5",
   "metadata": {},
   "outputs": [],
   "source": [
    "#category 3 function\n",
    "def cat_3_func(sample):\n",
    "    opcode = sample[3:6]\n",
    "    rd = int(sample[6:11],2)\n",
    "    rs = int(sample[11:16],2)\n",
    "    imm = twos_complement(sample[16:])\n",
    "    output = \"\"\n",
    "    \n",
    "    if(opcode == ADDI):\n",
    "        output = \"ADDI \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        imm_string = \"#\" + str(imm)\n",
    "        output = output + rd_string + rs_string + imm_string\n",
    "        registers[rd] = registers[rs] + imm\n",
    "        \n",
    "        \n",
    "    if(opcode == ANDI):\n",
    "        output = \"ANDI \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        imm_string = \"#\" + str(imm)\n",
    "        output = output + rd_string + rs_string + imm_string\n",
    "        registers[rd] = registers[rs] and imm\n",
    "        \n",
    "    if(opcode == ORI):\n",
    "        output = \"ORI \"\n",
    "        rd_string = \"R\" + str(rd) + \", \"\n",
    "        rs_string = \"R\" + str(rs) + \", \"\n",
    "        imm_string = \"#\" + str(twos_complement(imm))\n",
    "        output = output + rd_string + rs_string + imm_string\n",
    "        registers[rd] = registers[rs] or imm\n",
    "        \n",
    "    return output    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 276,
   "id": "ff83f856",
   "metadata": {},
   "outputs": [],
   "source": [
    "#write on disassembly file\n",
    "address = 260\n",
    "break_exc = False\n",
    "w_dis = open(\"disassembly.txt\", \"a\")\n",
    "\n",
    "for instruction in input_instr:\n",
    "    instr = instruction\n",
    "    w_dis.write(instruction.strip() + '\\t' + str(address).strip() + '\\t')\n",
    "\n",
    "    #decode input\n",
    "    input_cat = instr[:3]\n",
    "    \n",
    "    if(break_exc):\n",
    "        output = str(twos_complement(instruction))\n",
    "        w_dis.write(output + '\\n')\n",
    "        \n",
    "    if(input_cat == cat_1 and not break_exc): # branch functions possible\n",
    "        output, break_exc, _ = cat_1_func(instruction,break_exc)\n",
    "        w_dis.write(output + '\\n')\n",
    "\n",
    "    if(input_cat == cat_2 and not break_exc):\n",
    "        output = cat_2_func(instruction)\n",
    "        w_dis.write(output + '\\n')\n",
    "\n",
    "    if(input_cat == cat_3 and not break_exc):\n",
    "        output = cat_3_func(instruction)\n",
    "        w_dis.write(output + '\\n')\n",
    "\n",
    "    \n",
    "\n",
    "    address = address + 4\n",
    "\n",
    "w_dis.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 277,
   "id": "4babd6a6",
   "metadata": {},
   "outputs": [],
   "source": [
    "#register print\n",
    "def register_print():\n",
    "    output = \"Registers\\n\"\n",
    "    r_00 = \"R00:\"\n",
    "    r_08 = \"R08:\"\n",
    "    r_16 = \"R16:\"\n",
    "    r_24 = \"R24:\"\n",
    "    \n",
    "    for i in range(8):\n",
    "        r_00 = r_00 + \"\\t\" + str(registers[i])\n",
    "        r_08 = r_08 + \"\\t\" + str(registers[i+8])\n",
    "        r_16 = r_16 + \"\\t\" + str(registers[i+16])\n",
    "        r_24 = r_24 + \"\\t\" + str(registers[i+24])\n",
    "    output = output + r_00 + \"\\n\" + r_08 + \"\\n\" + r_16 + \"\\n\" + r_24 + \"\\n\\n\"    \n",
    "    return output\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 278,
   "id": "7e4b37d8",
   "metadata": {},
   "outputs": [],
   "source": [
    "#data print\n",
    "def data_print():\n",
    "    output = \"Data\\n\"\n",
    "    d_316 = \"316:\"\n",
    "    d_348 = \"348:\"\n",
    "    \n",
    "    for i in range(8):\n",
    "        d_316 = d_316 + \"\\t\" + str(data[i])\n",
    "        d_348 = d_348 + \"\\t\" + str(data[i+8])\n",
    "        \n",
    "    output = output + d_316 + \"\\n\" + d_348 + \"\\n\\n\"\n",
    "    return output"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 279,
   "id": "e677c6e2",
   "metadata": {},
   "outputs": [],
   "source": [
    "#simulator\n",
    "data = lock_data # restore original data values inputted from file\n",
    "\n",
    "\n",
    "address = 260\n",
    "w_sim = open(\"simulation.txt\",\"w\")\n",
    "simulation_header = \"--------------------\\n\"\n",
    "break_exc = False\n",
    "\n",
    "registers = [0] * 32 #only write\n",
    "\n",
    "cycle = 1\n",
    "i = 0\n",
    "\n",
    "while(i<len(input_instr)):\n",
    "    branch = 0\n",
    "    instr = input_instr[i]\n",
    "    instruction = instr\n",
    "    input_cat = instr[:3]\n",
    "    \n",
    "    if(not break_exc):\n",
    "        w_sim.write(simulation_header)\n",
    "        w_sim.write('Cycle ' + str(cycle) + ':\\t' + str(address) + \"\\t\")\n",
    "        \n",
    "    if(input_cat == cat_1 and not break_exc): #branch functions possible\n",
    "        output, break_exc, branch = cat_1_func(instruction,break_exc)\n",
    "        w_sim.write(output + '\\n\\n')\n",
    "    \n",
    "    if(input_cat == cat_2 and not break_exc):\n",
    "        output = cat_2_func(instruction)\n",
    "        w_sim.write(output + '\\n\\n')\n",
    "    \n",
    "    if(input_cat == cat_3 and not break_exc):\n",
    "        output = cat_3_func(instruction)\n",
    "        w_sim.write(output + '\\n\\n')\n",
    "    \n",
    "    #perform all instructions before showing results ^^^\n",
    "    if(not break_exc):\n",
    "        w_sim.write(register_print())\n",
    "        w_sim.write(data_print())\n",
    "    \n",
    "    address = address + 4\n",
    "    cycle = cycle+1\n",
    "    i = i+1\n",
    "    \n",
    "    if( branch > 0 ):\n",
    "        if( branch < 272 ):\n",
    "            branch = branch+address\n",
    "        i = int(i + (branch-address)/4)\n",
    "        address = branch\n",
    "        \n",
    "#One last register and data dump\n",
    "w_sim.write(register_print())\n",
    "w_sim.write(data_print())\n",
    "w_sim.close()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
