.stabs "D:\\Work_Area\\Software\\PD_Application\\CSU32M10\\source\\sample\\src\\",0x64,0,0,0
.stabs "D:\\Work_Area\\Software\\PD_Application\\CSU32M10\\source\\sample\\src\\SysRegDefine.c",0x64,0,0,0
.stabs "int:t1=r1;-32768;32767;",0x80,0,0,0
.stabs "unsigned int:t2=r2;0;65535;",0x80,0,0,0
.stabs "long int:t3=r3;-2147483648;2147483647;",0x80,0,0,0
.stabs "unsigned long int:t4=r4;0;4294967295;",0x80,0,0,0
.stabs "long long unsigned int:t6=r6;0;4294967295;",0x80,0,0,0
.stabs "short int:t7=r7;-32768;32767;",0x80,0,0,0
.stabs "short unsigned int:t8=r8;0;65535;",0x80,0,0,0
.stabs "char:t9=r9;-128;127;",0x80,0,0,0
.stabs "unsigned char:t10=r10;0;255;",0x80,0,0,0
.stabs "_Bool:t11=r11;0;1;",0x80,0,0,0
.stabs "sbit:t12=r12;0;1;",0x80,0,0,0
.stabs "float:t13=r13;4;0;",0x80,0,0,0
.stabs "double:t14=r14;4;0;",0x80,0,0,0
.stabs "long double:t15=r15;4;0;",0x80,0,0,0
.stabs "void:t16=r10;0;255;",0x80,0,0,0
.stabs "IND0:G10;",0x20,0,0,_IND0
.stabs "FSR0:G10;",0x20,0,0,_FSR0
.stabs "STATUS:G10;",0x20,0,0,_STATUS
.stabs "WORK:G10;",0x20,0,0,_WORK
.stabs "INTF:G10;",0x20,0,0,_INTF
.stabs "INTE:G10;",0x20,0,0,_INTE
.stabs "RSTSR:G10;",0x20,0,0,_RSTSR
.stabs "EADRH:G10;",0x20,0,0,_EADRH
.stabs "EADRL:G10;",0x20,0,0,_EADRL
.stabs "EDATH:G10;",0x20,0,0,_EDATH
.stabs "WDTCON:G10;",0x20,0,0,_WDTCON
.stabs "WDTIN:G10;",0x20,0,0,_WDTIN
.stabs "TM0CON:G10;",0x20,0,0,_TM0CON
.stabs "TM0IN:G10;",0x20,0,0,_TM0IN
.stabs "TM0CNT:G10;",0x20,0,0,_TM0CNT
.stabs "MCK:G10;",0x20,0,0,_MCK
.stabs "TM2CON:G10;",0x20,0,0,_TM2CON
.stabs "TM2IN:G10;",0x20,0,0,_TM2IN
.stabs "TM2CNT:G10;",0x20,0,0,_TM2CNT
.stabs "TM2R:G10;",0x20,0,0,_TM2R
.stabs "TM3CON:G10;",0x20,0,0,_TM3CON
.stabs "TM3IN:G10;",0x20,0,0,_TM3IN
.stabs "TM3CNT:G10;",0x20,0,0,_TM3CNT
.stabs "TM3R:G10;",0x20,0,0,_TM3R
.stabs "TM3INH:G10;",0x20,0,0,_TM3INH
.stabs "PT1:G10;",0x20,0,0,_PT1
.stabs "PT1EN:G10;",0x20,0,0,_PT1EN
.stabs "PT1PU:G10;",0x20,0,0,_PT1PU
.stabs "PT1CON:G10;",0x20,0,0,_PT1CON
.stabs "TM2INH:G10;",0x20,0,0,_TM2INH
.stabs "TM2CNTH:G10;",0x20,0,0,_TM2CNTH
.stabs "TM2RH:G10;",0x20,0,0,_TM2RH
.stabs "TM3CNTH:G10;",0x20,0,0,_TM3CNTH
.stabs "PT3:G10;",0x20,0,0,_PT3
.stabs "PT3EN:G10;",0x20,0,0,_PT3EN
.stabs "PT3PU:G10;",0x20,0,0,_PT3PU
.stabs "PT3CON:G10;",0x20,0,0,_PT3CON
.stabs "TM3RH:G10;",0x20,0,0,_TM3RH
.stabs "TM3CON2:G10;",0x20,0,0,_TM3CON2
.stabs "METCH1:G10;",0x20,0,0,_METCH1
.stabs "METCH:G10;",0x20,0,0,_METCH
.stabs "PT5:G10;",0x20,0,0,_PT5
.stabs "PT5EN:G10;",0x20,0,0,_PT5EN
.stabs "PT5PU:G10;",0x20,0,0,_PT5PU
.stabs "PT5CON:G10;",0x20,0,0,_PT5CON
.stabs "SRADCON0:G10;",0x20,0,0,_SRADCON0
.stabs "SRADCON1:G10;",0x20,0,0,_SRADCON1
.stabs "SRADCON2:G10;",0x20,0,0,_SRADCON2
.stabs "SRADL:G10;",0x20,0,0,_SRADL
.stabs "SRADH:G10;",0x20,0,0,_SRADH
.stabs "SROFTL:G10;",0x20,0,0,_SROFTL
.stabs "SROFTH:G10;",0x20,0,0,_SROFTH
.stabs "INTF2:G10;",0x20,0,0,_INTF2
.stabs "INTE2:G10;",0x20,0,0,_INTE2
.stabs "INTCFG:G10;",0x20,0,0,_INTCFG
.stabs "PT1CON1:G10;",0x20,0,0,_PT1CON1
.stabs "PT1PD:G10;",0x20,0,0,_PT1PD
.stabs "PT3PD:G10;",0x20,0,0,_PT3PD
.stabs "PT5PD:G10;",0x20,0,0,_PT5PD
.stabs "TM3CON3:G10;",0x20,0,0,_TM3CON3
.stabs "LCDCOM:G10;",0x20,0,0,_LCDCOM
.stabs "WWDTCR:G10;",0x20,0,0,_WWDTCR
.stabs "WWDTWR:G10;",0x20,0,0,_WWDTWR
.stabs "ISPCON1:G10;",0x20,0,0,_ISPCON1
.stabs "WRPRT:G10;",0x20,0,0,_WRPRT
.stabs "CMPCON0:G10;",0x20,0,0,_CMPCON0
.stabs "CMPCON1:G10;",0x20,0,0,_CMPCON1
.stabs "CMPCON2:G10;",0x20,0,0,_CMPCON2
.stabs "CCSCON:G10;",0x20,0,0,_CCSCON
.stabs "METCH2:G10;",0x20,0,0,_METCH2
.stabs "Z:G12;",0x20,0,0,_Z
.stabs "C:G12;",0x20,0,0,_C
.stabs "DC:G12;",0x20,0,0,_DC
.stabs "TO:G12;",0x20,0,0,_TO
.stabs "PD:G12;",0x20,0,0,_PD
.stabs "LVD24:G12;",0x20,0,0,_LVD24
.stabs "E0IF:G12;",0x20,0,0,_E0IF
.stabs "E1IF:G12;",0x20,0,0,_E1IF
.stabs "SRADIF:G12;",0x20,0,0,_SRADIF
.stabs "TM0IF:G12;",0x20,0,0,_TM0IF
.stabs "TM2IF:G12;",0x20,0,0,_TM2IF
.stabs "E0IE:G12;",0x20,0,0,_E0IE
.stabs "E1IE:G12;",0x20,0,0,_E1IE
.stabs "SRADIE:G12;",0x20,0,0,_SRADIE
.stabs "TM0IE:G12;",0x20,0,0,_TM0IE
.stabs "TM2IE:G12;",0x20,0,0,_TM2IE
.stabs "GIE:G12;",0x20,0,0,_GIE
.stabs "WWDTF:G12;",0x20,0,0,_WWDTF
.stabs "ILOPF:G12;",0x20,0,0,_ILOPF
.stabs "EMCF:G12;",0x20,0,0,_EMCF
.stabs "EADR_8:G12;",0x20,0,0,_EADR_8
.stabs "EADR_9:G12;",0x20,0,0,_EADR_9
.stabs "EADR_10:G12;",0x20,0,0,_EADR_10
.stabs "EADR_11:G12;",0x20,0,0,_EADR_11
.stabs "EADR_12:G12;",0x20,0,0,_EADR_12
.stabs "EADR_13:G12;",0x20,0,0,_EADR_13
.stabs "EADR_14:G12;",0x20,0,0,_EADR_14
.stabs "EADR_15:G12;",0x20,0,0,_EADR_15
.stabs "EADR_0:G12;",0x20,0,0,_EADR_0
.stabs "EADR_1:G12;",0x20,0,0,_EADR_1
.stabs "EADR_2:G12;",0x20,0,0,_EADR_2
.stabs "EADR_3:G12;",0x20,0,0,_EADR_3
.stabs "EADR_4:G12;",0x20,0,0,_EADR_4
.stabs "EADR_5:G12;",0x20,0,0,_EADR_5
.stabs "EADR_6:G12;",0x20,0,0,_EADR_6
.stabs "EADR_7:G12;",0x20,0,0,_EADR_7
.stabs "EDATH_0:G12;",0x20,0,0,_EDATH_0
.stabs "EDATH_1:G12;",0x20,0,0,_EDATH_1
.stabs "EDATH_2:G12;",0x20,0,0,_EDATH_2
.stabs "EDATH_3:G12;",0x20,0,0,_EDATH_3
.stabs "EDATH_4:G12;",0x20,0,0,_EDATH_4
.stabs "EDATH_5:G12;",0x20,0,0,_EDATH_5
.stabs "EDATH_6:G12;",0x20,0,0,_EDATH_6
.stabs "EDATH_7:G12;",0x20,0,0,_EDATH_7
.stabs "WTS_0:G12;",0x20,0,0,_WTS_0
.stabs "WTS_1:G12;",0x20,0,0,_WTS_1
.stabs "WTS_2:G12;",0x20,0,0,_WTS_2
.stabs "WDTEN:G12;",0x20,0,0,_WDTEN
.stabs "WDTIN_0:G12;",0x20,0,0,_WDTIN_0
.stabs "WDTIN_1:G12;",0x20,0,0,_WDTIN_1
.stabs "WDTIN_2:G12;",0x20,0,0,_WDTIN_2
.stabs "WDTIN_3:G12;",0x20,0,0,_WDTIN_3
.stabs "WDTIN_4:G12;",0x20,0,0,_WDTIN_4
.stabs "WDTIN_5:G12;",0x20,0,0,_WDTIN_5
.stabs "WDTIN_6:G12;",0x20,0,0,_WDTIN_6
.stabs "WDTIN_7:G12;",0x20,0,0,_WDTIN_7
.stabs "T0SEL_0:G12;",0x20,0,0,_T0SEL_0
.stabs "T0SEL_1:G12;",0x20,0,0,_T0SEL_1
.stabs "T0RSTB:G12;",0x20,0,0,_T0RSTB
.stabs "T0RATE_0:G12;",0x20,0,0,_T0RATE_0
.stabs "T0RATE_1:G12;",0x20,0,0,_T0RATE_1
.stabs "T0RATE_2:G12;",0x20,0,0,_T0RATE_2
.stabs "T0EN:G12;",0x20,0,0,_T0EN
.stabs "TM0IN_0:G12;",0x20,0,0,_TM0IN_0
.stabs "TM0IN_1:G12;",0x20,0,0,_TM0IN_1
.stabs "TM0IN_2:G12;",0x20,0,0,_TM0IN_2
.stabs "TM0IN_3:G12;",0x20,0,0,_TM0IN_3
.stabs "TM0IN_4:G12;",0x20,0,0,_TM0IN_4
.stabs "TM0IN_5:G12;",0x20,0,0,_TM0IN_5
.stabs "TM0IN_6:G12;",0x20,0,0,_TM0IN_6
.stabs "TM0IN_7:G12;",0x20,0,0,_TM0IN_7
.stabs "TM0CNT_0:G12;",0x20,0,0,_TM0CNT_0
.stabs "TM0CNT_1:G12;",0x20,0,0,_TM0CNT_1
.stabs "TM0CNT_2:G12;",0x20,0,0,_TM0CNT_2
.stabs "TM0CNT_3:G12;",0x20,0,0,_TM0CNT_3
.stabs "TM0CNT_4:G12;",0x20,0,0,_TM0CNT_4
.stabs "TM0CNT_5:G12;",0x20,0,0,_TM0CNT_5
.stabs "TM0CNT_6:G12;",0x20,0,0,_TM0CNT_6
.stabs "TM0CNT_7:G12;",0x20,0,0,_TM0CNT_7
.stabs "CST_WDT:G12;",0x20,0,0,_CST_WDT
.stabs "PWM2OUT:G12;",0x20,0,0,_PWM2OUT
.stabs "T2OUT:G12;",0x20,0,0,_T2OUT
.stabs "T2RSTB:G12;",0x20,0,0,_T2RSTB
.stabs "T2CKS:G12;",0x20,0,0,_T2CKS
.stabs "T2RATE_0:G12;",0x20,0,0,_T2RATE_0
.stabs "T2RATE_1:G12;",0x20,0,0,_T2RATE_1
.stabs "T2RATE_2:G12;",0x20,0,0,_T2RATE_2
.stabs "T2EN:G12;",0x20,0,0,_T2EN
.stabs "TM2IN_0:G12;",0x20,0,0,_TM2IN_0
.stabs "TM2IN_1:G12;",0x20,0,0,_TM2IN_1
.stabs "TM2IN_2:G12;",0x20,0,0,_TM2IN_2
.stabs "TM2IN_3:G12;",0x20,0,0,_TM2IN_3
.stabs "TM2IN_4:G12;",0x20,0,0,_TM2IN_4
.stabs "TM2IN_5:G12;",0x20,0,0,_TM2IN_5
.stabs "TM2IN_6:G12;",0x20,0,0,_TM2IN_6
.stabs "TM2IN_7:G12;",0x20,0,0,_TM2IN_7
.stabs "TM2CNT_0:G12;",0x20,0,0,_TM2CNT_0
.stabs "TM2CNT_1:G12;",0x20,0,0,_TM2CNT_1
.stabs "TM2CNT_2:G12;",0x20,0,0,_TM2CNT_2
.stabs "TM2CNT_3:G12;",0x20,0,0,_TM2CNT_3
.stabs "TM2CNT_4:G12;",0x20,0,0,_TM2CNT_4
.stabs "TM2CNT_5:G12;",0x20,0,0,_TM2CNT_5
.stabs "TM2CNT_6:G12;",0x20,0,0,_TM2CNT_6
.stabs "TM2CNT_7:G12;",0x20,0,0,_TM2CNT_7
.stabs "TM2R_0:G12;",0x20,0,0,_TM2R_0
.stabs "TM2R_1:G12;",0x20,0,0,_TM2R_1
.stabs "TM2R_2:G12;",0x20,0,0,_TM2R_2
.stabs "TM2R_3:G12;",0x20,0,0,_TM2R_3
.stabs "TM2R_4:G12;",0x20,0,0,_TM2R_4
.stabs "TM2R_5:G12;",0x20,0,0,_TM2R_5
.stabs "TM2R_6:G12;",0x20,0,0,_TM2R_6
.stabs "TM2R_7:G12;",0x20,0,0,_TM2R_7
.stabs "PWM3OUT:G12;",0x20,0,0,_PWM3OUT
.stabs "T3OUT:G12;",0x20,0,0,_T3OUT
.stabs "T3RSTB:G12;",0x20,0,0,_T3RSTB
.stabs "T3CKS:G12;",0x20,0,0,_T3CKS
.stabs "T3RATE_0:G12;",0x20,0,0,_T3RATE_0
.stabs "T3RATE_1:G12;",0x20,0,0,_T3RATE_1
.stabs "T3RATE_2:G12;",0x20,0,0,_T3RATE_2
.stabs "T3EN:G12;",0x20,0,0,_T3EN
.stabs "TM3IN_0:G12;",0x20,0,0,_TM3IN_0
.stabs "TM3IN_1:G12;",0x20,0,0,_TM3IN_1
.stabs "TM3IN_2:G12;",0x20,0,0,_TM3IN_2
.stabs "TM3IN_3:G12;",0x20,0,0,_TM3IN_3
.stabs "TM3IN_4:G12;",0x20,0,0,_TM3IN_4
.stabs "TM3IN_5:G12;",0x20,0,0,_TM3IN_5
.stabs "TM3IN_6:G12;",0x20,0,0,_TM3IN_6
.stabs "TM3IN_7:G12;",0x20,0,0,_TM3IN_7
.stabs "TM3CNT_0:G12;",0x20,0,0,_TM3CNT_0
.stabs "TM3CNT_1:G12;",0x20,0,0,_TM3CNT_1
.stabs "TM3CNT_2:G12;",0x20,0,0,_TM3CNT_2
.stabs "TM3CNT_3:G12;",0x20,0,0,_TM3CNT_3
.stabs "TM3CNT_4:G12;",0x20,0,0,_TM3CNT_4
.stabs "TM3CNT_5:G12;",0x20,0,0,_TM3CNT_5
.stabs "TM3CNT_6:G12;",0x20,0,0,_TM3CNT_6
.stabs "TM3CNT_7:G12;",0x20,0,0,_TM3CNT_7
.stabs "TM3R_0:G12;",0x20,0,0,_TM3R_0
.stabs "TM3R_1:G12;",0x20,0,0,_TM3R_1
.stabs "TM3R_2:G12;",0x20,0,0,_TM3R_2
.stabs "TM3R_3:G12;",0x20,0,0,_TM3R_3
.stabs "TM3R_4:G12;",0x20,0,0,_TM3R_4
.stabs "TM3R_5:G12;",0x20,0,0,_TM3R_5
.stabs "TM3R_6:G12;",0x20,0,0,_TM3R_6
.stabs "TM3R_7:G12;",0x20,0,0,_TM3R_7
.stabs "TM3INH_8:G12;",0x20,0,0,_TM3INH_8
.stabs "TM3INH_9:G12;",0x20,0,0,_TM3INH_9
.stabs "TM3INH_10:G12;",0x20,0,0,_TM3INH_10
.stabs "TM3INH_11:G12;",0x20,0,0,_TM3INH_11
.stabs "PT1_0:G12;",0x20,0,0,_PT1_0
.stabs "PT1_1:G12;",0x20,0,0,_PT1_1
.stabs "PT1_3:G12;",0x20,0,0,_PT1_3
.stabs "PT1_4:G12;",0x20,0,0,_PT1_4
.stabs "PT1_5:G12;",0x20,0,0,_PT1_5
.stabs "PT1_6:G12;",0x20,0,0,_PT1_6
.stabs "PT1EN_0:G12;",0x20,0,0,_PT1EN_0
.stabs "PT1EN_1:G12;",0x20,0,0,_PT1EN_1
.stabs "PT1EN_3:G12;",0x20,0,0,_PT1EN_3
.stabs "PT1EN_4:G12;",0x20,0,0,_PT1EN_4
.stabs "PT1EN_5:G12;",0x20,0,0,_PT1EN_5
.stabs "PT1EN_6:G12;",0x20,0,0,_PT1EN_6
.stabs "PT1PU_0:G12;",0x20,0,0,_PT1PU_0
.stabs "PT1PU_1:G12;",0x20,0,0,_PT1PU_1
.stabs "PT1PU_3:G12;",0x20,0,0,_PT1PU_3
.stabs "PT1PU_4:G12;",0x20,0,0,_PT1PU_4
.stabs "PT1PU_5:G12;",0x20,0,0,_PT1PU_5
.stabs "PT1PU_6:G12;",0x20,0,0,_PT1PU_6
.stabs "E0M_0:G12;",0x20,0,0,_E0M_0
.stabs "E0M_1:G12;",0x20,0,0,_E0M_1
.stabs "E1M:G12;",0x20,0,0,_E1M
.stabs "PT1W_0:G12;",0x20,0,0,_PT1W_0
.stabs "PT1W_1:G12;",0x20,0,0,_PT1W_1
.stabs "PT1W_2:G12;",0x20,0,0,_PT1W_2
.stabs "PT1W_3:G12;",0x20,0,0,_PT1W_3
.stabs "PT11OD:G12;",0x20,0,0,_PT11OD
.stabs "TM2IN_8:G12;",0x20,0,0,_TM2IN_8
.stabs "TM2IN_9:G12;",0x20,0,0,_TM2IN_9
.stabs "TM2IN_10:G12;",0x20,0,0,_TM2IN_10
.stabs "TM2IN_11:G12;",0x20,0,0,_TM2IN_11
.stabs "TM2CNT_8:G12;",0x20,0,0,_TM2CNT_8
.stabs "TM2CNT_9:G12;",0x20,0,0,_TM2CNT_9
.stabs "TM2CNT_10:G12;",0x20,0,0,_TM2CNT_10
.stabs "TM2CNT_11:G12;",0x20,0,0,_TM2CNT_11
.stabs "TM2R_8:G12;",0x20,0,0,_TM2R_8
.stabs "TM2R_9:G12;",0x20,0,0,_TM2R_9
.stabs "TM2R_10:G12;",0x20,0,0,_TM2R_10
.stabs "TM2R_11:G12;",0x20,0,0,_TM2R_11
.stabs "TM3CNT_8:G12;",0x20,0,0,_TM3CNT_8
.stabs "TM3CNT_9:G12;",0x20,0,0,_TM3CNT_9
.stabs "TM3CNT_10:G12;",0x20,0,0,_TM3CNT_10
.stabs "TM3CNT_11:G12;",0x20,0,0,_TM3CNT_11
.stabs "PT3_0:G12;",0x20,0,0,_PT3_0
.stabs "PT3_1:G12;",0x20,0,0,_PT3_1
.stabs "PT3_2:G12;",0x20,0,0,_PT3_2
.stabs "PT3_3:G12;",0x20,0,0,_PT3_3
.stabs "PT3_4:G12;",0x20,0,0,_PT3_4
.stabs "PT3_5:G12;",0x20,0,0,_PT3_5
.stabs "PT3EN_0:G12;",0x20,0,0,_PT3EN_0
.stabs "PT3EN_1:G12;",0x20,0,0,_PT3EN_1
.stabs "PT3EN_2:G12;",0x20,0,0,_PT3EN_2
.stabs "PT3EN_3:G12;",0x20,0,0,_PT3EN_3
.stabs "PT3EN_4:G12;",0x20,0,0,_PT3EN_4
.stabs "PT3EN_5:G12;",0x20,0,0,_PT3EN_5
.stabs "PT3PU_0:G12;",0x20,0,0,_PT3PU_0
.stabs "PT3PU_1:G12;",0x20,0,0,_PT3PU_1
.stabs "PT3PU_2:G12;",0x20,0,0,_PT3PU_2
.stabs "PT3PU_3:G12;",0x20,0,0,_PT3PU_3
.stabs "PT3PU_4:G12;",0x20,0,0,_PT3PU_4
.stabs "PT3PU_5:G12;",0x20,0,0,_PT3PU_5
.stabs "PT3CON_0:G12;",0x20,0,0,_PT3CON_0
.stabs "PT3CON_1:G12;",0x20,0,0,_PT3CON_1
.stabs "PT3CON_2:G12;",0x20,0,0,_PT3CON_2
.stabs "PT3CON_3:G12;",0x20,0,0,_PT3CON_3
.stabs "PT3CON_4:G12;",0x20,0,0,_PT3CON_4
.stabs "PT3CON_5:G12;",0x20,0,0,_PT3CON_5
.stabs "TM3R_8:G12;",0x20,0,0,_TM3R_8
.stabs "TM3R_9:G12;",0x20,0,0,_TM3R_9
.stabs "TM3R_10:G12;",0x20,0,0,_TM3R_10
.stabs "TM3R_11:G12;",0x20,0,0,_TM3R_11
.stabs "P3L_OEN:G12;",0x20,0,0,_P3L_OEN
.stabs "P3H_OEN:G12;",0x20,0,0,_P3H_OEN
.stabs "DT3_EN:G12;",0x20,0,0,_DT3_EN
.stabs "DT3CNT_0:G12;",0x20,0,0,_DT3CNT_0
.stabs "DT3CNT_1:G12;",0x20,0,0,_DT3CNT_1
.stabs "DT3CNT_2:G12;",0x20,0,0,_DT3CNT_2
.stabs "DT3CK_0:G12;",0x20,0,0,_DT3CK_0
.stabs "DT3CK_1:G12;",0x20,0,0,_DT3CK_1
.stabs "PWM2PO1:G12;",0x20,0,0,_PWM2PO1
.stabs "PWM2PO:G12;",0x20,0,0,_PWM2PO
.stabs "PT1W_4:G12;",0x20,0,0,_PT1W_4
.stabs "PT1W_5:G12;",0x20,0,0,_PT1W_5
.stabs "PT1W_6:G12;",0x20,0,0,_PT1W_6
.stabs "P3LINV:G12;",0x20,0,0,_P3LINV
.stabs "P3HINV:G12;",0x20,0,0,_P3HINV
.stabs "P14_CUR:G12;",0x20,0,0,_P14_CUR
.stabs "T2RATE_3:G12;",0x20,0,0,_T2RATE_3
.stabs "T3RATE_3:G12;",0x20,0,0,_T3RATE_3
.stabs "PWMIS:G12;",0x20,0,0,_PWMIS
.stabs "REF_SEL_0:G12;",0x20,0,0,_REF_SEL_0
.stabs "REF_SEL_1:G12;",0x20,0,0,_REF_SEL_1
.stabs "REF_SEL_2:G12;",0x20,0,0,_REF_SEL_2
.stabs "VTHSEL:G12;",0x20,0,0,_VTHSEL
.stabs "PT5_0:G12;",0x20,0,0,_PT5_0
.stabs "PT5_1:G12;",0x20,0,0,_PT5_1
.stabs "PT5EN_0:G12;",0x20,0,0,_PT5EN_0
.stabs "PT5EN_1:G12;",0x20,0,0,_PT5EN_1
.stabs "PT5PU_0:G12;",0x20,0,0,_PT5PU_0
.stabs "PT5PU_1:G12;",0x20,0,0,_PT5PU_1
.stabs "PT50OD:G12;",0x20,0,0,_PT50OD
.stabs "PT51OD:G12;",0x20,0,0,_PT51OD
.stabs "SRADCKS_0:G12;",0x20,0,0,_SRADCKS_0
.stabs "SRADCKS_1:G12;",0x20,0,0,_SRADCKS_1
.stabs "SRADACKS_0:G12;",0x20,0,0,_SRADACKS_0
.stabs "SRADACKS_1:G12;",0x20,0,0,_SRADACKS_1
.stabs "VREFS_0:G12;",0x20,0,0,_VREFS_0
.stabs "VREFS_1:G12;",0x20,0,0,_VREFS_1
.stabs "ENOV:G12;",0x20,0,0,_ENOV
.stabs "CALIF:G12;",0x20,0,0,_CALIF
.stabs "OFTEN:G12;",0x20,0,0,_OFTEN
.stabs "SRADS:G12;",0x20,0,0,_SRADS
.stabs "SRADEN:G12;",0x20,0,0,_SRADEN
.stabs "CHS_0:G12;",0x20,0,0,_CHS_0
.stabs "CHS_1:G12;",0x20,0,0,_CHS_1
.stabs "CHS_2:G12;",0x20,0,0,_CHS_2
.stabs "CHS_3:G12;",0x20,0,0,_CHS_3
.stabs "SRAD_0:G12;",0x20,0,0,_SRAD_0
.stabs "SRAD_1:G12;",0x20,0,0,_SRAD_1
.stabs "SRAD_2:G12;",0x20,0,0,_SRAD_2
.stabs "SRAD_3:G12;",0x20,0,0,_SRAD_3
.stabs "SRAD_4:G12;",0x20,0,0,_SRAD_4
.stabs "SRAD_5:G12;",0x20,0,0,_SRAD_5
.stabs "SRAD_6:G12;",0x20,0,0,_SRAD_6
.stabs "SRAD_7:G12;",0x20,0,0,_SRAD_7
.stabs "SRAD_8:G12;",0x20,0,0,_SRAD_8
.stabs "SRAD_9:G12;",0x20,0,0,_SRAD_9
.stabs "SRAD_10:G12;",0x20,0,0,_SRAD_10
.stabs "SRAD_11:G12;",0x20,0,0,_SRAD_11
.stabs "SROFT_0:G12;",0x20,0,0,_SROFT_0
.stabs "SROFT_1:G12;",0x20,0,0,_SROFT_1
.stabs "SROFT_2:G12;",0x20,0,0,_SROFT_2
.stabs "SROFT_3:G12;",0x20,0,0,_SROFT_3
.stabs "SROFT_4:G12;",0x20,0,0,_SROFT_4
.stabs "SROFT_5:G12;",0x20,0,0,_SROFT_5
.stabs "SROFT_6:G12;",0x20,0,0,_SROFT_6
.stabs "SROFT_7:G12;",0x20,0,0,_SROFT_7
.stabs "SROFT_8:G12;",0x20,0,0,_SROFT_8
.stabs "SROFT_9:G12;",0x20,0,0,_SROFT_9
.stabs "SROFT_10:G12;",0x20,0,0,_SROFT_10
.stabs "SROFT_11:G12;",0x20,0,0,_SROFT_11
.stabs "TM3IF:G12;",0x20,0,0,_TM3IF
.stabs "CMPIF:G12;",0x20,0,0,_CMPIF
.stabs "TM3IE:G12;",0x20,0,0,_TM3IE
.stabs "CMPIE:G12;",0x20,0,0,_CMPIE
.stabs "INTCFG_0:G12;",0x20,0,0,_INTCFG_0
.stabs "INTCFG_1:G12;",0x20,0,0,_INTCFG_1
.stabs "INTCFG_2:G12;",0x20,0,0,_INTCFG_2
.stabs "INTCFG_LVD24:G12;",0x20,0,0,_INTCFG_LVD24
.stabs "LVD36:G12;",0x20,0,0,_LVD36
.stabs "PT1CON0:G12;",0x20,0,0,_PT1CON0
.stabs "PT1PD_0:G12;",0x20,0,0,_PT1PD_0
.stabs "PT1PD_1:G12;",0x20,0,0,_PT1PD_1
.stabs "PT1PD_3:G12;",0x20,0,0,_PT1PD_3
.stabs "PT1PD_4:G12;",0x20,0,0,_PT1PD_4
.stabs "PT1PD_5:G12;",0x20,0,0,_PT1PD_5
.stabs "PT1PD_6:G12;",0x20,0,0,_PT1PD_6
.stabs "PT3PD_0:G12;",0x20,0,0,_PT3PD_0
.stabs "PT3PD_1:G12;",0x20,0,0,_PT3PD_1
.stabs "PT3PD_2:G12;",0x20,0,0,_PT3PD_2
.stabs "PT3PD_3:G12;",0x20,0,0,_PT3PD_3
.stabs "PT3PD_4:G12;",0x20,0,0,_PT3PD_4
.stabs "PT3PD_5:G12;",0x20,0,0,_PT3PD_5
.stabs "PT5PD_0:G12;",0x20,0,0,_PT5PD_0
.stabs "PT5PD_1:G12;",0x20,0,0,_PT5PD_1
.stabs "P3L2OEN:G12;",0x20,0,0,_P3L2OEN
.stabs "P3H2OEN:G12;",0x20,0,0,_P3H2OEN
.stabs "P3L2INV:G12;",0x20,0,0,_P3L2INV
.stabs "P3H2INV:G12;",0x20,0,0,_P3H2INV
.stabs "PWM3PO:G12;",0x20,0,0,_PWM3PO
.stabs "LCDCOM_0:G12;",0x20,0,0,_LCDCOM_0
.stabs "LCDCOM_1:G12;",0x20,0,0,_LCDCOM_1
.stabs "LCDCOM_2:G12;",0x20,0,0,_LCDCOM_2
.stabs "LCDCOM_3:G12;",0x20,0,0,_LCDCOM_3
.stabs "LCDCOM_4:G12;",0x20,0,0,_LCDCOM_4
.stabs "TR_0:G12;",0x20,0,0,_TR_0
.stabs "TR_1:G12;",0x20,0,0,_TR_1
.stabs "TR_2:G12;",0x20,0,0,_TR_2
.stabs "TR_3:G12;",0x20,0,0,_TR_3
.stabs "TR_4:G12;",0x20,0,0,_TR_4
.stabs "TR_5:G12;",0x20,0,0,_TR_5
.stabs "TR_6:G12;",0x20,0,0,_TR_6
.stabs "WWDTEN:G12;",0x20,0,0,_WWDTEN
.stabs "WD_0:G12;",0x20,0,0,_WD_0
.stabs "WD_1:G12;",0x20,0,0,_WD_1
.stabs "WD_2:G12;",0x20,0,0,_WD_2
.stabs "WD_3:G12;",0x20,0,0,_WD_3
.stabs "WD_4:G12;",0x20,0,0,_WD_4
.stabs "WD_5:G12;",0x20,0,0,_WD_5
.stabs "WD_6:G12;",0x20,0,0,_WD_6
.stabs "CHKRSLT:G12;",0x20,0,0,_CHKRSLT
.stabs "WRPRTF:G12;",0x20,0,0,_WRPRTF
.stabs "CMPOUT0:G12;",0x20,0,0,_CMPOUT0
.stabs "CMP_NSEL_0:G12;",0x20,0,0,_CMP_NSEL_0
.stabs "CMP_NSEL_1:G12;",0x20,0,0,_CMP_NSEL_1
.stabs "CMP_NSEL_2:G12;",0x20,0,0,_CMP_NSEL_2
.stabs "CMP_PSEL:G12;",0x20,0,0,_CMP_PSEL
.stabs "HYSEN:G12;",0x20,0,0,_HYSEN
.stabs "INSHTEN:G12;",0x20,0,0,_INSHTEN
.stabs "CMPEN:G12;",0x20,0,0,_CMPEN
.stabs "CMP_FLT_0:G12;",0x20,0,0,_CMP_FLT_0
.stabs "CMP_FLT_1:G12;",0x20,0,0,_CMP_FLT_1
.stabs "CMP_FLT_2:G12;",0x20,0,0,_CMP_FLT_2
.stabs "VTHOEN:G12;",0x20,0,0,_VTHOEN
.stabs "CMPVTHS_0:G12;",0x20,0,0,_CMPVTHS_0
.stabs "CMPVTHS_1:G12;",0x20,0,0,_CMPVTHS_1
.stabs "CMPVTHEN:G12;",0x20,0,0,_CMPVTHEN
.stabs "CMPOEN:G12;",0x20,0,0,_CMPOEN
.stabs "TM2STP:G12;",0x20,0,0,_TM2STP
.stabs "TM3STP:G12;",0x20,0,0,_TM3STP
.stabs "CMPINTS_0:G12;",0x20,0,0,_CMPINTS_0
.stabs "CMPINTS_1:G12;",0x20,0,0,_CMPINTS_1
.stabs "CMPENS_0:G12;",0x20,0,0,_CMPENS_0
.stabs "CMPENS_1:G12;",0x20,0,0,_CMPENS_1
.stabs "CCSOEN:G12;",0x20,0,0,_CCSOEN
.stabs "METCH2_0:G12;",0x20,0,0,_METCH2_0
.stabs "METCH2_1:G12;",0x20,0,0,_METCH2_1
.stabs "METCH2_2:G12;",0x20,0,0,_METCH2_2
.stabs "METCH2_3:G12;",0x20,0,0,_METCH2_3
.include "csccCond.inc"
.include "csccCmp.inc"
.include "csccShift.inc"
	_IND0_SysRegDefine.c .section bank0,addr=0
	_IND0 .ds 1
	.ends
	_FSR0_SysRegDefine.c .section bank0,addr=2
	_FSR0 .ds 1
	.ends
	_STATUS_SysRegDefine.c .section bank0,addr=4
	_STATUS .ds 1
	.ends
	_WORK_SysRegDefine.c .section bank0,addr=5
	_WORK .ds 1
	.ends
	_INTF_SysRegDefine.c .section bank0,addr=6
	_INTF .ds 1
	.ends
	_INTE_SysRegDefine.c .section bank0,addr=7
	_INTE .ds 1
	.ends
	_RSTSR_SysRegDefine.c .section bank0,addr=9
	_RSTSR .ds 1
	.ends
	_EADRH_SysRegDefine.c .section bank0,addr=10
	_EADRH .ds 1
	.ends
	_EADRL_SysRegDefine.c .section bank0,addr=11
	_EADRL .ds 1
	.ends
	_EDATH_SysRegDefine.c .section bank0,addr=12
	_EDATH .ds 1
	.ends
	_WDTCON_SysRegDefine.c .section bank0,addr=13
	_WDTCON .ds 1
	.ends
	_WDTIN_SysRegDefine.c .section bank0,addr=14
	_WDTIN .ds 1
	.ends
	_TM0CON_SysRegDefine.c .section bank0,addr=15
	_TM0CON .ds 1
	.ends
	_TM0IN_SysRegDefine.c .section bank0,addr=16
	_TM0IN .ds 1
	.ends
	_TM0CNT_SysRegDefine.c .section bank0,addr=17
	_TM0CNT .ds 1
	.ends
	_MCK_SysRegDefine.c .section bank0,addr=22
	_MCK .ds 1
	.ends
	_TM2CON_SysRegDefine.c .section bank0,addr=23
	_TM2CON .ds 1
	.ends
	_TM2IN_SysRegDefine.c .section bank0,addr=24
	_TM2IN .ds 1
	.ends
	_TM2CNT_SysRegDefine.c .section bank0,addr=25
	_TM2CNT .ds 1
	.ends
	_TM2R_SysRegDefine.c .section bank0,addr=26
	_TM2R .ds 1
	.ends
	_TM3CON_SysRegDefine.c .section bank0,addr=27
	_TM3CON .ds 1
	.ends
	_TM3IN_SysRegDefine.c .section bank0,addr=28
	_TM3IN .ds 1
	.ends
	_TM3CNT_SysRegDefine.c .section bank0,addr=29
	_TM3CNT .ds 1
	.ends
	_TM3R_SysRegDefine.c .section bank0,addr=30
	_TM3R .ds 1
	.ends
	_TM3INH_SysRegDefine.c .section bank0,addr=31
	_TM3INH .ds 1
	.ends
	_PT1_SysRegDefine.c .section bank0,addr=32
	_PT1 .ds 1
	.ends
	_PT1EN_SysRegDefine.c .section bank0,addr=33
	_PT1EN .ds 1
	.ends
	_PT1PU_SysRegDefine.c .section bank0,addr=34
	_PT1PU .ds 1
	.ends
	_PT1CON_SysRegDefine.c .section bank0,addr=35
	_PT1CON .ds 1
	.ends
	_TM2INH_SysRegDefine.c .section bank0,addr=36
	_TM2INH .ds 1
	.ends
	_TM2CNTH_SysRegDefine.c .section bank0,addr=37
	_TM2CNTH .ds 1
	.ends
	_TM2RH_SysRegDefine.c .section bank0,addr=38
	_TM2RH .ds 1
	.ends
	_TM3CNTH_SysRegDefine.c .section bank0,addr=39
	_TM3CNTH .ds 1
	.ends
	_PT3_SysRegDefine.c .section bank0,addr=40
	_PT3 .ds 1
	.ends
	_PT3EN_SysRegDefine.c .section bank0,addr=41
	_PT3EN .ds 1
	.ends
	_PT3PU_SysRegDefine.c .section bank0,addr=42
	_PT3PU .ds 1
	.ends
	_PT3CON_SysRegDefine.c .section bank0,addr=43
	_PT3CON .ds 1
	.ends
	_TM3RH_SysRegDefine.c .section bank0,addr=44
	_TM3RH .ds 1
	.ends
	_TM3CON2_SysRegDefine.c .section bank0,addr=45
	_TM3CON2 .ds 1
	.ends
	_METCH1_SysRegDefine.c .section bank0,addr=46
	_METCH1 .ds 1
	.ends
	_METCH_SysRegDefine.c .section bank0,addr=47
	_METCH .ds 1
	.ends
	_PT5_SysRegDefine.c .section bank0,addr=48
	_PT5 .ds 1
	.ends
	_PT5EN_SysRegDefine.c .section bank0,addr=49
	_PT5EN .ds 1
	.ends
	_PT5PU_SysRegDefine.c .section bank0,addr=50
	_PT5PU .ds 1
	.ends
	_PT5CON_SysRegDefine.c .section bank0,addr=51
	_PT5CON .ds 1
	.ends
	_SRADCON0_SysRegDefine.c .section bank0,addr=52
	_SRADCON0 .ds 1
	.ends
	_SRADCON1_SysRegDefine.c .section bank0,addr=53
	_SRADCON1 .ds 1
	.ends
	_SRADCON2_SysRegDefine.c .section bank0,addr=54
	_SRADCON2 .ds 1
	.ends
	_SRADL_SysRegDefine.c .section bank0,addr=55
	_SRADL .ds 1
	.ends
	_SRADH_SysRegDefine.c .section bank0,addr=56
	_SRADH .ds 1
	.ends
	_SROFTL_SysRegDefine.c .section bank0,addr=57
	_SROFTL .ds 1
	.ends
	_SROFTH_SysRegDefine.c .section bank0,addr=58
	_SROFTH .ds 1
	.ends
	_INTF2_SysRegDefine.c .section bank0,addr=60
	_INTF2 .ds 1
	.ends
	_INTE2_SysRegDefine.c .section bank0,addr=61
	_INTE2 .ds 1
	.ends
	_INTCFG_SysRegDefine.c .section bank0,addr=64
	_INTCFG .ds 1
	.ends
	_PT1CON1_SysRegDefine.c .section bank0,addr=65
	_PT1CON1 .ds 1
	.ends
	_PT1PD_SysRegDefine.c .section bank0,addr=66
	_PT1PD .ds 1
	.ends
	_PT3PD_SysRegDefine.c .section bank0,addr=67
	_PT3PD .ds 1
	.ends
	_PT5PD_SysRegDefine.c .section bank0,addr=68
	_PT5PD .ds 1
	.ends
	_TM3CON3_SysRegDefine.c .section bank0,addr=69
	_TM3CON3 .ds 1
	.ends
	_LCDCOM_SysRegDefine.c .section bank0,addr=70
	_LCDCOM .ds 1
	.ends
	_WWDTCR_SysRegDefine.c .section bank0,addr=71
	_WWDTCR .ds 1
	.ends
	_WWDTWR_SysRegDefine.c .section bank0,addr=72
	_WWDTWR .ds 1
	.ends
	_ISPCON1_SysRegDefine.c .section bank0,addr=96
	_ISPCON1 .ds 1
	.ends
	_WRPRT_SysRegDefine.c .section bank0,addr=99
	_WRPRT .ds 1
	.ends
	_CMPCON0_SysRegDefine.c .section bank0,addr=106
	_CMPCON0 .ds 1
	.ends
	_CMPCON1_SysRegDefine.c .section bank0,addr=107
	_CMPCON1 .ds 1
	.ends
	_CMPCON2_SysRegDefine.c .section bank0,addr=108
	_CMPCON2 .ds 1
	.ends
	_CCSCON_SysRegDefine.c .section bank0,addr=109
	_CCSCON .ds 1
	.ends
	_METCH2_SysRegDefine.c .section bank0,addr=121
	_METCH2 .ds 1
	.ends
	_Z_SysRegDefine.c .section bank0,addr=4,bitfield=0,uninit
	_Z .ds 1
	.ends
	_C_SysRegDefine.c .section bank0,addr=4,bitfield=1,uninit
	_C .ds 1
	.ends
	_DC_SysRegDefine.c .section bank0,addr=4,bitfield=2,uninit
	_DC .ds 1
	.ends
	_TO_SysRegDefine.c .section bank0,addr=4,bitfield=3,uninit
	_TO .ds 1
	.ends
	_PD_SysRegDefine.c .section bank0,addr=4,bitfield=4,uninit
	_PD .ds 1
	.ends
	_LVD24_SysRegDefine.c .section bank0,addr=4,bitfield=7,uninit
	_LVD24 .ds 1
	.ends
	_E0IF_SysRegDefine.c .section bank0,addr=6,bitfield=0,uninit
	_E0IF .ds 1
	.ends
	_E1IF_SysRegDefine.c .section bank0,addr=6,bitfield=1,uninit
	_E1IF .ds 1
	.ends
	_SRADIF_SysRegDefine.c .section bank0,addr=6,bitfield=3,uninit
	_SRADIF .ds 1
	.ends
	_TM0IF_SysRegDefine.c .section bank0,addr=6,bitfield=4,uninit
	_TM0IF .ds 1
	.ends
	_TM2IF_SysRegDefine.c .section bank0,addr=6,bitfield=6,uninit
	_TM2IF .ds 1
	.ends
	_E0IE_SysRegDefine.c .section bank0,addr=7,bitfield=0,uninit
	_E0IE .ds 1
	.ends
	_E1IE_SysRegDefine.c .section bank0,addr=7,bitfield=1,uninit
	_E1IE .ds 1
	.ends
	_SRADIE_SysRegDefine.c .section bank0,addr=7,bitfield=3,uninit
	_SRADIE .ds 1
	.ends
	_TM0IE_SysRegDefine.c .section bank0,addr=7,bitfield=4,uninit
	_TM0IE .ds 1
	.ends
	_TM2IE_SysRegDefine.c .section bank0,addr=7,bitfield=6,uninit
	_TM2IE .ds 1
	.ends
	_GIE_SysRegDefine.c .section bank0,addr=7,bitfield=7,uninit
	_GIE .ds 1
	.ends
	_WWDTF_SysRegDefine.c .section bank0,addr=9,bitfield=0,uninit
	_WWDTF .ds 1
	.ends
	_ILOPF_SysRegDefine.c .section bank0,addr=9,bitfield=1,uninit
	_ILOPF .ds 1
	.ends
	_EMCF_SysRegDefine.c .section bank0,addr=9,bitfield=2,uninit
	_EMCF .ds 1
	.ends
	_EADR_8_SysRegDefine.c .section bank0,addr=10,bitfield=0,uninit
	_EADR_8 .ds 1
	.ends
	_EADR_9_SysRegDefine.c .section bank0,addr=10,bitfield=1,uninit
	_EADR_9 .ds 1
	.ends
	_EADR_10_SysRegDefine.c .section bank0,addr=10,bitfield=2,uninit
	_EADR_10 .ds 1
	.ends
	_EADR_11_SysRegDefine.c .section bank0,addr=10,bitfield=3,uninit
	_EADR_11 .ds 1
	.ends
	_EADR_12_SysRegDefine.c .section bank0,addr=10,bitfield=4,uninit
	_EADR_12 .ds 1
	.ends
	_EADR_13_SysRegDefine.c .section bank0,addr=10,bitfield=5,uninit
	_EADR_13 .ds 1
	.ends
	_EADR_14_SysRegDefine.c .section bank0,addr=10,bitfield=6,uninit
	_EADR_14 .ds 1
	.ends
	_EADR_15_SysRegDefine.c .section bank0,addr=10,bitfield=7,uninit
	_EADR_15 .ds 1
	.ends
	_EADR_0_SysRegDefine.c .section bank0,addr=11,bitfield=0,uninit
	_EADR_0 .ds 1
	.ends
	_EADR_1_SysRegDefine.c .section bank0,addr=11,bitfield=1,uninit
	_EADR_1 .ds 1
	.ends
	_EADR_2_SysRegDefine.c .section bank0,addr=11,bitfield=2,uninit
	_EADR_2 .ds 1
	.ends
	_EADR_3_SysRegDefine.c .section bank0,addr=11,bitfield=3,uninit
	_EADR_3 .ds 1
	.ends
	_EADR_4_SysRegDefine.c .section bank0,addr=11,bitfield=4,uninit
	_EADR_4 .ds 1
	.ends
	_EADR_5_SysRegDefine.c .section bank0,addr=11,bitfield=5,uninit
	_EADR_5 .ds 1
	.ends
	_EADR_6_SysRegDefine.c .section bank0,addr=11,bitfield=6,uninit
	_EADR_6 .ds 1
	.ends
	_EADR_7_SysRegDefine.c .section bank0,addr=11,bitfield=7,uninit
	_EADR_7 .ds 1
	.ends
	_EDATH_0_SysRegDefine.c .section bank0,addr=12,bitfield=0,uninit
	_EDATH_0 .ds 1
	.ends
	_EDATH_1_SysRegDefine.c .section bank0,addr=12,bitfield=1,uninit
	_EDATH_1 .ds 1
	.ends
	_EDATH_2_SysRegDefine.c .section bank0,addr=12,bitfield=2,uninit
	_EDATH_2 .ds 1
	.ends
	_EDATH_3_SysRegDefine.c .section bank0,addr=12,bitfield=3,uninit
	_EDATH_3 .ds 1
	.ends
	_EDATH_4_SysRegDefine.c .section bank0,addr=12,bitfield=4,uninit
	_EDATH_4 .ds 1
	.ends
	_EDATH_5_SysRegDefine.c .section bank0,addr=12,bitfield=5,uninit
	_EDATH_5 .ds 1
	.ends
	_EDATH_6_SysRegDefine.c .section bank0,addr=12,bitfield=6,uninit
	_EDATH_6 .ds 1
	.ends
	_EDATH_7_SysRegDefine.c .section bank0,addr=12,bitfield=7,uninit
	_EDATH_7 .ds 1
	.ends
	_WTS_0_SysRegDefine.c .section bank0,addr=13,bitfield=0,uninit
	_WTS_0 .ds 1
	.ends
	_WTS_1_SysRegDefine.c .section bank0,addr=13,bitfield=1,uninit
	_WTS_1 .ds 1
	.ends
	_WTS_2_SysRegDefine.c .section bank0,addr=13,bitfield=2,uninit
	_WTS_2 .ds 1
	.ends
	_WDTEN_SysRegDefine.c .section bank0,addr=13,bitfield=7,uninit
	_WDTEN .ds 1
	.ends
	_WDTIN_0_SysRegDefine.c .section bank0,addr=14,bitfield=0,uninit
	_WDTIN_0 .ds 1
	.ends
	_WDTIN_1_SysRegDefine.c .section bank0,addr=14,bitfield=1,uninit
	_WDTIN_1 .ds 1
	.ends
	_WDTIN_2_SysRegDefine.c .section bank0,addr=14,bitfield=2,uninit
	_WDTIN_2 .ds 1
	.ends
	_WDTIN_3_SysRegDefine.c .section bank0,addr=14,bitfield=3,uninit
	_WDTIN_3 .ds 1
	.ends
	_WDTIN_4_SysRegDefine.c .section bank0,addr=14,bitfield=4,uninit
	_WDTIN_4 .ds 1
	.ends
	_WDTIN_5_SysRegDefine.c .section bank0,addr=14,bitfield=5,uninit
	_WDTIN_5 .ds 1
	.ends
	_WDTIN_6_SysRegDefine.c .section bank0,addr=14,bitfield=6,uninit
	_WDTIN_6 .ds 1
	.ends
	_WDTIN_7_SysRegDefine.c .section bank0,addr=14,bitfield=7,uninit
	_WDTIN_7 .ds 1
	.ends
	_T0SEL_0_SysRegDefine.c .section bank0,addr=15,bitfield=0,uninit
	_T0SEL_0 .ds 1
	.ends
	_T0SEL_1_SysRegDefine.c .section bank0,addr=15,bitfield=1,uninit
	_T0SEL_1 .ds 1
	.ends
	_T0RSTB_SysRegDefine.c .section bank0,addr=15,bitfield=2,uninit
	_T0RSTB .ds 1
	.ends
	_T0RATE_0_SysRegDefine.c .section bank0,addr=15,bitfield=4,uninit
	_T0RATE_0 .ds 1
	.ends
	_T0RATE_1_SysRegDefine.c .section bank0,addr=15,bitfield=5,uninit
	_T0RATE_1 .ds 1
	.ends
	_T0RATE_2_SysRegDefine.c .section bank0,addr=15,bitfield=6,uninit
	_T0RATE_2 .ds 1
	.ends
	_T0EN_SysRegDefine.c .section bank0,addr=15,bitfield=7,uninit
	_T0EN .ds 1
	.ends
	_TM0IN_0_SysRegDefine.c .section bank0,addr=16,bitfield=0,uninit
	_TM0IN_0 .ds 1
	.ends
	_TM0IN_1_SysRegDefine.c .section bank0,addr=16,bitfield=1,uninit
	_TM0IN_1 .ds 1
	.ends
	_TM0IN_2_SysRegDefine.c .section bank0,addr=16,bitfield=2,uninit
	_TM0IN_2 .ds 1
	.ends
	_TM0IN_3_SysRegDefine.c .section bank0,addr=16,bitfield=3,uninit
	_TM0IN_3 .ds 1
	.ends
	_TM0IN_4_SysRegDefine.c .section bank0,addr=16,bitfield=4,uninit
	_TM0IN_4 .ds 1
	.ends
	_TM0IN_5_SysRegDefine.c .section bank0,addr=16,bitfield=5,uninit
	_TM0IN_5 .ds 1
	.ends
	_TM0IN_6_SysRegDefine.c .section bank0,addr=16,bitfield=6,uninit
	_TM0IN_6 .ds 1
	.ends
	_TM0IN_7_SysRegDefine.c .section bank0,addr=16,bitfield=7,uninit
	_TM0IN_7 .ds 1
	.ends
	_TM0CNT_0_SysRegDefine.c .section bank0,addr=17,bitfield=0,uninit
	_TM0CNT_0 .ds 1
	.ends
	_TM0CNT_1_SysRegDefine.c .section bank0,addr=17,bitfield=1,uninit
	_TM0CNT_1 .ds 1
	.ends
	_TM0CNT_2_SysRegDefine.c .section bank0,addr=17,bitfield=2,uninit
	_TM0CNT_2 .ds 1
	.ends
	_TM0CNT_3_SysRegDefine.c .section bank0,addr=17,bitfield=3,uninit
	_TM0CNT_3 .ds 1
	.ends
	_TM0CNT_4_SysRegDefine.c .section bank0,addr=17,bitfield=4,uninit
	_TM0CNT_4 .ds 1
	.ends
	_TM0CNT_5_SysRegDefine.c .section bank0,addr=17,bitfield=5,uninit
	_TM0CNT_5 .ds 1
	.ends
	_TM0CNT_6_SysRegDefine.c .section bank0,addr=17,bitfield=6,uninit
	_TM0CNT_6 .ds 1
	.ends
	_TM0CNT_7_SysRegDefine.c .section bank0,addr=17,bitfield=7,uninit
	_TM0CNT_7 .ds 1
	.ends
	_CST_WDT_SysRegDefine.c .section bank0,addr=22,bitfield=5,uninit
	_CST_WDT .ds 1
	.ends
	_PWM2OUT_SysRegDefine.c .section bank0,addr=23,bitfield=0,uninit
	_PWM2OUT .ds 1
	.ends
	_T2OUT_SysRegDefine.c .section bank0,addr=23,bitfield=1,uninit
	_T2OUT .ds 1
	.ends
	_T2RSTB_SysRegDefine.c .section bank0,addr=23,bitfield=2,uninit
	_T2RSTB .ds 1
	.ends
	_T2CKS_SysRegDefine.c .section bank0,addr=23,bitfield=3,uninit
	_T2CKS .ds 1
	.ends
	_T2RATE_0_SysRegDefine.c .section bank0,addr=23,bitfield=4,uninit
	_T2RATE_0 .ds 1
	.ends
	_T2RATE_1_SysRegDefine.c .section bank0,addr=23,bitfield=5,uninit
	_T2RATE_1 .ds 1
	.ends
	_T2RATE_2_SysRegDefine.c .section bank0,addr=23,bitfield=6,uninit
	_T2RATE_2 .ds 1
	.ends
	_T2EN_SysRegDefine.c .section bank0,addr=23,bitfield=7,uninit
	_T2EN .ds 1
	.ends
	_TM2IN_0_SysRegDefine.c .section bank0,addr=24,bitfield=0,uninit
	_TM2IN_0 .ds 1
	.ends
	_TM2IN_1_SysRegDefine.c .section bank0,addr=24,bitfield=1,uninit
	_TM2IN_1 .ds 1
	.ends
	_TM2IN_2_SysRegDefine.c .section bank0,addr=24,bitfield=2,uninit
	_TM2IN_2 .ds 1
	.ends
	_TM2IN_3_SysRegDefine.c .section bank0,addr=24,bitfield=3,uninit
	_TM2IN_3 .ds 1
	.ends
	_TM2IN_4_SysRegDefine.c .section bank0,addr=24,bitfield=4,uninit
	_TM2IN_4 .ds 1
	.ends
	_TM2IN_5_SysRegDefine.c .section bank0,addr=24,bitfield=5,uninit
	_TM2IN_5 .ds 1
	.ends
	_TM2IN_6_SysRegDefine.c .section bank0,addr=24,bitfield=6,uninit
	_TM2IN_6 .ds 1
	.ends
	_TM2IN_7_SysRegDefine.c .section bank0,addr=24,bitfield=7,uninit
	_TM2IN_7 .ds 1
	.ends
	_TM2CNT_0_SysRegDefine.c .section bank0,addr=25,bitfield=0,uninit
	_TM2CNT_0 .ds 1
	.ends
	_TM2CNT_1_SysRegDefine.c .section bank0,addr=25,bitfield=1,uninit
	_TM2CNT_1 .ds 1
	.ends
	_TM2CNT_2_SysRegDefine.c .section bank0,addr=25,bitfield=2,uninit
	_TM2CNT_2 .ds 1
	.ends
	_TM2CNT_3_SysRegDefine.c .section bank0,addr=25,bitfield=3,uninit
	_TM2CNT_3 .ds 1
	.ends
	_TM2CNT_4_SysRegDefine.c .section bank0,addr=25,bitfield=4,uninit
	_TM2CNT_4 .ds 1
	.ends
	_TM2CNT_5_SysRegDefine.c .section bank0,addr=25,bitfield=5,uninit
	_TM2CNT_5 .ds 1
	.ends
	_TM2CNT_6_SysRegDefine.c .section bank0,addr=25,bitfield=6,uninit
	_TM2CNT_6 .ds 1
	.ends
	_TM2CNT_7_SysRegDefine.c .section bank0,addr=25,bitfield=7,uninit
	_TM2CNT_7 .ds 1
	.ends
	_TM2R_0_SysRegDefine.c .section bank0,addr=26,bitfield=0,uninit
	_TM2R_0 .ds 1
	.ends
	_TM2R_1_SysRegDefine.c .section bank0,addr=26,bitfield=1,uninit
	_TM2R_1 .ds 1
	.ends
	_TM2R_2_SysRegDefine.c .section bank0,addr=26,bitfield=2,uninit
	_TM2R_2 .ds 1
	.ends
	_TM2R_3_SysRegDefine.c .section bank0,addr=26,bitfield=3,uninit
	_TM2R_3 .ds 1
	.ends
	_TM2R_4_SysRegDefine.c .section bank0,addr=26,bitfield=4,uninit
	_TM2R_4 .ds 1
	.ends
	_TM2R_5_SysRegDefine.c .section bank0,addr=26,bitfield=5,uninit
	_TM2R_5 .ds 1
	.ends
	_TM2R_6_SysRegDefine.c .section bank0,addr=26,bitfield=6,uninit
	_TM2R_6 .ds 1
	.ends
	_TM2R_7_SysRegDefine.c .section bank0,addr=26,bitfield=7,uninit
	_TM2R_7 .ds 1
	.ends
	_PWM3OUT_SysRegDefine.c .section bank0,addr=27,bitfield=0,uninit
	_PWM3OUT .ds 1
	.ends
	_T3OUT_SysRegDefine.c .section bank0,addr=27,bitfield=1,uninit
	_T3OUT .ds 1
	.ends
	_T3RSTB_SysRegDefine.c .section bank0,addr=27,bitfield=2,uninit
	_T3RSTB .ds 1
	.ends
	_T3CKS_SysRegDefine.c .section bank0,addr=27,bitfield=3,uninit
	_T3CKS .ds 1
	.ends
	_T3RATE_0_SysRegDefine.c .section bank0,addr=27,bitfield=4,uninit
	_T3RATE_0 .ds 1
	.ends
	_T3RATE_1_SysRegDefine.c .section bank0,addr=27,bitfield=5,uninit
	_T3RATE_1 .ds 1
	.ends
	_T3RATE_2_SysRegDefine.c .section bank0,addr=27,bitfield=6,uninit
	_T3RATE_2 .ds 1
	.ends
	_T3EN_SysRegDefine.c .section bank0,addr=27,bitfield=7,uninit
	_T3EN .ds 1
	.ends
	_TM3IN_0_SysRegDefine.c .section bank0,addr=28,bitfield=0,uninit
	_TM3IN_0 .ds 1
	.ends
	_TM3IN_1_SysRegDefine.c .section bank0,addr=28,bitfield=1,uninit
	_TM3IN_1 .ds 1
	.ends
	_TM3IN_2_SysRegDefine.c .section bank0,addr=28,bitfield=2,uninit
	_TM3IN_2 .ds 1
	.ends
	_TM3IN_3_SysRegDefine.c .section bank0,addr=28,bitfield=3,uninit
	_TM3IN_3 .ds 1
	.ends
	_TM3IN_4_SysRegDefine.c .section bank0,addr=28,bitfield=4,uninit
	_TM3IN_4 .ds 1
	.ends
	_TM3IN_5_SysRegDefine.c .section bank0,addr=28,bitfield=5,uninit
	_TM3IN_5 .ds 1
	.ends
	_TM3IN_6_SysRegDefine.c .section bank0,addr=28,bitfield=6,uninit
	_TM3IN_6 .ds 1
	.ends
	_TM3IN_7_SysRegDefine.c .section bank0,addr=28,bitfield=7,uninit
	_TM3IN_7 .ds 1
	.ends
	_TM3CNT_0_SysRegDefine.c .section bank0,addr=29,bitfield=0,uninit
	_TM3CNT_0 .ds 1
	.ends
	_TM3CNT_1_SysRegDefine.c .section bank0,addr=29,bitfield=1,uninit
	_TM3CNT_1 .ds 1
	.ends
	_TM3CNT_2_SysRegDefine.c .section bank0,addr=29,bitfield=2,uninit
	_TM3CNT_2 .ds 1
	.ends
	_TM3CNT_3_SysRegDefine.c .section bank0,addr=29,bitfield=3,uninit
	_TM3CNT_3 .ds 1
	.ends
	_TM3CNT_4_SysRegDefine.c .section bank0,addr=29,bitfield=4,uninit
	_TM3CNT_4 .ds 1
	.ends
	_TM3CNT_5_SysRegDefine.c .section bank0,addr=29,bitfield=5,uninit
	_TM3CNT_5 .ds 1
	.ends
	_TM3CNT_6_SysRegDefine.c .section bank0,addr=29,bitfield=6,uninit
	_TM3CNT_6 .ds 1
	.ends
	_TM3CNT_7_SysRegDefine.c .section bank0,addr=29,bitfield=7,uninit
	_TM3CNT_7 .ds 1
	.ends
	_TM3R_0_SysRegDefine.c .section bank0,addr=30,bitfield=0,uninit
	_TM3R_0 .ds 1
	.ends
	_TM3R_1_SysRegDefine.c .section bank0,addr=30,bitfield=1,uninit
	_TM3R_1 .ds 1
	.ends
	_TM3R_2_SysRegDefine.c .section bank0,addr=30,bitfield=2,uninit
	_TM3R_2 .ds 1
	.ends
	_TM3R_3_SysRegDefine.c .section bank0,addr=30,bitfield=3,uninit
	_TM3R_3 .ds 1
	.ends
	_TM3R_4_SysRegDefine.c .section bank0,addr=30,bitfield=4,uninit
	_TM3R_4 .ds 1
	.ends
	_TM3R_5_SysRegDefine.c .section bank0,addr=30,bitfield=5,uninit
	_TM3R_5 .ds 1
	.ends
	_TM3R_6_SysRegDefine.c .section bank0,addr=30,bitfield=6,uninit
	_TM3R_6 .ds 1
	.ends
	_TM3R_7_SysRegDefine.c .section bank0,addr=30,bitfield=7,uninit
	_TM3R_7 .ds 1
	.ends
	_TM3INH_8_SysRegDefine.c .section bank0,addr=31,bitfield=0,uninit
	_TM3INH_8 .ds 1
	.ends
	_TM3INH_9_SysRegDefine.c .section bank0,addr=31,bitfield=1,uninit
	_TM3INH_9 .ds 1
	.ends
	_TM3INH_10_SysRegDefine.c .section bank0,addr=31,bitfield=2,uninit
	_TM3INH_10 .ds 1
	.ends
	_TM3INH_11_SysRegDefine.c .section bank0,addr=31,bitfield=3,uninit
	_TM3INH_11 .ds 1
	.ends
	_PT1_0_SysRegDefine.c .section bank0,addr=32,bitfield=0,uninit
	_PT1_0 .ds 1
	.ends
	_PT1_1_SysRegDefine.c .section bank0,addr=32,bitfield=1,uninit
	_PT1_1 .ds 1
	.ends
	_PT1_3_SysRegDefine.c .section bank0,addr=32,bitfield=3,uninit
	_PT1_3 .ds 1
	.ends
	_PT1_4_SysRegDefine.c .section bank0,addr=32,bitfield=4,uninit
	_PT1_4 .ds 1
	.ends
	_PT1_5_SysRegDefine.c .section bank0,addr=32,bitfield=5,uninit
	_PT1_5 .ds 1
	.ends
	_PT1_6_SysRegDefine.c .section bank0,addr=32,bitfield=6,uninit
	_PT1_6 .ds 1
	.ends
	_PT1EN_0_SysRegDefine.c .section bank0,addr=33,bitfield=0,uninit
	_PT1EN_0 .ds 1
	.ends
	_PT1EN_1_SysRegDefine.c .section bank0,addr=33,bitfield=1,uninit
	_PT1EN_1 .ds 1
	.ends
	_PT1EN_3_SysRegDefine.c .section bank0,addr=33,bitfield=3,uninit
	_PT1EN_3 .ds 1
	.ends
	_PT1EN_4_SysRegDefine.c .section bank0,addr=33,bitfield=4,uninit
	_PT1EN_4 .ds 1
	.ends
	_PT1EN_5_SysRegDefine.c .section bank0,addr=33,bitfield=5,uninit
	_PT1EN_5 .ds 1
	.ends
	_PT1EN_6_SysRegDefine.c .section bank0,addr=33,bitfield=6,uninit
	_PT1EN_6 .ds 1
	.ends
	_PT1PU_0_SysRegDefine.c .section bank0,addr=34,bitfield=0,uninit
	_PT1PU_0 .ds 1
	.ends
	_PT1PU_1_SysRegDefine.c .section bank0,addr=34,bitfield=1,uninit
	_PT1PU_1 .ds 1
	.ends
	_PT1PU_3_SysRegDefine.c .section bank0,addr=34,bitfield=3,uninit
	_PT1PU_3 .ds 1
	.ends
	_PT1PU_4_SysRegDefine.c .section bank0,addr=34,bitfield=4,uninit
	_PT1PU_4 .ds 1
	.ends
	_PT1PU_5_SysRegDefine.c .section bank0,addr=34,bitfield=5,uninit
	_PT1PU_5 .ds 1
	.ends
	_PT1PU_6_SysRegDefine.c .section bank0,addr=34,bitfield=6,uninit
	_PT1PU_6 .ds 1
	.ends
	_E0M_0_SysRegDefine.c .section bank0,addr=35,bitfield=0,uninit
	_E0M_0 .ds 1
	.ends
	_E0M_1_SysRegDefine.c .section bank0,addr=35,bitfield=1,uninit
	_E0M_1 .ds 1
	.ends
	_E1M_SysRegDefine.c .section bank0,addr=35,bitfield=2,uninit
	_E1M .ds 1
	.ends
	_PT1W_0_SysRegDefine.c .section bank0,addr=35,bitfield=3,uninit
	_PT1W_0 .ds 1
	.ends
	_PT1W_1_SysRegDefine.c .section bank0,addr=35,bitfield=4,uninit
	_PT1W_1 .ds 1
	.ends
	_PT1W_2_SysRegDefine.c .section bank0,addr=35,bitfield=5,uninit
	_PT1W_2 .ds 1
	.ends
	_PT1W_3_SysRegDefine.c .section bank0,addr=35,bitfield=6,uninit
	_PT1W_3 .ds 1
	.ends
	_PT11OD_SysRegDefine.c .section bank0,addr=35,bitfield=7,uninit
	_PT11OD .ds 1
	.ends
	_TM2IN_8_SysRegDefine.c .section bank0,addr=36,bitfield=0,uninit
	_TM2IN_8 .ds 1
	.ends
	_TM2IN_9_SysRegDefine.c .section bank0,addr=36,bitfield=1,uninit
	_TM2IN_9 .ds 1
	.ends
	_TM2IN_10_SysRegDefine.c .section bank0,addr=36,bitfield=2,uninit
	_TM2IN_10 .ds 1
	.ends
	_TM2IN_11_SysRegDefine.c .section bank0,addr=36,bitfield=3,uninit
	_TM2IN_11 .ds 1
	.ends
	_TM2CNT_8_SysRegDefine.c .section bank0,addr=37,bitfield=0,uninit
	_TM2CNT_8 .ds 1
	.ends
	_TM2CNT_9_SysRegDefine.c .section bank0,addr=37,bitfield=1,uninit
	_TM2CNT_9 .ds 1
	.ends
	_TM2CNT_10_SysRegDefine.c .section bank0,addr=37,bitfield=2,uninit
	_TM2CNT_10 .ds 1
	.ends
	_TM2CNT_11_SysRegDefine.c .section bank0,addr=37,bitfield=3,uninit
	_TM2CNT_11 .ds 1
	.ends
	_TM2R_8_SysRegDefine.c .section bank0,addr=38,bitfield=0,uninit
	_TM2R_8 .ds 1
	.ends
	_TM2R_9_SysRegDefine.c .section bank0,addr=38,bitfield=1,uninit
	_TM2R_9 .ds 1
	.ends
	_TM2R_10_SysRegDefine.c .section bank0,addr=38,bitfield=2,uninit
	_TM2R_10 .ds 1
	.ends
	_TM2R_11_SysRegDefine.c .section bank0,addr=38,bitfield=3,uninit
	_TM2R_11 .ds 1
	.ends
	_TM3CNT_8_SysRegDefine.c .section bank0,addr=39,bitfield=0,uninit
	_TM3CNT_8 .ds 1
	.ends
	_TM3CNT_9_SysRegDefine.c .section bank0,addr=39,bitfield=1,uninit
	_TM3CNT_9 .ds 1
	.ends
	_TM3CNT_10_SysRegDefine.c .section bank0,addr=39,bitfield=2,uninit
	_TM3CNT_10 .ds 1
	.ends
	_TM3CNT_11_SysRegDefine.c .section bank0,addr=39,bitfield=3,uninit
	_TM3CNT_11 .ds 1
	.ends
	_PT3_0_SysRegDefine.c .section bank0,addr=40,bitfield=0,uninit
	_PT3_0 .ds 1
	.ends
	_PT3_1_SysRegDefine.c .section bank0,addr=40,bitfield=1,uninit
	_PT3_1 .ds 1
	.ends
	_PT3_2_SysRegDefine.c .section bank0,addr=40,bitfield=2,uninit
	_PT3_2 .ds 1
	.ends
	_PT3_3_SysRegDefine.c .section bank0,addr=40,bitfield=3,uninit
	_PT3_3 .ds 1
	.ends
	_PT3_4_SysRegDefine.c .section bank0,addr=40,bitfield=4,uninit
	_PT3_4 .ds 1
	.ends
	_PT3_5_SysRegDefine.c .section bank0,addr=40,bitfield=5,uninit
	_PT3_5 .ds 1
	.ends
	_PT3EN_0_SysRegDefine.c .section bank0,addr=41,bitfield=0,uninit
	_PT3EN_0 .ds 1
	.ends
	_PT3EN_1_SysRegDefine.c .section bank0,addr=41,bitfield=1,uninit
	_PT3EN_1 .ds 1
	.ends
	_PT3EN_2_SysRegDefine.c .section bank0,addr=41,bitfield=2,uninit
	_PT3EN_2 .ds 1
	.ends
	_PT3EN_3_SysRegDefine.c .section bank0,addr=41,bitfield=3,uninit
	_PT3EN_3 .ds 1
	.ends
	_PT3EN_4_SysRegDefine.c .section bank0,addr=41,bitfield=4,uninit
	_PT3EN_4 .ds 1
	.ends
	_PT3EN_5_SysRegDefine.c .section bank0,addr=41,bitfield=5,uninit
	_PT3EN_5 .ds 1
	.ends
	_PT3PU_0_SysRegDefine.c .section bank0,addr=42,bitfield=0,uninit
	_PT3PU_0 .ds 1
	.ends
	_PT3PU_1_SysRegDefine.c .section bank0,addr=42,bitfield=1,uninit
	_PT3PU_1 .ds 1
	.ends
	_PT3PU_2_SysRegDefine.c .section bank0,addr=42,bitfield=2,uninit
	_PT3PU_2 .ds 1
	.ends
	_PT3PU_3_SysRegDefine.c .section bank0,addr=42,bitfield=3,uninit
	_PT3PU_3 .ds 1
	.ends
	_PT3PU_4_SysRegDefine.c .section bank0,addr=42,bitfield=4,uninit
	_PT3PU_4 .ds 1
	.ends
	_PT3PU_5_SysRegDefine.c .section bank0,addr=42,bitfield=5,uninit
	_PT3PU_5 .ds 1
	.ends
	_PT3CON_0_SysRegDefine.c .section bank0,addr=43,bitfield=0,uninit
	_PT3CON_0 .ds 1
	.ends
	_PT3CON_1_SysRegDefine.c .section bank0,addr=43,bitfield=1,uninit
	_PT3CON_1 .ds 1
	.ends
	_PT3CON_2_SysRegDefine.c .section bank0,addr=43,bitfield=2,uninit
	_PT3CON_2 .ds 1
	.ends
	_PT3CON_3_SysRegDefine.c .section bank0,addr=43,bitfield=3,uninit
	_PT3CON_3 .ds 1
	.ends
	_PT3CON_4_SysRegDefine.c .section bank0,addr=43,bitfield=4,uninit
	_PT3CON_4 .ds 1
	.ends
	_PT3CON_5_SysRegDefine.c .section bank0,addr=43,bitfield=5,uninit
	_PT3CON_5 .ds 1
	.ends
	_TM3R_8_SysRegDefine.c .section bank0,addr=44,bitfield=0,uninit
	_TM3R_8 .ds 1
	.ends
	_TM3R_9_SysRegDefine.c .section bank0,addr=44,bitfield=1,uninit
	_TM3R_9 .ds 1
	.ends
	_TM3R_10_SysRegDefine.c .section bank0,addr=44,bitfield=2,uninit
	_TM3R_10 .ds 1
	.ends
	_TM3R_11_SysRegDefine.c .section bank0,addr=44,bitfield=3,uninit
	_TM3R_11 .ds 1
	.ends
	_P3L_OEN_SysRegDefine.c .section bank0,addr=45,bitfield=0,uninit
	_P3L_OEN .ds 1
	.ends
	_P3H_OEN_SysRegDefine.c .section bank0,addr=45,bitfield=1,uninit
	_P3H_OEN .ds 1
	.ends
	_DT3_EN_SysRegDefine.c .section bank0,addr=45,bitfield=2,uninit
	_DT3_EN .ds 1
	.ends
	_DT3CNT_0_SysRegDefine.c .section bank0,addr=45,bitfield=3,uninit
	_DT3CNT_0 .ds 1
	.ends
	_DT3CNT_1_SysRegDefine.c .section bank0,addr=45,bitfield=4,uninit
	_DT3CNT_1 .ds 1
	.ends
	_DT3CNT_2_SysRegDefine.c .section bank0,addr=45,bitfield=5,uninit
	_DT3CNT_2 .ds 1
	.ends
	_DT3CK_0_SysRegDefine.c .section bank0,addr=45,bitfield=6,uninit
	_DT3CK_0 .ds 1
	.ends
	_DT3CK_1_SysRegDefine.c .section bank0,addr=45,bitfield=7,uninit
	_DT3CK_1 .ds 1
	.ends
	_PWM2PO1_SysRegDefine.c .section bank0,addr=46,bitfield=1,uninit
	_PWM2PO1 .ds 1
	.ends
	_PWM2PO_SysRegDefine.c .section bank0,addr=46,bitfield=2,uninit
	_PWM2PO .ds 1
	.ends
	_PT1W_4_SysRegDefine.c .section bank0,addr=46,bitfield=3,uninit
	_PT1W_4 .ds 1
	.ends
	_PT1W_5_SysRegDefine.c .section bank0,addr=46,bitfield=4,uninit
	_PT1W_5 .ds 1
	.ends
	_PT1W_6_SysRegDefine.c .section bank0,addr=46,bitfield=5,uninit
	_PT1W_6 .ds 1
	.ends
	_P3LINV_SysRegDefine.c .section bank0,addr=46,bitfield=6,uninit
	_P3LINV .ds 1
	.ends
	_P3HINV_SysRegDefine.c .section bank0,addr=46,bitfield=7,uninit
	_P3HINV .ds 1
	.ends
	_P14_CUR_SysRegDefine.c .section bank0,addr=47,bitfield=0,uninit
	_P14_CUR .ds 1
	.ends
	_T2RATE_3_SysRegDefine.c .section bank0,addr=47,bitfield=1,uninit
	_T2RATE_3 .ds 1
	.ends
	_T3RATE_3_SysRegDefine.c .section bank0,addr=47,bitfield=2,uninit
	_T3RATE_3 .ds 1
	.ends
	_PWMIS_SysRegDefine.c .section bank0,addr=47,bitfield=3,uninit
	_PWMIS .ds 1
	.ends
	_REF_SEL_0_SysRegDefine.c .section bank0,addr=47,bitfield=4,uninit
	_REF_SEL_0 .ds 1
	.ends
	_REF_SEL_1_SysRegDefine.c .section bank0,addr=47,bitfield=5,uninit
	_REF_SEL_1 .ds 1
	.ends
	_REF_SEL_2_SysRegDefine.c .section bank0,addr=47,bitfield=6,uninit
	_REF_SEL_2 .ds 1
	.ends
	_VTHSEL_SysRegDefine.c .section bank0,addr=47,bitfield=7,uninit
	_VTHSEL .ds 1
	.ends
	_PT5_0_SysRegDefine.c .section bank0,addr=48,bitfield=0,uninit
	_PT5_0 .ds 1
	.ends
	_PT5_1_SysRegDefine.c .section bank0,addr=48,bitfield=1,uninit
	_PT5_1 .ds 1
	.ends
	_PT5EN_0_SysRegDefine.c .section bank0,addr=49,bitfield=0,uninit
	_PT5EN_0 .ds 1
	.ends
	_PT5EN_1_SysRegDefine.c .section bank0,addr=49,bitfield=1,uninit
	_PT5EN_1 .ds 1
	.ends
	_PT5PU_0_SysRegDefine.c .section bank0,addr=50,bitfield=0,uninit
	_PT5PU_0 .ds 1
	.ends
	_PT5PU_1_SysRegDefine.c .section bank0,addr=50,bitfield=1,uninit
	_PT5PU_1 .ds 1
	.ends
	_PT50OD_SysRegDefine.c .section bank0,addr=51,bitfield=0,uninit
	_PT50OD .ds 1
	.ends
	_PT51OD_SysRegDefine.c .section bank0,addr=51,bitfield=1,uninit
	_PT51OD .ds 1
	.ends
	_SRADCKS_0_SysRegDefine.c .section bank0,addr=52,bitfield=0,uninit
	_SRADCKS_0 .ds 1
	.ends
	_SRADCKS_1_SysRegDefine.c .section bank0,addr=52,bitfield=1,uninit
	_SRADCKS_1 .ds 1
	.ends
	_SRADACKS_0_SysRegDefine.c .section bank0,addr=52,bitfield=4,uninit
	_SRADACKS_0 .ds 1
	.ends
	_SRADACKS_1_SysRegDefine.c .section bank0,addr=52,bitfield=5,uninit
	_SRADACKS_1 .ds 1
	.ends
	_VREFS_0_SysRegDefine.c .section bank0,addr=53,bitfield=0,uninit
	_VREFS_0 .ds 1
	.ends
	_VREFS_1_SysRegDefine.c .section bank0,addr=53,bitfield=1,uninit
	_VREFS_1 .ds 1
	.ends
	_ENOV_SysRegDefine.c .section bank0,addr=53,bitfield=3,uninit
	_ENOV .ds 1
	.ends
	_CALIF_SysRegDefine.c .section bank0,addr=53,bitfield=4,uninit
	_CALIF .ds 1
	.ends
	_OFTEN_SysRegDefine.c .section bank0,addr=53,bitfield=5,uninit
	_OFTEN .ds 1
	.ends
	_SRADS_SysRegDefine.c .section bank0,addr=53,bitfield=6,uninit
	_SRADS .ds 1
	.ends
	_SRADEN_SysRegDefine.c .section bank0,addr=53,bitfield=7,uninit
	_SRADEN .ds 1
	.ends
	_CHS_0_SysRegDefine.c .section bank0,addr=54,bitfield=4,uninit
	_CHS_0 .ds 1
	.ends
	_CHS_1_SysRegDefine.c .section bank0,addr=54,bitfield=5,uninit
	_CHS_1 .ds 1
	.ends
	_CHS_2_SysRegDefine.c .section bank0,addr=54,bitfield=6,uninit
	_CHS_2 .ds 1
	.ends
	_CHS_3_SysRegDefine.c .section bank0,addr=54,bitfield=7,uninit
	_CHS_3 .ds 1
	.ends
	_SRAD_0_SysRegDefine.c .section bank0,addr=55,bitfield=0,uninit
	_SRAD_0 .ds 1
	.ends
	_SRAD_1_SysRegDefine.c .section bank0,addr=55,bitfield=1,uninit
	_SRAD_1 .ds 1
	.ends
	_SRAD_2_SysRegDefine.c .section bank0,addr=55,bitfield=2,uninit
	_SRAD_2 .ds 1
	.ends
	_SRAD_3_SysRegDefine.c .section bank0,addr=55,bitfield=3,uninit
	_SRAD_3 .ds 1
	.ends
	_SRAD_4_SysRegDefine.c .section bank0,addr=55,bitfield=4,uninit
	_SRAD_4 .ds 1
	.ends
	_SRAD_5_SysRegDefine.c .section bank0,addr=55,bitfield=5,uninit
	_SRAD_5 .ds 1
	.ends
	_SRAD_6_SysRegDefine.c .section bank0,addr=55,bitfield=6,uninit
	_SRAD_6 .ds 1
	.ends
	_SRAD_7_SysRegDefine.c .section bank0,addr=55,bitfield=7,uninit
	_SRAD_7 .ds 1
	.ends
	_SRAD_8_SysRegDefine.c .section bank0,addr=56,bitfield=0,uninit
	_SRAD_8 .ds 1
	.ends
	_SRAD_9_SysRegDefine.c .section bank0,addr=56,bitfield=1,uninit
	_SRAD_9 .ds 1
	.ends
	_SRAD_10_SysRegDefine.c .section bank0,addr=56,bitfield=2,uninit
	_SRAD_10 .ds 1
	.ends
	_SRAD_11_SysRegDefine.c .section bank0,addr=56,bitfield=3,uninit
	_SRAD_11 .ds 1
	.ends
	_SROFT_0_SysRegDefine.c .section bank0,addr=57,bitfield=0,uninit
	_SROFT_0 .ds 1
	.ends
	_SROFT_1_SysRegDefine.c .section bank0,addr=57,bitfield=1,uninit
	_SROFT_1 .ds 1
	.ends
	_SROFT_2_SysRegDefine.c .section bank0,addr=57,bitfield=2,uninit
	_SROFT_2 .ds 1
	.ends
	_SROFT_3_SysRegDefine.c .section bank0,addr=57,bitfield=3,uninit
	_SROFT_3 .ds 1
	.ends
	_SROFT_4_SysRegDefine.c .section bank0,addr=57,bitfield=4,uninit
	_SROFT_4 .ds 1
	.ends
	_SROFT_5_SysRegDefine.c .section bank0,addr=57,bitfield=5,uninit
	_SROFT_5 .ds 1
	.ends
	_SROFT_6_SysRegDefine.c .section bank0,addr=57,bitfield=6,uninit
	_SROFT_6 .ds 1
	.ends
	_SROFT_7_SysRegDefine.c .section bank0,addr=57,bitfield=7,uninit
	_SROFT_7 .ds 1
	.ends
	_SROFT_8_SysRegDefine.c .section bank0,addr=58,bitfield=0,uninit
	_SROFT_8 .ds 1
	.ends
	_SROFT_9_SysRegDefine.c .section bank0,addr=58,bitfield=1,uninit
	_SROFT_9 .ds 1
	.ends
	_SROFT_10_SysRegDefine.c .section bank0,addr=58,bitfield=2,uninit
	_SROFT_10 .ds 1
	.ends
	_SROFT_11_SysRegDefine.c .section bank0,addr=58,bitfield=3,uninit
	_SROFT_11 .ds 1
	.ends
	_TM3IF_SysRegDefine.c .section bank0,addr=60,bitfield=4,uninit
	_TM3IF .ds 1
	.ends
	_CMPIF_SysRegDefine.c .section bank0,addr=60,bitfield=7,uninit
	_CMPIF .ds 1
	.ends
	_TM3IE_SysRegDefine.c .section bank0,addr=61,bitfield=4,uninit
	_TM3IE .ds 1
	.ends
	_CMPIE_SysRegDefine.c .section bank0,addr=61,bitfield=7,uninit
	_CMPIE .ds 1
	.ends
	_INTCFG_0_SysRegDefine.c .section bank0,addr=64,bitfield=0,uninit
	_INTCFG_0 .ds 1
	.ends
	_INTCFG_1_SysRegDefine.c .section bank0,addr=64,bitfield=1,uninit
	_INTCFG_1 .ds 1
	.ends
	_INTCFG_2_SysRegDefine.c .section bank0,addr=64,bitfield=2,uninit
	_INTCFG_2 .ds 1
	.ends
	_INTCFG_LVD24_SysRegDefine.c .section bank0,addr=64,bitfield=6,uninit
	_INTCFG_LVD24 .ds 1
	.ends
	_LVD36_SysRegDefine.c .section bank0,addr=64,bitfield=7,uninit
	_LVD36 .ds 1
	.ends
	_PT1CON0_SysRegDefine.c .section bank0,addr=65,bitfield=0,uninit
	_PT1CON0 .ds 1
	.ends
	_PT1PD_0_SysRegDefine.c .section bank0,addr=66,bitfield=0,uninit
	_PT1PD_0 .ds 1
	.ends
	_PT1PD_1_SysRegDefine.c .section bank0,addr=66,bitfield=1,uninit
	_PT1PD_1 .ds 1
	.ends
	_PT1PD_3_SysRegDefine.c .section bank0,addr=66,bitfield=3,uninit
	_PT1PD_3 .ds 1
	.ends
	_PT1PD_4_SysRegDefine.c .section bank0,addr=66,bitfield=4,uninit
	_PT1PD_4 .ds 1
	.ends
	_PT1PD_5_SysRegDefine.c .section bank0,addr=66,bitfield=5,uninit
	_PT1PD_5 .ds 1
	.ends
	_PT1PD_6_SysRegDefine.c .section bank0,addr=66,bitfield=6,uninit
	_PT1PD_6 .ds 1
	.ends
	_PT3PD_0_SysRegDefine.c .section bank0,addr=67,bitfield=0,uninit
	_PT3PD_0 .ds 1
	.ends
	_PT3PD_1_SysRegDefine.c .section bank0,addr=67,bitfield=1,uninit
	_PT3PD_1 .ds 1
	.ends
	_PT3PD_2_SysRegDefine.c .section bank0,addr=67,bitfield=2,uninit
	_PT3PD_2 .ds 1
	.ends
	_PT3PD_3_SysRegDefine.c .section bank0,addr=67,bitfield=3,uninit
	_PT3PD_3 .ds 1
	.ends
	_PT3PD_4_SysRegDefine.c .section bank0,addr=67,bitfield=4,uninit
	_PT3PD_4 .ds 1
	.ends
	_PT3PD_5_SysRegDefine.c .section bank0,addr=67,bitfield=5,uninit
	_PT3PD_5 .ds 1
	.ends
	_PT5PD_0_SysRegDefine.c .section bank0,addr=68,bitfield=0,uninit
	_PT5PD_0 .ds 1
	.ends
	_PT5PD_1_SysRegDefine.c .section bank0,addr=68,bitfield=1,uninit
	_PT5PD_1 .ds 1
	.ends
	_P3L2OEN_SysRegDefine.c .section bank0,addr=69,bitfield=0,uninit
	_P3L2OEN .ds 1
	.ends
	_P3H2OEN_SysRegDefine.c .section bank0,addr=69,bitfield=1,uninit
	_P3H2OEN .ds 1
	.ends
	_P3L2INV_SysRegDefine.c .section bank0,addr=69,bitfield=2,uninit
	_P3L2INV .ds 1
	.ends
	_P3H2INV_SysRegDefine.c .section bank0,addr=69,bitfield=3,uninit
	_P3H2INV .ds 1
	.ends
	_PWM3PO_SysRegDefine.c .section bank0,addr=69,bitfield=7,uninit
	_PWM3PO .ds 1
	.ends
	_LCDCOM_0_SysRegDefine.c .section bank0,addr=70,bitfield=0,uninit
	_LCDCOM_0 .ds 1
	.ends
	_LCDCOM_1_SysRegDefine.c .section bank0,addr=70,bitfield=1,uninit
	_LCDCOM_1 .ds 1
	.ends
	_LCDCOM_2_SysRegDefine.c .section bank0,addr=70,bitfield=2,uninit
	_LCDCOM_2 .ds 1
	.ends
	_LCDCOM_3_SysRegDefine.c .section bank0,addr=70,bitfield=3,uninit
	_LCDCOM_3 .ds 1
	.ends
	_LCDCOM_4_SysRegDefine.c .section bank0,addr=70,bitfield=4,uninit
	_LCDCOM_4 .ds 1
	.ends
	_TR_0_SysRegDefine.c .section bank0,addr=71,bitfield=0,uninit
	_TR_0 .ds 1
	.ends
	_TR_1_SysRegDefine.c .section bank0,addr=71,bitfield=1,uninit
	_TR_1 .ds 1
	.ends
	_TR_2_SysRegDefine.c .section bank0,addr=71,bitfield=2,uninit
	_TR_2 .ds 1
	.ends
	_TR_3_SysRegDefine.c .section bank0,addr=71,bitfield=3,uninit
	_TR_3 .ds 1
	.ends
	_TR_4_SysRegDefine.c .section bank0,addr=71,bitfield=4,uninit
	_TR_4 .ds 1
	.ends
	_TR_5_SysRegDefine.c .section bank0,addr=71,bitfield=5,uninit
	_TR_5 .ds 1
	.ends
	_TR_6_SysRegDefine.c .section bank0,addr=71,bitfield=6,uninit
	_TR_6 .ds 1
	.ends
	_WWDTEN_SysRegDefine.c .section bank0,addr=71,bitfield=7,uninit
	_WWDTEN .ds 1
	.ends
	_WD_0_SysRegDefine.c .section bank0,addr=72,bitfield=0,uninit
	_WD_0 .ds 1
	.ends
	_WD_1_SysRegDefine.c .section bank0,addr=72,bitfield=1,uninit
	_WD_1 .ds 1
	.ends
	_WD_2_SysRegDefine.c .section bank0,addr=72,bitfield=2,uninit
	_WD_2 .ds 1
	.ends
	_WD_3_SysRegDefine.c .section bank0,addr=72,bitfield=3,uninit
	_WD_3 .ds 1
	.ends
	_WD_4_SysRegDefine.c .section bank0,addr=72,bitfield=4,uninit
	_WD_4 .ds 1
	.ends
	_WD_5_SysRegDefine.c .section bank0,addr=72,bitfield=5,uninit
	_WD_5 .ds 1
	.ends
	_WD_6_SysRegDefine.c .section bank0,addr=72,bitfield=6,uninit
	_WD_6 .ds 1
	.ends
	_CHKRSLT_SysRegDefine.c .section bank0,addr=96,bitfield=7,uninit
	_CHKRSLT .ds 1
	.ends
	_WRPRTF_SysRegDefine.c .section bank0,addr=99,bitfield=0,uninit
	_WRPRTF .ds 1
	.ends
	_CMPOUT0_SysRegDefine.c .section bank0,addr=106,bitfield=0,uninit
	_CMPOUT0 .ds 1
	.ends
	_CMP_NSEL_0_SysRegDefine.c .section bank0,addr=106,bitfield=1,uninit
	_CMP_NSEL_0 .ds 1
	.ends
	_CMP_NSEL_1_SysRegDefine.c .section bank0,addr=106,bitfield=2,uninit
	_CMP_NSEL_1 .ds 1
	.ends
	_CMP_NSEL_2_SysRegDefine.c .section bank0,addr=106,bitfield=3,uninit
	_CMP_NSEL_2 .ds 1
	.ends
	_CMP_PSEL_SysRegDefine.c .section bank0,addr=106,bitfield=4,uninit
	_CMP_PSEL .ds 1
	.ends
	_HYSEN_SysRegDefine.c .section bank0,addr=106,bitfield=5,uninit
	_HYSEN .ds 1
	.ends
	_INSHTEN_SysRegDefine.c .section bank0,addr=106,bitfield=6,uninit
	_INSHTEN .ds 1
	.ends
	_CMPEN_SysRegDefine.c .section bank0,addr=106,bitfield=7,uninit
	_CMPEN .ds 1
	.ends
	_CMP_FLT_0_SysRegDefine.c .section bank0,addr=107,bitfield=0,uninit
	_CMP_FLT_0 .ds 1
	.ends
	_CMP_FLT_1_SysRegDefine.c .section bank0,addr=107,bitfield=1,uninit
	_CMP_FLT_1 .ds 1
	.ends
	_CMP_FLT_2_SysRegDefine.c .section bank0,addr=107,bitfield=2,uninit
	_CMP_FLT_2 .ds 1
	.ends
	_VTHOEN_SysRegDefine.c .section bank0,addr=107,bitfield=3,uninit
	_VTHOEN .ds 1
	.ends
	_CMPVTHS_0_SysRegDefine.c .section bank0,addr=107,bitfield=4,uninit
	_CMPVTHS_0 .ds 1
	.ends
	_CMPVTHS_1_SysRegDefine.c .section bank0,addr=107,bitfield=5,uninit
	_CMPVTHS_1 .ds 1
	.ends
	_CMPVTHEN_SysRegDefine.c .section bank0,addr=107,bitfield=6,uninit
	_CMPVTHEN .ds 1
	.ends
	_CMPOEN_SysRegDefine.c .section bank0,addr=107,bitfield=7,uninit
	_CMPOEN .ds 1
	.ends
	_TM2STP_SysRegDefine.c .section bank0,addr=108,bitfield=0,uninit
	_TM2STP .ds 1
	.ends
	_TM3STP_SysRegDefine.c .section bank0,addr=108,bitfield=1,uninit
	_TM3STP .ds 1
	.ends
	_CMPINTS_0_SysRegDefine.c .section bank0,addr=108,bitfield=4,uninit
	_CMPINTS_0 .ds 1
	.ends
	_CMPINTS_1_SysRegDefine.c .section bank0,addr=108,bitfield=5,uninit
	_CMPINTS_1 .ds 1
	.ends
	_CMPENS_0_SysRegDefine.c .section bank0,addr=108,bitfield=6,uninit
	_CMPENS_0 .ds 1
	.ends
	_CMPENS_1_SysRegDefine.c .section bank0,addr=108,bitfield=7,uninit
	_CMPENS_1 .ds 1
	.ends
	_CCSOEN_SysRegDefine.c .section bank0,addr=109,bitfield=0,uninit
	_CCSOEN .ds 1
	.ends
	_METCH2_0_SysRegDefine.c .section bank0,addr=121,bitfield=0,uninit
	_METCH2_0 .ds 1
	.ends
	_METCH2_1_SysRegDefine.c .section bank0,addr=121,bitfield=1,uninit
	_METCH2_1 .ds 1
	.ends
	_METCH2_2_SysRegDefine.c .section bank0,addr=121,bitfield=2,uninit
	_METCH2_2 .ds 1
	.ends
	_METCH2_3_SysRegDefine.c .section bank0,addr=121,bitfield=3,uninit
	_METCH2_3 .ds 1
	.ends
	.global	_IND0
	.global	_FSR0
	.global	_STATUS
	.global	_WORK
	.global	_INTF
	.global	_INTE
	.global	_RSTSR
	.global	_EADRH
	.global	_EADRL
	.global	_EDATH
	.global	_WDTCON
	.global	_WDTIN
	.global	_TM0CON
	.global	_TM0IN
	.global	_TM0CNT
	.global	_MCK
	.global	_TM2CON
	.global	_TM2IN
	.global	_TM2CNT
	.global	_TM2R
	.global	_TM3CON
	.global	_TM3IN
	.global	_TM3CNT
	.global	_TM3R
	.global	_TM3INH
	.global	_PT1
	.global	_PT1EN
	.global	_PT1PU
	.global	_PT1CON
	.global	_TM2INH
	.global	_TM2CNTH
	.global	_TM2RH
	.global	_TM3CNTH
	.global	_PT3
	.global	_PT3EN
	.global	_PT3PU
	.global	_PT3CON
	.global	_TM3RH
	.global	_TM3CON2
	.global	_METCH1
	.global	_METCH
	.global	_PT5
	.global	_PT5EN
	.global	_PT5PU
	.global	_PT5CON
	.global	_SRADCON0
	.global	_SRADCON1
	.global	_SRADCON2
	.global	_SRADL
	.global	_SRADH
	.global	_SROFTL
	.global	_SROFTH
	.global	_INTF2
	.global	_INTE2
	.global	_INTCFG
	.global	_PT1CON1
	.global	_PT1PD
	.global	_PT3PD
	.global	_PT5PD
	.global	_TM3CON3
	.global	_LCDCOM
	.global	_WWDTCR
	.global	_WWDTWR
	.global	_ISPCON1
	.global	_WRPRT
	.global	_CMPCON0
	.global	_CMPCON1
	.global	_CMPCON2
	.global	_CCSCON
	.global	_METCH2
	.global	_Z
	.global	_C
	.global	_DC
	.global	_TO
	.global	_PD
	.global	_LVD24
	.global	_E0IF
	.global	_E1IF
	.global	_SRADIF
	.global	_TM0IF
	.global	_TM2IF
	.global	_E0IE
	.global	_E1IE
	.global	_SRADIE
	.global	_TM0IE
	.global	_TM2IE
	.global	_GIE
	.global	_WWDTF
	.global	_ILOPF
	.global	_EMCF
	.global	_EADR_8
	.global	_EADR_9
	.global	_EADR_10
	.global	_EADR_11
	.global	_EADR_12
	.global	_EADR_13
	.global	_EADR_14
	.global	_EADR_15
	.global	_EADR_0
	.global	_EADR_1
	.global	_EADR_2
	.global	_EADR_3
	.global	_EADR_4
	.global	_EADR_5
	.global	_EADR_6
	.global	_EADR_7
	.global	_EDATH_0
	.global	_EDATH_1
	.global	_EDATH_2
	.global	_EDATH_3
	.global	_EDATH_4
	.global	_EDATH_5
	.global	_EDATH_6
	.global	_EDATH_7
	.global	_WTS_0
	.global	_WTS_1
	.global	_WTS_2
	.global	_WDTEN
	.global	_WDTIN_0
	.global	_WDTIN_1
	.global	_WDTIN_2
	.global	_WDTIN_3
	.global	_WDTIN_4
	.global	_WDTIN_5
	.global	_WDTIN_6
	.global	_WDTIN_7
	.global	_T0SEL_0
	.global	_T0SEL_1
	.global	_T0RSTB
	.global	_T0RATE_0
	.global	_T0RATE_1
	.global	_T0RATE_2
	.global	_T0EN
	.global	_TM0IN_0
	.global	_TM0IN_1
	.global	_TM0IN_2
	.global	_TM0IN_3
	.global	_TM0IN_4
	.global	_TM0IN_5
	.global	_TM0IN_6
	.global	_TM0IN_7
	.global	_TM0CNT_0
	.global	_TM0CNT_1
	.global	_TM0CNT_2
	.global	_TM0CNT_3
	.global	_TM0CNT_4
	.global	_TM0CNT_5
	.global	_TM0CNT_6
	.global	_TM0CNT_7
	.global	_CST_WDT
	.global	_PWM2OUT
	.global	_T2OUT
	.global	_T2RSTB
	.global	_T2CKS
	.global	_T2RATE_0
	.global	_T2RATE_1
	.global	_T2RATE_2
	.global	_T2EN
	.global	_TM2IN_0
	.global	_TM2IN_1
	.global	_TM2IN_2
	.global	_TM2IN_3
	.global	_TM2IN_4
	.global	_TM2IN_5
	.global	_TM2IN_6
	.global	_TM2IN_7
	.global	_TM2CNT_0
	.global	_TM2CNT_1
	.global	_TM2CNT_2
	.global	_TM2CNT_3
	.global	_TM2CNT_4
	.global	_TM2CNT_5
	.global	_TM2CNT_6
	.global	_TM2CNT_7
	.global	_TM2R_0
	.global	_TM2R_1
	.global	_TM2R_2
	.global	_TM2R_3
	.global	_TM2R_4
	.global	_TM2R_5
	.global	_TM2R_6
	.global	_TM2R_7
	.global	_PWM3OUT
	.global	_T3OUT
	.global	_T3RSTB
	.global	_T3CKS
	.global	_T3RATE_0
	.global	_T3RATE_1
	.global	_T3RATE_2
	.global	_T3EN
	.global	_TM3IN_0
	.global	_TM3IN_1
	.global	_TM3IN_2
	.global	_TM3IN_3
	.global	_TM3IN_4
	.global	_TM3IN_5
	.global	_TM3IN_6
	.global	_TM3IN_7
	.global	_TM3CNT_0
	.global	_TM3CNT_1
	.global	_TM3CNT_2
	.global	_TM3CNT_3
	.global	_TM3CNT_4
	.global	_TM3CNT_5
	.global	_TM3CNT_6
	.global	_TM3CNT_7
	.global	_TM3R_0
	.global	_TM3R_1
	.global	_TM3R_2
	.global	_TM3R_3
	.global	_TM3R_4
	.global	_TM3R_5
	.global	_TM3R_6
	.global	_TM3R_7
	.global	_TM3INH_8
	.global	_TM3INH_9
	.global	_TM3INH_10
	.global	_TM3INH_11
	.global	_PT1_0
	.global	_PT1_1
	.global	_PT1_3
	.global	_PT1_4
	.global	_PT1_5
	.global	_PT1_6
	.global	_PT1EN_0
	.global	_PT1EN_1
	.global	_PT1EN_3
	.global	_PT1EN_4
	.global	_PT1EN_5
	.global	_PT1EN_6
	.global	_PT1PU_0
	.global	_PT1PU_1
	.global	_PT1PU_3
	.global	_PT1PU_4
	.global	_PT1PU_5
	.global	_PT1PU_6
	.global	_E0M_0
	.global	_E0M_1
	.global	_E1M
	.global	_PT1W_0
	.global	_PT1W_1
	.global	_PT1W_2
	.global	_PT1W_3
	.global	_PT11OD
	.global	_TM2IN_8
	.global	_TM2IN_9
	.global	_TM2IN_10
	.global	_TM2IN_11
	.global	_TM2CNT_8
	.global	_TM2CNT_9
	.global	_TM2CNT_10
	.global	_TM2CNT_11
	.global	_TM2R_8
	.global	_TM2R_9
	.global	_TM2R_10
	.global	_TM2R_11
	.global	_TM3CNT_8
	.global	_TM3CNT_9
	.global	_TM3CNT_10
	.global	_TM3CNT_11
	.global	_PT3_0
	.global	_PT3_1
	.global	_PT3_2
	.global	_PT3_3
	.global	_PT3_4
	.global	_PT3_5
	.global	_PT3EN_0
	.global	_PT3EN_1
	.global	_PT3EN_2
	.global	_PT3EN_3
	.global	_PT3EN_4
	.global	_PT3EN_5
	.global	_PT3PU_0
	.global	_PT3PU_1
	.global	_PT3PU_2
	.global	_PT3PU_3
	.global	_PT3PU_4
	.global	_PT3PU_5
	.global	_PT3CON_0
	.global	_PT3CON_1
	.global	_PT3CON_2
	.global	_PT3CON_3
	.global	_PT3CON_4
	.global	_PT3CON_5
	.global	_TM3R_8
	.global	_TM3R_9
	.global	_TM3R_10
	.global	_TM3R_11
	.global	_P3L_OEN
	.global	_P3H_OEN
	.global	_DT3_EN
	.global	_DT3CNT_0
	.global	_DT3CNT_1
	.global	_DT3CNT_2
	.global	_DT3CK_0
	.global	_DT3CK_1
	.global	_PWM2PO1
	.global	_PWM2PO
	.global	_PT1W_4
	.global	_PT1W_5
	.global	_PT1W_6
	.global	_P3LINV
	.global	_P3HINV
	.global	_P14_CUR
	.global	_T2RATE_3
	.global	_T3RATE_3
	.global	_PWMIS
	.global	_REF_SEL_0
	.global	_REF_SEL_1
	.global	_REF_SEL_2
	.global	_VTHSEL
	.global	_PT5_0
	.global	_PT5_1
	.global	_PT5EN_0
	.global	_PT5EN_1
	.global	_PT5PU_0
	.global	_PT5PU_1
	.global	_PT50OD
	.global	_PT51OD
	.global	_SRADCKS_0
	.global	_SRADCKS_1
	.global	_SRADACKS_0
	.global	_SRADACKS_1
	.global	_VREFS_0
	.global	_VREFS_1
	.global	_ENOV
	.global	_CALIF
	.global	_OFTEN
	.global	_SRADS
	.global	_SRADEN
	.global	_CHS_0
	.global	_CHS_1
	.global	_CHS_2
	.global	_CHS_3
	.global	_SRAD_0
	.global	_SRAD_1
	.global	_SRAD_2
	.global	_SRAD_3
	.global	_SRAD_4
	.global	_SRAD_5
	.global	_SRAD_6
	.global	_SRAD_7
	.global	_SRAD_8
	.global	_SRAD_9
	.global	_SRAD_10
	.global	_SRAD_11
	.global	_SROFT_0
	.global	_SROFT_1
	.global	_SROFT_2
	.global	_SROFT_3
	.global	_SROFT_4
	.global	_SROFT_5
	.global	_SROFT_6
	.global	_SROFT_7
	.global	_SROFT_8
	.global	_SROFT_9
	.global	_SROFT_10
	.global	_SROFT_11
	.global	_TM3IF
	.global	_CMPIF
	.global	_TM3IE
	.global	_CMPIE
	.global	_INTCFG_0
	.global	_INTCFG_1
	.global	_INTCFG_2
	.global	_INTCFG_LVD24
	.global	_LVD36
	.global	_PT1CON0
	.global	_PT1PD_0
	.global	_PT1PD_1
	.global	_PT1PD_3
	.global	_PT1PD_4
	.global	_PT1PD_5
	.global	_PT1PD_6
	.global	_PT3PD_0
	.global	_PT3PD_1
	.global	_PT3PD_2
	.global	_PT3PD_3
	.global	_PT3PD_4
	.global	_PT3PD_5
	.global	_PT5PD_0
	.global	_PT5PD_1
	.global	_P3L2OEN
	.global	_P3H2OEN
	.global	_P3L2INV
	.global	_P3H2INV
	.global	_PWM3PO
	.global	_LCDCOM_0
	.global	_LCDCOM_1
	.global	_LCDCOM_2
	.global	_LCDCOM_3
	.global	_LCDCOM_4
	.global	_TR_0
	.global	_TR_1
	.global	_TR_2
	.global	_TR_3
	.global	_TR_4
	.global	_TR_5
	.global	_TR_6
	.global	_WWDTEN
	.global	_WD_0
	.global	_WD_1
	.global	_WD_2
	.global	_WD_3
	.global	_WD_4
	.global	_WD_5
	.global	_WD_6
	.global	_CHKRSLT
	.global	_WRPRTF
	.global	_CMPOUT0
	.global	_CMP_NSEL_0
	.global	_CMP_NSEL_1
	.global	_CMP_NSEL_2
	.global	_CMP_PSEL
	.global	_HYSEN
	.global	_INSHTEN
	.global	_CMPEN
	.global	_CMP_FLT_0
	.global	_CMP_FLT_1
	.global	_CMP_FLT_2
	.global	_VTHOEN
	.global	_CMPVTHS_0
	.global	_CMPVTHS_1
	.global	_CMPVTHEN
	.global	_CMPOEN
	.global	_TM2STP
	.global	_TM3STP
	.global	_CMPINTS_0
	.global	_CMPINTS_1
	.global	_CMPENS_0
	.global	_CMPENS_1
	.global	_CCSOEN
	.global	_METCH2_0
	.global	_METCH2_1
	.global	_METCH2_2
	.global	_METCH2_3
