<stg><name>tensor_weight_y</name>


<trans_list>

<trans id="258" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
entry:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="19" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %buf_val_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_val_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %buf_val_val_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf_val_val_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %tensor_y, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %out_product, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_val_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln767"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:15 %store_ln265 = store i19 0, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:16 %store_ln265 = store i9 0, i9 %r

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:17 %store_ln265 = store i11 0, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln265 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body.i.i:0 %r_1 = load i9 %r

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.body.i.i:1 %indvar_flatten_load = load i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i.i:2 %cmp6_i = icmp_ult  i9 %r_1, i9 436

]]></Node>
<StgValue><ssdm name="cmp6_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i:3 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i.i:4 %icmp = icmp_ne  i8 %tmp_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.i:5 %sel_tmp = and i1 %icmp, i1 %cmp6_i

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body.i.i:6 %icmp_ln265 = icmp_eq  i19 %indvar_flatten_load, i19 447488

]]></Node>
<StgValue><ssdm name="icmp_ln265"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body.i.i:7 %add_ln265_1 = add i19 %indvar_flatten_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln265_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i:8 %br_ln265 = br i1 %icmp_ln265, void %for.inc66.i, void %tensor_weight_y.exit

]]></Node>
<StgValue><ssdm name="br_ln265"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc66.i:0 %c_load = load i11 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66.i:1 %add_ln265 = add i9 %r_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln265"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc66.i:4 %icmp_ln267 = icmp_eq  i11 %c_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc66.i:5 %select_ln265 = select i1 %icmp_ln267, i11 0, i11 %c_load

]]></Node>
<StgValue><ssdm name="select_ln265"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="11">
<![CDATA[
for.inc66.i:6 %empty_42 = trunc i11 %select_ln265

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66.i:7 %cmp6_i_mid1 = icmp_ult  i9 %add_ln265, i9 436

]]></Node>
<StgValue><ssdm name="cmp6_i_mid1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc66.i:8 %select_ln265_1 = select i1 %icmp_ln267, i1 %cmp6_i_mid1, i1 %cmp6_i

]]></Node>
<StgValue><ssdm name="select_ln265_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66.i:9 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln265, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66.i:10 %icmp24 = icmp_ne  i8 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp24"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66.i:11 %cmp56_i_mid1 = icmp_eq  i9 %add_ln265, i9 0

]]></Node>
<StgValue><ssdm name="cmp56_i_mid1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc66.i:12 %cmp56_i3 = icmp_eq  i9 %r_1, i9 0

]]></Node>
<StgValue><ssdm name="cmp56_i3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc66.i:13 %select_ln265_2 = select i1 %icmp_ln267, i1 %cmp56_i_mid1, i1 %cmp56_i3

]]></Node>
<StgValue><ssdm name="select_ln265_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc66.i:14 %sel_tmp_mid1 = and i1 %icmp24, i1 %cmp6_i_mid1

]]></Node>
<StgValue><ssdm name="sel_tmp_mid1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc66.i:15 %select_ln265_3 = select i1 %icmp_ln267, i1 %sel_tmp_mid1, i1 %sel_tmp

]]></Node>
<StgValue><ssdm name="select_ln265_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc66.i:16 %select_ln265_4 = select i1 %icmp_ln267, i9 %add_ln265, i9 %r_1

]]></Node>
<StgValue><ssdm name="select_ln265_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.inc66.i:17 %tmp = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %empty_42, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
for.inc66.i:18 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %select_ln265, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="12">
<![CDATA[
for.inc66.i:19 %zext_ln911 = zext i12 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc66.i:20 %sub_ln911 = sub i13 %tmp, i13 %zext_ln911

]]></Node>
<StgValue><ssdm name="sub_ln911"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="13">
<![CDATA[
for.inc66.i:21 %zext_ln911_1 = zext i13 %sub_ln911

]]></Node>
<StgValue><ssdm name="zext_ln911_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:22 %buf_val_val_V_addr = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_1

]]></Node>
<StgValue><ssdm name="buf_val_val_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:38 %buf_val_val_V_1_addr = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_1

]]></Node>
<StgValue><ssdm name="buf_val_val_V_1_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:46 %tmp_val_V_30 = load i13 %buf_val_val_V_addr

]]></Node>
<StgValue><ssdm name="tmp_val_V_30"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:52 %tmp_val_V_36 = load i13 %buf_val_val_V_1_addr

]]></Node>
<StgValue><ssdm name="tmp_val_V_36"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc66.i:64 %br_ln275 = br i1 %select_ln265_1, void %for.body18.i_ifconv, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body18.i_ifconv:96 %br_ln302 = br i1 %select_ln265_2, void %if.then57.i, void %for.inc63.i

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc63.i:0 %add_ln267 = add i11 %select_ln265, i11 1

]]></Node>
<StgValue><ssdm name="add_ln267"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc63.i:1 %store_ln267 = store i19 %add_ln265_1, i19 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc63.i:2 %store_ln267 = store i9 %select_ln265_4, i9 %r

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc63.i:3 %store_ln267 = store i11 %add_ln267, i11 %c

]]></Node>
<StgValue><ssdm name="store_ln267"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.i:4 %br_ln267 = br void %for.body.i.i

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc66.i:23 %or_ln911 = or i13 %sub_ln911, i13 1

]]></Node>
<StgValue><ssdm name="or_ln911"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="13">
<![CDATA[
for.inc66.i:24 %zext_ln911_2 = zext i13 %or_ln911

]]></Node>
<StgValue><ssdm name="zext_ln911_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:25 %buf_val_val_V_addr_1 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_2

]]></Node>
<StgValue><ssdm name="buf_val_val_V_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:39 %buf_val_val_V_1_addr_1 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_2

]]></Node>
<StgValue><ssdm name="buf_val_val_V_1_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:46 %tmp_val_V_30 = load i13 %buf_val_val_V_addr

]]></Node>
<StgValue><ssdm name="tmp_val_V_30"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:47 %tmp_val_V_31 = load i13 %buf_val_val_V_addr_1

]]></Node>
<StgValue><ssdm name="tmp_val_V_31"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:52 %tmp_val_V_36 = load i13 %buf_val_val_V_1_addr

]]></Node>
<StgValue><ssdm name="tmp_val_V_36"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:53 %tmp_val_V_37 = load i13 %buf_val_val_V_1_addr_1

]]></Node>
<StgValue><ssdm name="tmp_val_V_37"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc66.i:58 %store_ln911 = store i32 %tmp_val_V_36, i13 %buf_val_val_V_addr

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
if.then.i:0 %out_product_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %out_product

]]></Node>
<StgValue><ssdm name="out_product_read"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="192">
<![CDATA[
if.then.i:1 %tmp_val_V = trunc i192 %out_product_read

]]></Node>
<StgValue><ssdm name="tmp_val_V"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:2 %tmp_val_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_val_V_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:3 %tmp_val_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_val_V_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:4 %tmp_val_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_val_V_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:5 %tmp_val_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_val_V_4"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:6 %tmp_val_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %out_product_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_val_V_5"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:7 %br_ln278 = br void %for.body18.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln278"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:5 %tmp_val_V_24 = phi i32 %tmp_val_V, void %if.then.i, i32 0, void %for.inc66.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_24"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.body18.i_ifconv:6 %store_ln950 = store i32 %tmp_val_V_24, i13 %buf_val_val_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0">
<![CDATA[
tensor_weight_y.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc66.i:26 %add_ln911 = add i13 %sub_ln911, i13 2

]]></Node>
<StgValue><ssdm name="add_ln911"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="13">
<![CDATA[
for.inc66.i:27 %zext_ln911_3 = zext i13 %add_ln911

]]></Node>
<StgValue><ssdm name="zext_ln911_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:28 %buf_val_val_V_addr_2 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_3

]]></Node>
<StgValue><ssdm name="buf_val_val_V_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:40 %buf_val_val_V_1_addr_2 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_3

]]></Node>
<StgValue><ssdm name="buf_val_val_V_1_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:47 %tmp_val_V_31 = load i13 %buf_val_val_V_addr_1

]]></Node>
<StgValue><ssdm name="tmp_val_V_31"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:48 %tmp_val_V_32 = load i13 %buf_val_val_V_addr_2

]]></Node>
<StgValue><ssdm name="tmp_val_V_32"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:53 %tmp_val_V_37 = load i13 %buf_val_val_V_1_addr_1

]]></Node>
<StgValue><ssdm name="tmp_val_V_37"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:54 %tmp_val_V_38 = load i13 %buf_val_val_V_1_addr_2

]]></Node>
<StgValue><ssdm name="tmp_val_V_38"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc66.i:59 %store_ln911 = store i32 %tmp_val_V_37, i13 %buf_val_val_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:4 %tmp_val_V_25 = phi i32 %tmp_val_V_1, void %if.then.i, i32 0, void %for.inc66.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_25"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.body18.i_ifconv:7 %store_ln950 = store i32 %tmp_val_V_25, i13 %buf_val_val_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:16 %sext_ln1270_1 = sext i32 %tmp_val_V_31

]]></Node>
<StgValue><ssdm name="sext_ln1270_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:17 %r_V_3 = mul i51 %sext_ln1270_1, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:18 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_3, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:19 %lhs_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_3, i19 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:41 %sext_ln1270_7 = sext i32 %tmp_val_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1270_7"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:42 %r_V_15 = mul i51 %sext_ln1270_7, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:43 %ret_V_1 = add i51 %r_V_15, i51 %lhs_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:44 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_1, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:45 %lhs_7 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_9, i19 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:70 %sext_ln1270_13 = sext i32 %tmp_val_V_25

]]></Node>
<StgValue><ssdm name="sext_ln1270_13"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:71 %r_V_27 = mul i51 %sext_ln1270_13, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:72 %ret_V_7 = add i51 %r_V_27, i51 %lhs_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:73 %acc_val_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_7, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="113" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc66.i:29 %add_ln911_1 = add i13 %sub_ln911, i13 3

]]></Node>
<StgValue><ssdm name="add_ln911_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="13">
<![CDATA[
for.inc66.i:30 %zext_ln911_4 = zext i13 %add_ln911_1

]]></Node>
<StgValue><ssdm name="zext_ln911_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:31 %buf_val_val_V_addr_3 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_4

]]></Node>
<StgValue><ssdm name="buf_val_val_V_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:41 %buf_val_val_V_1_addr_3 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_4

]]></Node>
<StgValue><ssdm name="buf_val_val_V_1_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:48 %tmp_val_V_32 = load i13 %buf_val_val_V_addr_2

]]></Node>
<StgValue><ssdm name="tmp_val_V_32"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:49 %tmp_val_V_33 = load i13 %buf_val_val_V_addr_3

]]></Node>
<StgValue><ssdm name="tmp_val_V_33"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:54 %tmp_val_V_38 = load i13 %buf_val_val_V_1_addr_2

]]></Node>
<StgValue><ssdm name="tmp_val_V_38"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:55 %tmp_val_V_39 = load i13 %buf_val_val_V_1_addr_3

]]></Node>
<StgValue><ssdm name="tmp_val_V_39"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc66.i:60 %store_ln911 = store i32 %tmp_val_V_38, i13 %buf_val_val_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:3 %tmp_val_V_26 = phi i32 %tmp_val_V_2, void %if.then.i, i32 0, void %for.inc66.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_26"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.body18.i_ifconv:8 %store_ln950 = store i32 %tmp_val_V_26, i13 %buf_val_val_V_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:20 %sext_ln1270_2 = sext i32 %tmp_val_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1270_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:21 %r_V_5 = mul i51 %sext_ln1270_2, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:22 %tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_5, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:23 %lhs_2 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_4, i19 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:46 %sext_ln1270_8 = sext i32 %tmp_val_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1270_8"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:47 %r_V_17 = mul i51 %sext_ln1270_8, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:48 %ret_V_2 = add i51 %r_V_17, i51 %lhs_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:49 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_2, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:50 %lhs_8 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_s, i19 0

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:74 %sext_ln1270_14 = sext i32 %tmp_val_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1270_14"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:75 %r_V_29 = mul i51 %sext_ln1270_14, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:76 %ret_V_8 = add i51 %r_V_29, i51 %lhs_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:77 %acc_val_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_8, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="137" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc66.i:32 %add_ln911_2 = add i13 %sub_ln911, i13 4

]]></Node>
<StgValue><ssdm name="add_ln911_2"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="13">
<![CDATA[
for.inc66.i:33 %zext_ln911_5 = zext i13 %add_ln911_2

]]></Node>
<StgValue><ssdm name="zext_ln911_5"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:34 %buf_val_val_V_addr_4 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_5

]]></Node>
<StgValue><ssdm name="buf_val_val_V_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:42 %buf_val_val_V_1_addr_4 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_5

]]></Node>
<StgValue><ssdm name="buf_val_val_V_1_addr_4"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:49 %tmp_val_V_33 = load i13 %buf_val_val_V_addr_3

]]></Node>
<StgValue><ssdm name="tmp_val_V_33"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:50 %tmp_val_V_34 = load i13 %buf_val_val_V_addr_4

]]></Node>
<StgValue><ssdm name="tmp_val_V_34"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:55 %tmp_val_V_39 = load i13 %buf_val_val_V_1_addr_3

]]></Node>
<StgValue><ssdm name="tmp_val_V_39"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:56 %tmp_val_V_40 = load i13 %buf_val_val_V_1_addr_4

]]></Node>
<StgValue><ssdm name="tmp_val_V_40"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc66.i:61 %store_ln911 = store i32 %tmp_val_V_39, i13 %buf_val_val_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:2 %tmp_val_V_27 = phi i32 %tmp_val_V_3, void %if.then.i, i32 0, void %for.inc66.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_27"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.body18.i_ifconv:9 %store_ln950 = store i32 %tmp_val_V_27, i13 %buf_val_val_V_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:24 %sext_ln1270_3 = sext i32 %tmp_val_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1270_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:25 %r_V_7 = mul i51 %sext_ln1270_3, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:26 %tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_7, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:27 %lhs_3 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_5, i19 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:51 %sext_ln1270_9 = sext i32 %tmp_val_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1270_9"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:52 %r_V_19 = mul i51 %sext_ln1270_9, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:53 %ret_V_3 = add i51 %r_V_19, i51 %lhs_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:54 %tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_3, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:55 %lhs_9 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_10, i19 0

]]></Node>
<StgValue><ssdm name="lhs_9"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:78 %sext_ln1270_15 = sext i32 %tmp_val_V_27

]]></Node>
<StgValue><ssdm name="sext_ln1270_15"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:79 %r_V_31 = mul i51 %sext_ln1270_15, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:80 %ret_V_9 = add i51 %r_V_31, i51 %lhs_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:81 %acc_val_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_9, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="161" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc66.i:35 %add_ln911_3 = add i13 %sub_ln911, i13 5

]]></Node>
<StgValue><ssdm name="add_ln911_3"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="13">
<![CDATA[
for.inc66.i:36 %zext_ln911_6 = zext i13 %add_ln911_3

]]></Node>
<StgValue><ssdm name="zext_ln911_6"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:37 %buf_val_val_V_addr_5 = getelementptr i32 %buf_val_val_V, i64 0, i64 %zext_ln911_6

]]></Node>
<StgValue><ssdm name="buf_val_val_V_addr_5"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.i:43 %buf_val_val_V_1_addr_5 = getelementptr i32 %buf_val_val_V_1, i64 0, i64 %zext_ln911_6

]]></Node>
<StgValue><ssdm name="buf_val_val_V_1_addr_5"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:50 %tmp_val_V_34 = load i13 %buf_val_val_V_addr_4

]]></Node>
<StgValue><ssdm name="tmp_val_V_34"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:51 %tmp_val_V_35 = load i13 %buf_val_val_V_addr_5

]]></Node>
<StgValue><ssdm name="tmp_val_V_35"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:56 %tmp_val_V_40 = load i13 %buf_val_val_V_1_addr_4

]]></Node>
<StgValue><ssdm name="tmp_val_V_40"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:57 %tmp_val_V_41 = load i13 %buf_val_val_V_1_addr_5

]]></Node>
<StgValue><ssdm name="tmp_val_V_41"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc66.i:62 %store_ln911 = store i32 %tmp_val_V_40, i13 %buf_val_val_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:1 %tmp_val_V_28 = phi i32 %tmp_val_V_4, void %if.then.i, i32 0, void %for.inc66.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_28"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.body18.i_ifconv:10 %store_ln950 = store i32 %tmp_val_V_28, i13 %buf_val_val_V_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:28 %sext_ln1270_4 = sext i32 %tmp_val_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1270_4"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:29 %r_V_9 = mul i51 %sext_ln1270_4, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:30 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_9, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:31 %lhs_4 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_6, i19 0

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:56 %sext_ln1270_10 = sext i32 %tmp_val_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1270_10"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:57 %r_V_21 = mul i51 %sext_ln1270_10, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:58 %ret_V_4 = add i51 %r_V_21, i51 %lhs_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:59 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_4, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:60 %lhs_11 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_11, i19 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:82 %sext_ln1270_16 = sext i32 %tmp_val_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1270_16"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:83 %r_V_33 = mul i51 %sext_ln1270_16, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:84 %ret_V_10 = add i51 %r_V_33, i51 %lhs_11

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:85 %acc_val_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_10, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc66.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 447488, i64 447488, i64 447488

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc66.i:44 %specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln269"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66.i:45 %specloopname_ln801 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln801"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
<literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:51 %tmp_val_V_35 = load i13 %buf_val_val_V_addr_5

]]></Node>
<StgValue><ssdm name="tmp_val_V_35"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="13">
<![CDATA[
for.inc66.i:57 %tmp_val_V_41 = load i13 %buf_val_val_V_1_addr_5

]]></Node>
<StgValue><ssdm name="tmp_val_V_41"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln265" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.inc66.i:63 %store_ln911 = store i32 %tmp_val_V_41, i13 %buf_val_val_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln911"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body18.i_ifconv:0 %tmp_val_V_29 = phi i32 %tmp_val_V_5, void %if.then.i, i32 0, void %for.inc66.i

]]></Node>
<StgValue><ssdm name="tmp_val_V_29"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
for.body18.i_ifconv:11 %store_ln950 = store i32 %tmp_val_V_29, i13 %buf_val_val_V_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln950"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:32 %sext_ln1270_5 = sext i32 %tmp_val_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1270_5"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:33 %r_V_11 = mul i51 %sext_ln1270_5, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:34 %tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_11, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:35 %lhs_5 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_7, i19 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:61 %sext_ln1270_11 = sext i32 %tmp_val_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1270_11"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:62 %r_V_23 = mul i51 %sext_ln1270_11, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:63 %ret_V_5 = add i51 %r_V_23, i51 %lhs_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:64 %tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_5, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:65 %lhs_10 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_12, i19 0

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:86 %sext_ln1270_17 = sext i32 %tmp_val_V_29

]]></Node>
<StgValue><ssdm name="sext_ln1270_17"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:87 %r_V_35 = mul i51 %sext_ln1270_17, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:88 %ret_V_11 = add i51 %r_V_35, i51 %lhs_10

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:89 %acc_val_V_5 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_11, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:12 %sext_ln1270 = sext i32 %tmp_val_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:13 %r_V_1 = mul i51 %sext_ln1270, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:14 %tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %r_V_1, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:15 %lhs = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_2, i19 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:36 %sext_ln1270_6 = sext i32 %tmp_val_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1270_6"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:37 %r_V_13 = mul i51 %sext_ln1270_6, i51 184182

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:38 %ret_V = add i51 %r_V_13, i51 %lhs

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:39 %tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="51" op_0_bw="51" op_1_bw="32" op_2_bw="19">
<![CDATA[
for.body18.i_ifconv:40 %lhs_6 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_8, i19 0

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="51" op_0_bw="32">
<![CDATA[
for.body18.i_ifconv:66 %sext_ln1270_12 = sext i32 %tmp_val_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1270_12"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:67 %r_V_25 = mul i51 %sext_ln1270_12, i51 170026

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="51" op_0_bw="51" op_1_bw="51">
<![CDATA[
for.body18.i_ifconv:68 %ret_V_6 = add i51 %r_V_25, i51 %lhs_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="51" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body18.i_ifconv:69 %acc_val_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_6, i32 19, i32 50

]]></Node>
<StgValue><ssdm name="acc_val_V"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:90 %acc_val_V_11 = select i1 %select_ln265_3, i32 %acc_val_V_5, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_11"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:91 %acc_val_V_10 = select i1 %select_ln265_3, i32 %acc_val_V_4, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_10"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:92 %acc_val_V_9 = select i1 %select_ln265_3, i32 %acc_val_V_3, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_9"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:93 %acc_val_V_8 = select i1 %select_ln265_3, i32 %acc_val_V_2, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_8"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:94 %acc_val_V_7 = select i1 %select_ln265_3, i32 %acc_val_V_1, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_7"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body18.i_ifconv:95 %acc_val_V_6 = select i1 %select_ln265_3, i32 %acc_val_V, i32 0

]]></Node>
<StgValue><ssdm name="acc_val_V_6"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
if.then57.i:0 %or_ln304_4_i = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %acc_val_V_11, i32 %acc_val_V_10, i32 %acc_val_V_9, i32 %acc_val_V_8, i32 %acc_val_V_7, i32 %acc_val_V_6

]]></Node>
<StgValue><ssdm name="or_ln304_4_i"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
if.then57.i:1 %write_ln304 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %tensor_y, i192 %or_ln304_4_i

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln265_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
if.then57.i:2 %br_ln305 = br void %for.inc63.i

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
