{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "" 0 0 1551966659857 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "experiment2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "experiment2/synthesis/submodules/experiment2_cpu_0.v" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v" 3144 -1 0 } } { "experiment2/synthesis/submodules/experiment2_cpu_0.v" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v" 4121 -1 0 } } { "experiment2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "experiment2/synthesis/submodules/experiment2_jtag_uart_0.v" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/experiment2_jtag_uart_0.v" 561 -1 0 } } { "experiment2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "experiment2/synthesis/submodules/experiment2_cpu_0.v" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v" 3717 -1 0 } } { "experiment2/synthesis/submodules/experiment2_jtag_uart_0.v" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/experiment2_jtag_uart_0.v" 606 -1 0 } } { "experiment2/synthesis/submodules/experiment2_cpu_0.v" "" { Text "/home/ECE/fahimr/Desktop/exercise2/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v" 591 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 0 1551966659985 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0 1551966659985 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "173 " "173 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 0 1551966662695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2194 " "Implemented 2194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "63 " "Implemented 63 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 0 1551966662745 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 0 1551966662745 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0 1551966662745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1928 " "Implemented 1928 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 0 1551966662745 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 0 1551966662745 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "" 0 0 1551966662745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0 1551966662745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0 1551966662938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  7 08:51:02 2019 " "Processing ended: Thu Mar  7 08:51:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0 1551966662938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0 1551966662938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0 1551966662938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0 1551966662938 ""}
