Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/HexDriver.sv Line: 23
Warning (10268): Verilog HDL information at pong.sv(30): always construct contains both blocking and non-blocking assignments File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/pong.sv Line: 30
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62_soc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_mm_interconnect_0_router_007.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at final_project.sv(175): created implicit net for "valid" File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/Lab 62 provided files/final_project.sv Line: 175
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at lab62_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/munch/OneDrive/Desktop/Assignments_Homeworks/Sophmore_Year/Semester_2/ECE_385/Week_10/PLEASE_WORK/db/ip/lab62_soc/submodules/lab62_soc_spi_0.v Line: 402
