Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar  7 00:04:08 2025
| Host         : Prokopias running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.963        0.000                      0                  786        0.068        0.000                      0                  786        3.750        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.963        0.000                      0                  786        0.068        0.000                      0                  786        3.750        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_nzp/reg_z/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.972ns  (logic 3.364ns (37.493%)  route 5.608ns (62.507%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.638 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.951 f  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.482    11.434    slc3/cpu/cpu_control/ALU1_out01_in[15]
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.306    11.740 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.570    12.310    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    12.434 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          0.944    13.378    slc3/cpu/cpu_control/p_0_in__0
    SLICE_X8Y82          LUT5 (Prop_lut5_I4_O)        0.124    13.502 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=1, routed)           0.473    13.974    slc3/cpu/cpu_control/data_q[0]_i_2__0_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I0_O)        0.124    14.098 r  slc3/cpu/cpu_control/data_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    14.098    slc3/cpu/ben_nzp/reg_z/data_q_reg[0]_0
    SLICE_X8Y81          FDRE                                         r  slc3/cpu/ben_nzp/reg_z/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.430    14.759    slc3/cpu/ben_nzp/reg_z/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  slc3/cpu/ben_nzp/reg_z/data_q_reg[0]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.081    15.061    slc3/cpu/ben_nzp/reg_z/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -14.098    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_nzp/reg_p/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 3.250ns (37.003%)  route 5.533ns (62.997%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.837 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.447    11.285    slc3/cpu/cpu_control/ALU1_out01_in[11]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.306    11.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_15/O
                         net (fo=1, routed)           0.658    12.249    slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_15_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.373 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_5/O
                         net (fo=8, routed)           0.616    12.989    slc3/cpu/cpu_control/data_q_reg[11]
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.124    13.113 r  slc3/cpu/cpu_control/data_q[0]_i_4/O
                         net (fo=2, routed)           0.672    13.785    slc3/cpu/cpu_control/data_q[0]_i_4_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I1_O)        0.124    13.909 r  slc3/cpu/cpu_control/data_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.909    slc3/cpu/ben_nzp/reg_p/data_q_reg[0]_0
    SLICE_X8Y81          FDRE                                         r  slc3/cpu/ben_nzp/reg_p/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.430    14.759    slc3/cpu/ben_nzp/reg_p/clk_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  slc3/cpu/ben_nzp/reg_p/data_q_reg[0]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.077    15.057    slc3/cpu/ben_nzp/reg_p/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 2.904ns (35.569%)  route 5.260ns (64.431%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.746 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.458    11.204    slc3/cpu/cpu_control/ALU1_out01_in[8]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.299    11.503 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_13/O
                         net (fo=2, routed)           0.825    12.329    slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_13_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.453 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_4/O
                         net (fo=7, routed)           0.838    13.290    slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/DIB0
    SLICE_X2Y80          RAMD32                                       r  slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.498    14.827    slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y80          RAMD32                                       r  slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/RAMB/CLK
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X2Y80          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.863    slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.290    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 3.002ns (37.299%)  route 5.046ns (62.701%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.837 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.447    11.285    slc3/cpu/cpu_control/ALU1_out01_in[11]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.306    11.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_15/O
                         net (fo=1, routed)           0.658    12.249    slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_15_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.373 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_5/O
                         net (fo=8, routed)           0.801    13.174    slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/DIC1
    SLICE_X2Y80          RAMD32                                       r  slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.498    14.827    slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y80          RAMD32                                       r  slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/RAMC_D1/CLK
                         clock pessimism              0.257    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X2Y80          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.799    slc3/cpu/regfile/regfile_reg_r2_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -13.174    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regfile_reg_r1_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.034ns  (logic 3.116ns (38.787%)  route 4.918ns (61.213%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.638 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.951 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.482    11.434    slc3/cpu/cpu_control/ALU1_out01_in[15]
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.306    11.740 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.570    12.310    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    12.434 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          0.725    13.159    slc3/cpu/regfile/regfile_reg_r1_0_7_12_15/DIB1
    SLICE_X2Y83          RAMD32                                       r  slc3/cpu/regfile/regfile_reg_r1_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.502    14.831    slc3/cpu/regfile/regfile_reg_r1_0_7_12_15/WCLK
    SLICE_X2Y83          RAMD32                                       r  slc3/cpu/regfile/regfile_reg_r1_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.257    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X2Y83          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.824    slc3/cpu/regfile/regfile_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.904ns (35.566%)  route 5.261ns (64.434%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.746 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.458    11.204    slc3/cpu/cpu_control/ALU1_out01_in[8]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.299    11.503 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_13/O
                         net (fo=2, routed)           0.825    12.329    slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_13_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.453 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_4/O
                         net (fo=7, routed)           0.838    13.291    slc3/cpu/ir_reg/databus[8]
    SLICE_X5Y84          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.501    14.830    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)       -0.069    14.995    slc3/cpu/ir_reg/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/regfile_reg_r2_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 3.116ns (39.009%)  route 4.872ns (60.991%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.638 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.951 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.482    11.434    slc3/cpu/cpu_control/ALU1_out01_in[15]
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.306    11.740 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.570    12.310    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    12.434 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          0.680    13.114    slc3/cpu/regfile/regfile_reg_r2_0_7_12_15/DIB1
    SLICE_X2Y82          RAMD32                                       r  slc3/cpu/regfile/regfile_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.501    14.830    slc3/cpu/regfile/regfile_reg_r2_0_7_12_15/WCLK
    SLICE_X2Y82          RAMD32                                       r  slc3/cpu/regfile/regfile_reg_r2_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.257    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X2Y82          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.823    slc3/cpu/regfile/regfile_reg_r2_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MDR/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 3.240ns (39.683%)  route 4.925ns (60.317%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.638 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.951 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.482    11.434    slc3/cpu/cpu_control/ALU1_out01_in[15]
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.306    11.740 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.570    12.310    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    12.434 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          0.733    13.167    slc3/cpu/cpu_control/p_0_in__0
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124    13.291 r  slc3/cpu/cpu_control/data_q[15]_i_2/O
                         net (fo=1, routed)           0.000    13.291    slc3/cpu/MDR/D[15]
    SLICE_X9Y81          FDRE                                         r  slc3/cpu/MDR/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.430    14.759    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  slc3/cpu/MDR/data_q_reg[15]/C
                         clock pessimism              0.257    15.016    
                         clock uncertainty           -0.035    14.980    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.031    15.011    slc3/cpu/MDR/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -13.291    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MAR/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 3.116ns (38.109%)  route 5.061ns (61.891%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.638 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.638    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.951 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.482    11.434    slc3/cpu/cpu_control/ALU1_out01_in[15]
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.306    11.740 f  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11/O
                         net (fo=1, routed)           0.570    12.310    slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_11_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    12.434 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=10, routed)          0.869    13.302    slc3/cpu/MAR/p_0_in__0
    SLICE_X6Y80          FDRE                                         r  slc3/cpu/MAR/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.496    14.825    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  slc3/cpu/MAR/data_q_reg[15]/C
                         clock pessimism              0.270    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X6Y80          FDRE (Setup_fdre_C_D)       -0.028    15.031    slc3/cpu/MAR/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -13.302    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MDR/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 3.028ns (37.100%)  route 5.134ns (62.900%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.618     5.126    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.582 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=54, routed)          1.106     6.687    slc3/cpu/cpu_control/state[3]
    SLICE_X3Y85          LUT5 (Prop_lut5_I4_O)        0.152     6.839 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.282     7.122    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.328     7.450 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_9/O
                         net (fo=18, routed)          1.032     8.482    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     8.831 r  slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.720     9.550    slc3/cpu/regfile/Sr1_out[0]
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.328     9.878 r  slc3/cpu/regfile/i__carry_i_8/O
                         net (fo=1, routed)           0.000     9.878    slc3/cpu/alu_reg/S[0]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.410 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.410    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.524 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.524    slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__0_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.746 r  slc3/cpu/alu_reg/ALU1_out0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.458    11.204    slc3/cpu/cpu_control/ALU1_out01_in[8]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.299    11.503 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_13/O
                         net (fo=2, routed)           0.825    12.329    slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_13_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.124    12.453 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_6_11_i_4/O
                         net (fo=7, routed)           0.711    13.163    slc3/cpu/cpu_control/data_q_reg[8]
    SLICE_X10Y77         LUT5 (Prop_lut5_I0_O)        0.124    13.287 r  slc3/cpu/cpu_control/data_q[8]_i_1/O
                         net (fo=1, routed)           0.000    13.287    slc3/cpu/MDR/D[8]
    SLICE_X10Y77         FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.427    14.756    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/C
                         clock pessimism              0.257    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.079    15.056    slc3/cpu/MDR/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  1.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.501%)  route 0.231ns (52.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.554     1.422    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  slc3/cpu/MDR/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  slc3/cpu/MDR/data_q_reg[2]/Q
                         net (fo=3, routed)           0.063     1.650    mem_subsystem/init_ram/Q[2]
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.695 r  mem_subsystem/init_ram/sram0_i_26/O
                         net (fo=1, routed)           0.168     1.862    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.499    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.795    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.405%)  route 0.263ns (58.595%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.557     1.425    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  slc3/cpu/MDR/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  slc3/cpu/MDR/data_q_reg[14]/Q
                         net (fo=4, routed)           0.156     1.722    mem_subsystem/init_ram/Q[14]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.767 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.108     1.875    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.479    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.775    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.319%)  route 0.287ns (60.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.424    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  slc3/cpu/MDR/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  slc3/cpu/MDR/data_q_reg[9]/Q
                         net (fo=3, routed)           0.068     1.634    mem_subsystem/init_ram/Q[9]
    SLICE_X8Y80          LUT4 (Prop_lut4_I1_O)        0.045     1.679 r  mem_subsystem/init_ram/sram0_i_19/O
                         net (fo=1, routed)           0.219     1.897    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.479    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.775    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 sw_sync[8]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MDR/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.554     1.422    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  sw_sync[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  sw_sync[8]/q_reg/Q
                         net (fo=1, routed)           0.089     1.652    slc3/cpu/cpu_control/data_q_reg[8]_1
    SLICE_X10Y77         LUT5 (Prop_lut5_I1_O)        0.045     1.697 r  slc3/cpu/cpu_control/data_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.697    slc3/cpu/MDR/D[8]
    SLICE_X10Y77         FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.820     1.934    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/C
                         clock pessimism             -0.499     1.435    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.121     1.556    slc3/cpu/MDR/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.668%)  route 0.318ns (60.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.554     1.422    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  slc3/cpu/MDR/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  slc3/cpu/MDR/data_q_reg[6]/Q
                         net (fo=3, routed)           0.078     1.664    mem_subsystem/init_ram/Q[6]
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.709 r  mem_subsystem/init_ram/sram0_i_22/O
                         net (fo=1, routed)           0.240     1.949    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.499    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.795    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.212%)  route 0.311ns (59.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.424    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  slc3/cpu/MDR/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164     1.588 r  slc3/cpu/MDR/data_q_reg[7]/Q
                         net (fo=3, routed)           0.204     1.792    mem_subsystem/init_ram/Q[7]
    SLICE_X9Y79          LUT4 (Prop_lut4_I1_O)        0.045     1.837 r  mem_subsystem/init_ram/sram0_i_21/O
                         net (fo=1, routed)           0.107     1.944    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.479    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.775    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.589     1.457    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=54, routed)          0.122     1.721    slc3/cpu/cpu_control/state[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.766 r  slc3/cpu/cpu_control/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.766    slc3/cpu/cpu_control/state_nxt[2]
    SLICE_X2Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.858     1.972    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.502     1.470    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.120     1.590    slc3/cpu/cpu_control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.553%)  route 0.352ns (65.447%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.423    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  slc3/cpu/MDR/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  slc3/cpu/MDR/data_q_reg[3]/Q
                         net (fo=3, routed)           0.227     1.792    mem_subsystem/init_ram/Q[3]
    SLICE_X11Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.837 r  mem_subsystem/init_ram/sram0_i_25/O
                         net (fo=1, routed)           0.125     1.962    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.864     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.479    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.775    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.561     1.429    button_sync[2]/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  button_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.148     1.577 r  button_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.651    button_sync[2]/ff2
    SLICE_X8Y87          LUT4 (Prop_lut4_I1_O)        0.098     1.749 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.749    button_sync[2]/q_i_1__1_n_0
    SLICE_X8Y87          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.829     1.943    button_sync[2]/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.514     1.429    
    SLICE_X8Y87          FDRE (Hold_fdre_C_D)         0.120     1.549    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 button_sync[1]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.560     1.428    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  button_sync[1]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148     1.576 r  button_sync[1]/ff1_reg/Q
                         net (fo=3, routed)           0.075     1.651    button_sync[1]/ff1
    SLICE_X12Y84         LUT4 (Prop_lut4_I2_O)        0.098     1.749 r  button_sync[1]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    button_sync[1]/q_i_1__0_n_0
    SLICE_X12Y84         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.827     1.941    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.513     1.428    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.120     1.548    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y73    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y75    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y75    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y76    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y81    slc3/cpu/regfile/regfile_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.640ns  (logic 4.204ns (36.114%)  route 7.436ns (63.886%))
  Logic Levels:           6  (LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606     5.114    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          1.810     7.379    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X1Y86          LUT2 (Prop_lut2_I1_O)        0.152     7.531 r  slc3/io_bridge/hex_o/hex_seg_right_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.433     7.965    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_5_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.326     8.291 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.151     8.442    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124     8.566 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.848     9.414    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_5_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.538 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.162     9.700    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     9.824 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.032    13.856    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    16.754 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.754    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.551ns  (logic 3.582ns (33.954%)  route 6.968ns (66.046%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.605     5.113    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.569 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=61, routed)          2.510     8.079    slc3/cpu/ir_reg/p_0_in[0]
    SLICE_X5Y85          LUT6 (Prop_lut6_I0_O)        0.124     8.203 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     8.873    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.124     8.997 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.788    12.785    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    15.663 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.663    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.388ns  (logic 3.613ns (34.781%)  route 6.775ns (65.219%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.605     5.113    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.569 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=61, routed)          2.735     8.304    slc3/io_bridge/hex_o/S[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.428 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.813     9.241    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I3_O)        0.124     9.365 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.227    12.592    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.501 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.501    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.336ns  (logic 3.621ns (35.036%)  route 6.715ns (64.964%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606     5.114    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.921     8.490    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X9Y84          LUT6 (Prop_lut6_I1_O)        0.124     8.614 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.886     9.500    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2_n_0
    SLICE_X10Y84         LUT5 (Prop_lut5_I0_O)        0.124     9.624 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.908    12.532    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    15.450 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.450    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 3.622ns (35.058%)  route 6.710ns (64.942%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606     5.114    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.263     7.832    slc3/cpu/ir_reg/p_0_in[1]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.956 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.811     8.768    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_3_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I2_O)        0.124     8.892 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.636    12.528    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    15.446 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.446    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.250ns  (logic 3.676ns (35.868%)  route 6.574ns (64.132%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606     5.114    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          3.460     9.030    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X54Y76         LUT3 (Prop_lut3_I1_O)        0.116     9.146 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.114    12.259    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.104    15.364 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.364    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.148ns  (logic 3.612ns (35.590%)  route 6.536ns (64.410%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.605     5.113    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.456     5.569 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=61, routed)          2.733     8.302    slc3/io_bridge/hex_o/S[0]
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.426 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.835     9.261    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.385 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.968    12.353    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    15.261 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.261    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 3.696ns (36.449%)  route 6.445ns (63.551%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606     5.114    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          3.471     9.041    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X54Y76         LUT3 (Prop_lut3_I1_O)        0.117     9.158 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.974    12.132    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.123    15.255 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.255    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.196ns  (logic 3.485ns (34.177%)  route 6.711ns (65.823%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.537     5.045    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.456     5.501 r  button_sync[0]/q_reg/Q
                         net (fo=152, routed)         3.679     9.180    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X9Y87          LUT5 (Prop_lut5_I0_O)        0.124     9.304 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.032    12.336    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.241 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.241    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 3.618ns (35.989%)  route 6.436ns (64.011%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.606     5.114    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     5.570 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.733     8.303    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.427 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.809     9.236    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X9Y85          LUT5 (Prop_lut5_I0_O)        0.124     9.360 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.894    12.253    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    15.168 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.168    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.366ns (79.598%)  route 0.350ns (20.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.350     1.944    lopt_2
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.169 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.169    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.371ns (79.813%)  route 0.347ns (20.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.941    lopt_1
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.172 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.172    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.388ns (79.865%)  route 0.350ns (20.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.589     1.457    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.350     1.948    lopt
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.196 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.196    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.386ns (76.389%)  route 0.428ns (23.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.589     1.457    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=12, routed)          0.428     2.027    led_o_OBUF[9]
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.271 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.271    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.359ns (74.584%)  route 0.463ns (25.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[2]/Q
                         net (fo=30, routed)          0.463     2.059    led_o_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.277 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.277    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.389ns (75.696%)  route 0.446ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  slc3/cpu/ir_reg/data_q_reg[4]/Q
                         net (fo=44, routed)          0.446     2.039    led_o_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.288 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.288    led_o[4]
    D16                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.367ns (73.534%)  route 0.492ns (26.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.586     1.454    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.595 r  slc3/cpu/ir_reg/data_q_reg[3]/Q
                         net (fo=12, routed)          0.492     2.087    led_o_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.313 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.313    led_o[3]
    D15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.373ns (73.691%)  route 0.490ns (26.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  slc3/cpu/ir_reg/data_q_reg[6]/Q
                         net (fo=10, routed)          0.490     2.084    led_o_OBUF[6]
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.316 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.316    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.362ns (71.885%)  route 0.533ns (28.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.533     2.127    lopt_4
    G17                  OBUF (Prop_obuf_I_O)         1.221     3.348 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.348    led_o[15]
    G17                                                               r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.364ns (70.242%)  route 0.578ns (29.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  slc3/cpu/ir_reg/data_q_reg[5]/Q
                         net (fo=15, routed)          0.578     2.171    led_o_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     3.394 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.394    led_o[5]
    F18                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 1.322ns (28.632%)  route 3.294ns (71.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.294     4.615    button_sync[2]/run_i_IBUF
    SLICE_X13Y80         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429     4.758    button_sync[2]/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 1.325ns (30.185%)  route 3.065ns (69.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.065     4.391    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X11Y75         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.424     4.753    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 1.326ns (31.059%)  route 2.942ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           2.942     4.268    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X12Y74         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.423     4.752    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.265ns  (logic 1.316ns (30.864%)  route 2.949ns (69.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.949     4.265    button_sync[0]/reset_IBUF
    SLICE_X9Y74          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.423     4.752    button_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.234ns  (logic 1.343ns (31.728%)  route 2.891ns (68.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.343     1.343 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           2.891     4.234    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X12Y84         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.434     4.763    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.188ns  (logic 1.325ns (31.641%)  route 2.863ns (68.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           2.863     4.188    button_sync[1]/continue_i_IBUF
    SLICE_X12Y84         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.434     4.763    button_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.078ns  (logic 1.327ns (32.535%)  route 2.751ns (67.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.751     4.078    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X11Y75         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.424     4.753    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.333ns (33.007%)  route 2.705ns (66.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         1.333     1.333 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           2.705     4.037    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X12Y86         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.435     4.764    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.349ns (33.794%)  route 2.644ns (66.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           2.644     3.993    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X11Y77         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.427     4.756    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.969ns  (logic 1.328ns (33.457%)  route 2.641ns (66.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.641     3.969    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X10Y75         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.424     4.753    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  sw_sync[2]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.416ns (29.288%)  route 1.005ns (70.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.005     1.422    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X12Y84         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.827     1.941    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.415ns (28.647%)  route 1.034ns (71.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.034     1.449    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X11Y77         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.820     1.934    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.413ns (28.097%)  route 1.057ns (71.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.057     1.470    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X12Y80         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     1.937    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.425ns (28.679%)  route 1.057ns (71.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.057     1.482    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X13Y80         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     1.937    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X13Y80         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.402ns (26.907%)  route 1.091ns (73.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.091     1.493    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X12Y74         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.817     1.931    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.427ns (28.339%)  route 1.080ns (71.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.080     1.507    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y74         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.817     1.931    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.424ns (27.799%)  route 1.102ns (72.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.102     1.527    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X12Y80         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     1.937    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X12Y80         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.531ns  (logic 0.422ns (27.568%)  route 1.109ns (72.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.109     1.531    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X8Y87          FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.829     1.943    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.549ns  (logic 0.417ns (26.906%)  route 1.133ns (73.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.133     1.549    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X12Y86         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.828     1.942    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.410ns (25.932%)  route 1.170ns (74.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.170     1.579    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X12Y86         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.828     1.942    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  sw_sync[12]/ff_reg/C





