Analysis & Synthesis report for p4
Fri Apr 03 22:07:14 2015
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 03 22:07:14 2015    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; p4                                       ;
; Top-level Entity Name              ; BCD_adder                                ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 39                                       ;
;     Total combinational functions  ; 39                                       ;
;     Dedicated logic registers      ; 0                                        ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 46                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; BCD_adder          ; p4                 ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                           ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                    ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+
; ../tut2/seg7_4decoder.vhd        ; yes             ; User VHDL File  ; C:/altera/12.1/tut2/seg7_4decoder.vhd           ;         ;
; ../tut21/mux4_2.vhd              ; yes             ; User VHDL File  ; C:/altera/12.1/tut21/mux4_2.vhd                 ;         ;
; ../tut21/mux2state.vhd           ; yes             ; User VHDL File  ; C:/altera/12.1/tut21/mux2state.vhd              ;         ;
; ../tut21/comparator.vhd          ; yes             ; User VHDL File  ; C:/altera/12.1/tut21/comparator.vhd             ;         ;
; ../tut21/A_4decoder.vhd          ; yes             ; User VHDL File  ; C:/altera/12.1/tut21/A_4decoder.vhd             ;         ;
; ../lab_2_part3/full_adder.vhd    ; yes             ; User VHDL File  ; C:/altera/12.1/lab_2_part3/full_adder.vhd       ;         ;
; bin_2dec.vhd                     ; yes             ; User VHDL File  ; C:/altera/12.1/lab_2_part_4/bin_2dec.vhd        ;         ;
; full_4bit_adder.vhd              ; yes             ; User VHDL File  ; C:/altera/12.1/lab_2_part_4/full_4bit_adder.vhd ;         ;
; B_4decoder.vhd                   ; yes             ; User VHDL File  ; C:/altera/12.1/lab_2_part_4/B_4decoder.vhd      ;         ;
; BCD_adder.vhd                    ; yes             ; User VHDL File  ; C:/altera/12.1/lab_2_part_4/BCD_adder.vhd       ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 46               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out          ; 11               ;
; Total fan-out            ; 227              ;
; Average fan-out          ; 1.73             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                    ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------+--------------+
; |BCD_adder                 ; 39 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 46   ; 0            ; |BCD_adder                                         ;              ;
;    |bin_2dec:bin|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|bin_2dec:bin                            ;              ;
;       |A_4decoder:A|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|bin_2dec:bin|A_4decoder:A               ;              ;
;       |comparator:Comp|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|bin_2dec:bin|comparator:Comp            ;              ;
;    |full_4bit_adder:adder| ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|full_4bit_adder:adder                   ;              ;
;       |full_adder:adder1|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|full_4bit_adder:adder|full_adder:adder1 ;              ;
;       |full_adder:adder2|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|full_4bit_adder:adder|full_adder:adder2 ;              ;
;       |full_adder:adder3|  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|full_4bit_adder:adder|full_adder:adder3 ;              ;
;       |full_adder:adder4|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|full_4bit_adder:adder|full_adder:adder4 ;              ;
;    |mux4_2:mux|            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|mux4_2:mux                              ;              ;
;    |seg7_4decoder:digit1|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|seg7_4decoder:digit1                    ;              ;
;    |seg7_4decoder:digit3|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|seg7_4decoder:digit3                    ;              ;
;    |seg7_4decoder:digit4|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |BCD_adder|seg7_4decoder:digit4                    ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |BCD_adder|mux4_2:mux|M[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Fri Apr 03 22:07:10 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off p4 -c p4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /altera/12.1/tut2/seg7_4decoder.vhd
    Info (12022): Found design unit 1: seg7_4decoder-seg7_4decoder_arch
    Info (12023): Found entity 1: seg7_4decoder
Info (12021): Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/mux4_2.vhd
    Info (12022): Found design unit 1: mux4_2-mux4_2_arch
    Info (12023): Found entity 1: mux4_2
Info (12021): Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/mux2state.vhd
    Info (12022): Found design unit 1: mux2state-mux2state_arch
    Info (12023): Found entity 1: mux2state
Info (12021): Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/comparator.vhd
    Info (12022): Found design unit 1: comparator-comparator_arch
    Info (12023): Found entity 1: comparator
Info (12021): Found 2 design units, including 1 entities, in source file /altera/12.1/tut21/a_4decoder.vhd
    Info (12022): Found design unit 1: A_4decoder-A_4decoder_arch
    Info (12023): Found entity 1: A_4decoder
Info (12021): Found 2 design units, including 1 entities, in source file /altera/12.1/lab_2_part3/full_adder.vhd
    Info (12022): Found design unit 1: full_adder-full_adder_arch
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file bin_2dec.vhd
    Info (12022): Found design unit 1: bin_2dec-bin_2dec_arch
    Info (12023): Found entity 1: bin_2dec
Info (12021): Found 2 design units, including 1 entities, in source file full_4bit_adder.vhd
    Info (12022): Found design unit 1: full_4bit_adder-full_4bit_adder_arch
    Info (12023): Found entity 1: full_4bit_adder
Info (12021): Found 2 design units, including 1 entities, in source file b_4decoder.vhd
    Info (12022): Found design unit 1: B_4decoder-B_4decoder_arch
    Info (12023): Found entity 1: B_4decoder
Info (12021): Found 2 design units, including 1 entities, in source file bcd_adder.vhd
    Info (12022): Found design unit 1: BCD_adder-BCD_adder_arch
    Info (12023): Found entity 1: BCD_adder
Info (12127): Elaborating entity "BCD_adder" for the top level hierarchy
Info (12128): Elaborating entity "full_4bit_adder" for hierarchy "full_4bit_adder:adder"
Info (12128): Elaborating entity "full_adder" for hierarchy "full_4bit_adder:adder|full_adder:adder1"
Info (10041): Inferred latch for "X[0]" at full_adder.vhd(18)
Info (10041): Inferred latch for "X[1]" at full_adder.vhd(18)
Info (12128): Elaborating entity "bin_2dec" for hierarchy "bin_2dec:bin"
Info (12128): Elaborating entity "comparator" for hierarchy "bin_2dec:bin|comparator:Comp"
Info (12128): Elaborating entity "A_4decoder" for hierarchy "bin_2dec:bin|A_4decoder:A"
Info (12128): Elaborating entity "mux4_2" for hierarchy "bin_2dec:bin|mux4_2:Mux4"
Info (10041): Inferred latch for "M[0]" at mux4_2.vhd(14)
Info (10041): Inferred latch for "M[1]" at mux4_2.vhd(14)
Info (10041): Inferred latch for "M[2]" at mux4_2.vhd(14)
Info (10041): Inferred latch for "M[3]" at mux4_2.vhd(14)
Info (12128): Elaborating entity "mux2state" for hierarchy "bin_2dec:bin|mux2state:Mux2"
Info (12128): Elaborating entity "B_4decoder" for hierarchy "B_4decoder:Bcircuit"
Info (12128): Elaborating entity "seg7_4decoder" for hierarchy "seg7_4decoder:digit1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Led_Disp1[1]" is stuck at GND
    Warning (13410): Pin "Led_Disp1[2]" is stuck at GND
    Warning (13410): Pin "Led_Disp1[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 85 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 39 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 545 megabytes
    Info: Processing ended: Fri Apr 03 22:07:14 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


