#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* I2CS_SCB */
I2CS_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2CS_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2CS_SCB__CTRL EQU CYREG_SCB0_CTRL
I2CS_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2CS_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2CS_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2CS_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2CS_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2CS_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2CS_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2CS_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2CS_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2CS_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2CS_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2CS_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2CS_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2CS_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2CS_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2CS_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2CS_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2CS_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2CS_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2CS_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2CS_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2CS_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2CS_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2CS_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2CS_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2CS_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2CS_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2CS_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2CS_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2CS_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2CS_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2CS_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2CS_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2CS_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2CS_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2CS_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2CS_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2CS_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2CS_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2CS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2CS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2CS_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2CS_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2CS_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2CS_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2CS_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2CS_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2CS_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2CS_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2CS_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2CS_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2CS_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2CS_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2CS_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2CS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2CS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2CS_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2CS_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2CS_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2CS_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2CS_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2CS_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2CS_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2CS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2CS_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2CS_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2CS_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2CS_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2CS_SCB__SS0_POSISTION EQU 0
I2CS_SCB__SS1_POSISTION EQU 1
I2CS_SCB__SS2_POSISTION EQU 2
I2CS_SCB__SS3_POSISTION EQU 3
I2CS_SCB__STATUS EQU CYREG_SCB0_STATUS
I2CS_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2CS_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2CS_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2CS_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2CS_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2CS_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2CS_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2CS_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* I2CS_SCB_IRQ */
I2CS_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CS_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CS_SCB_IRQ__INTC_MASK EQU 0x400
I2CS_SCB_IRQ__INTC_NUMBER EQU 10
I2CS_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2CS_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CS_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CS_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CS_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2CS_SCBCLK */
I2CS_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CS_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2CS_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CS_SCBCLK__MASK EQU 0x80000000
I2CS_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* I2CS_scl */
I2CS_scl__0__DM__MASK EQU 0x07
I2CS_scl__0__DM__SHIFT EQU 0
I2CS_scl__0__DR EQU CYREG_PRT4_DR
I2CS_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2CS_scl__0__HSIOM_MASK EQU 0x0000000F
I2CS_scl__0__HSIOM_SHIFT EQU 0
I2CS_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2CS_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CS_scl__0__MASK EQU 0x01
I2CS_scl__0__PC EQU CYREG_PRT4_PC
I2CS_scl__0__PC2 EQU CYREG_PRT4_PC2
I2CS_scl__0__PORT EQU 4
I2CS_scl__0__PS EQU CYREG_PRT4_PS
I2CS_scl__0__SHIFT EQU 0
I2CS_scl__DR EQU CYREG_PRT4_DR
I2CS_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2CS_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CS_scl__MASK EQU 0x01
I2CS_scl__PC EQU CYREG_PRT4_PC
I2CS_scl__PC2 EQU CYREG_PRT4_PC2
I2CS_scl__PORT EQU 4
I2CS_scl__PS EQU CYREG_PRT4_PS
I2CS_scl__SHIFT EQU 0

/* I2CS_sda */
I2CS_sda__0__DM__MASK EQU 0x38
I2CS_sda__0__DM__SHIFT EQU 3
I2CS_sda__0__DR EQU CYREG_PRT4_DR
I2CS_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2CS_sda__0__HSIOM_MASK EQU 0x000000F0
I2CS_sda__0__HSIOM_SHIFT EQU 4
I2CS_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2CS_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CS_sda__0__MASK EQU 0x02
I2CS_sda__0__PC EQU CYREG_PRT4_PC
I2CS_sda__0__PC2 EQU CYREG_PRT4_PC2
I2CS_sda__0__PORT EQU 4
I2CS_sda__0__PS EQU CYREG_PRT4_PS
I2CS_sda__0__SHIFT EQU 1
I2CS_sda__DR EQU CYREG_PRT4_DR
I2CS_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2CS_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CS_sda__MASK EQU 0x02
I2CS_sda__PC EQU CYREG_PRT4_PC
I2CS_sda__PC2 EQU CYREG_PRT4_PC2
I2CS_sda__PORT EQU 4
I2CS_sda__PS EQU CYREG_PRT4_PS
I2CS_sda__SHIFT EQU 1

/* DEBUG_tx */
DEBUG_tx__0__DM__MASK EQU 0x07
DEBUG_tx__0__DM__SHIFT EQU 0
DEBUG_tx__0__DR EQU CYREG_PRT1_DR
DEBUG_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
DEBUG_tx__0__HSIOM_MASK EQU 0x0000000F
DEBUG_tx__0__HSIOM_SHIFT EQU 0
DEBUG_tx__0__INTCFG EQU CYREG_PRT1_INTCFG
DEBUG_tx__0__INTSTAT EQU CYREG_PRT1_INTSTAT
DEBUG_tx__0__MASK EQU 0x01
DEBUG_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_tx__0__PC EQU CYREG_PRT1_PC
DEBUG_tx__0__PC2 EQU CYREG_PRT1_PC2
DEBUG_tx__0__PORT EQU 1
DEBUG_tx__0__PS EQU CYREG_PRT1_PS
DEBUG_tx__0__SHIFT EQU 0
DEBUG_tx__DR EQU CYREG_PRT1_DR
DEBUG_tx__INTCFG EQU CYREG_PRT1_INTCFG
DEBUG_tx__INTSTAT EQU CYREG_PRT1_INTSTAT
DEBUG_tx__MASK EQU 0x01
DEBUG_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
DEBUG_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
DEBUG_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
DEBUG_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
DEBUG_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
DEBUG_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
DEBUG_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
DEBUG_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
DEBUG_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
DEBUG_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
DEBUG_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
DEBUG_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
DEBUG_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
DEBUG_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
DEBUG_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
DEBUG_tx__PC EQU CYREG_PRT1_PC
DEBUG_tx__PC2 EQU CYREG_PRT1_PC2
DEBUG_tx__PORT EQU 1
DEBUG_tx__PS EQU CYREG_PRT1_PS
DEBUG_tx__SHIFT EQU 0

/* RedPWM_cy_m0s8_tcpwm_1 */
RedPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
RedPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
RedPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
RedPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
RedPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
RedPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
RedPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
RedPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
RedPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
RedPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
RedPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
RedPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
RedPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
RedPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
RedPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
RedPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
RedPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* RedPin */
RedPin__0__DM__MASK EQU 0x7000
RedPin__0__DM__SHIFT EQU 12
RedPin__0__DR EQU CYREG_PRT2_DR
RedPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RedPin__0__HSIOM_MASK EQU 0x000F0000
RedPin__0__HSIOM_SHIFT EQU 16
RedPin__0__INTCFG EQU CYREG_PRT2_INTCFG
RedPin__0__INTSTAT EQU CYREG_PRT2_INTSTAT
RedPin__0__MASK EQU 0x10
RedPin__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
RedPin__0__OUT_SEL_SHIFT EQU 8
RedPin__0__OUT_SEL_VAL EQU 0
RedPin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RedPin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RedPin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RedPin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RedPin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RedPin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RedPin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RedPin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RedPin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RedPin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RedPin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RedPin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RedPin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RedPin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RedPin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RedPin__0__PC EQU CYREG_PRT2_PC
RedPin__0__PC2 EQU CYREG_PRT2_PC2
RedPin__0__PORT EQU 2
RedPin__0__PS EQU CYREG_PRT2_PS
RedPin__0__SHIFT EQU 4
RedPin__DR EQU CYREG_PRT2_DR
RedPin__INTCFG EQU CYREG_PRT2_INTCFG
RedPin__INTSTAT EQU CYREG_PRT2_INTSTAT
RedPin__MASK EQU 0x10
RedPin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RedPin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RedPin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RedPin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RedPin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RedPin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RedPin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RedPin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RedPin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RedPin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RedPin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RedPin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RedPin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RedPin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RedPin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RedPin__PC EQU CYREG_PRT2_PC
RedPin__PC2 EQU CYREG_PRT2_PC2
RedPin__PORT EQU 2
RedPin__PS EQU CYREG_PRT2_PS
RedPin__SHIFT EQU 4

/* BluePWM_cy_m0s8_tcpwm_1 */
BluePWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
BluePWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
BluePWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
BluePWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
BluePWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
BluePWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
BluePWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
BluePWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
BluePWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
BluePWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
BluePWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
BluePWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
BluePWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
BluePWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
BluePWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
BluePWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
BluePWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* BluePin */
BluePin__0__DM__MASK EQU 0x07
BluePin__0__DM__SHIFT EQU 0
BluePin__0__DR EQU CYREG_PRT0_DR
BluePin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BluePin__0__HSIOM_MASK EQU 0x0000000F
BluePin__0__HSIOM_SHIFT EQU 0
BluePin__0__INTCFG EQU CYREG_PRT0_INTCFG
BluePin__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BluePin__0__MASK EQU 0x01
BluePin__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
BluePin__0__OUT_SEL_SHIFT EQU 0
BluePin__0__OUT_SEL_VAL EQU 0
BluePin__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BluePin__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BluePin__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BluePin__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BluePin__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BluePin__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BluePin__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BluePin__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BluePin__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BluePin__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BluePin__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BluePin__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BluePin__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BluePin__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BluePin__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BluePin__0__PC EQU CYREG_PRT0_PC
BluePin__0__PC2 EQU CYREG_PRT0_PC2
BluePin__0__PORT EQU 0
BluePin__0__PS EQU CYREG_PRT0_PS
BluePin__0__SHIFT EQU 0
BluePin__DR EQU CYREG_PRT0_DR
BluePin__INTCFG EQU CYREG_PRT0_INTCFG
BluePin__INTSTAT EQU CYREG_PRT0_INTSTAT
BluePin__MASK EQU 0x01
BluePin__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BluePin__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BluePin__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BluePin__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BluePin__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BluePin__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BluePin__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BluePin__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BluePin__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BluePin__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BluePin__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BluePin__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BluePin__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BluePin__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BluePin__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BluePin__PC EQU CYREG_PRT0_PC
BluePin__PC2 EQU CYREG_PRT0_PC2
BluePin__PORT EQU 0
BluePin__PS EQU CYREG_PRT0_PS
BluePin__SHIFT EQU 0

/* DistEcho */
DistEcho__0__DM__MASK EQU 0x07
DistEcho__0__DM__SHIFT EQU 0
DistEcho__0__DR EQU CYREG_PRT2_DR
DistEcho__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DistEcho__0__HSIOM_MASK EQU 0x0000000F
DistEcho__0__HSIOM_SHIFT EQU 0
DistEcho__0__INTCFG EQU CYREG_PRT2_INTCFG
DistEcho__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DistEcho__0__MASK EQU 0x01
DistEcho__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DistEcho__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DistEcho__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DistEcho__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DistEcho__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DistEcho__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DistEcho__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DistEcho__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DistEcho__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DistEcho__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DistEcho__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DistEcho__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DistEcho__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DistEcho__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DistEcho__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DistEcho__0__PC EQU CYREG_PRT2_PC
DistEcho__0__PC2 EQU CYREG_PRT2_PC2
DistEcho__0__PORT EQU 2
DistEcho__0__PS EQU CYREG_PRT2_PS
DistEcho__0__SHIFT EQU 0
DistEcho__DR EQU CYREG_PRT2_DR
DistEcho__INTCFG EQU CYREG_PRT2_INTCFG
DistEcho__INTSTAT EQU CYREG_PRT2_INTSTAT
DistEcho__MASK EQU 0x01
DistEcho__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DistEcho__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DistEcho__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DistEcho__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DistEcho__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DistEcho__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DistEcho__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DistEcho__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DistEcho__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DistEcho__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DistEcho__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DistEcho__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DistEcho__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DistEcho__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DistEcho__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DistEcho__PC EQU CYREG_PRT2_PC
DistEcho__PC2 EQU CYREG_PRT2_PC2
DistEcho__PORT EQU 2
DistEcho__PS EQU CYREG_PRT2_PS
DistEcho__SHIFT EQU 0

/* GreenPWM_cy_m0s8_tcpwm_1 */
GreenPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
GreenPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
GreenPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
GreenPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
GreenPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
GreenPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
GreenPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
GreenPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
GreenPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
GreenPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
GreenPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
GreenPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
GreenPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* GreenPin */
GreenPin__0__DM__MASK EQU 0x38000
GreenPin__0__DM__SHIFT EQU 15
GreenPin__0__DR EQU CYREG_PRT2_DR
GreenPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GreenPin__0__HSIOM_MASK EQU 0x00F00000
GreenPin__0__HSIOM_SHIFT EQU 20
GreenPin__0__INTCFG EQU CYREG_PRT2_INTCFG
GreenPin__0__INTSTAT EQU CYREG_PRT2_INTSTAT
GreenPin__0__MASK EQU 0x20
GreenPin__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
GreenPin__0__OUT_SEL_SHIFT EQU 10
GreenPin__0__OUT_SEL_VAL EQU 2
GreenPin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GreenPin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GreenPin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GreenPin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GreenPin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GreenPin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GreenPin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GreenPin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GreenPin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GreenPin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GreenPin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GreenPin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GreenPin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GreenPin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GreenPin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GreenPin__0__PC EQU CYREG_PRT2_PC
GreenPin__0__PC2 EQU CYREG_PRT2_PC2
GreenPin__0__PORT EQU 2
GreenPin__0__PS EQU CYREG_PRT2_PS
GreenPin__0__SHIFT EQU 5
GreenPin__DR EQU CYREG_PRT2_DR
GreenPin__INTCFG EQU CYREG_PRT2_INTCFG
GreenPin__INTSTAT EQU CYREG_PRT2_INTSTAT
GreenPin__MASK EQU 0x20
GreenPin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GreenPin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GreenPin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GreenPin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GreenPin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GreenPin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GreenPin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GreenPin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GreenPin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GreenPin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GreenPin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GreenPin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GreenPin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GreenPin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GreenPin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GreenPin__PC EQU CYREG_PRT2_PC
GreenPin__PC2 EQU CYREG_PRT2_PC2
GreenPin__PORT EQU 2
GreenPin__PS EQU CYREG_PRT2_PS
GreenPin__SHIFT EQU 5

/* LumenCom_SCB */
LumenCom_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
LumenCom_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
LumenCom_SCB__CTRL EQU CYREG_SCB1_CTRL
LumenCom_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
LumenCom_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
LumenCom_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
LumenCom_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
LumenCom_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
LumenCom_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
LumenCom_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
LumenCom_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
LumenCom_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
LumenCom_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
LumenCom_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
LumenCom_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
LumenCom_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
LumenCom_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
LumenCom_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
LumenCom_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
LumenCom_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
LumenCom_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
LumenCom_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
LumenCom_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
LumenCom_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
LumenCom_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
LumenCom_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
LumenCom_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
LumenCom_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
LumenCom_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
LumenCom_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
LumenCom_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
LumenCom_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
LumenCom_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
LumenCom_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
LumenCom_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
LumenCom_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
LumenCom_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
LumenCom_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
LumenCom_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
LumenCom_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
LumenCom_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
LumenCom_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
LumenCom_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
LumenCom_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
LumenCom_SCB__INTR_M EQU CYREG_SCB1_INTR_M
LumenCom_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
LumenCom_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
LumenCom_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
LumenCom_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
LumenCom_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
LumenCom_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
LumenCom_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
LumenCom_SCB__INTR_S EQU CYREG_SCB1_INTR_S
LumenCom_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
LumenCom_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
LumenCom_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
LumenCom_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
LumenCom_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
LumenCom_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
LumenCom_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
LumenCom_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
LumenCom_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
LumenCom_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
LumenCom_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
LumenCom_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
LumenCom_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
LumenCom_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
LumenCom_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
LumenCom_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
LumenCom_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
LumenCom_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
LumenCom_SCB__SS0_POSISTION EQU 0
LumenCom_SCB__SS1_POSISTION EQU 1
LumenCom_SCB__SS2_POSISTION EQU 2
LumenCom_SCB__SS3_POSISTION EQU 3
LumenCom_SCB__STATUS EQU CYREG_SCB1_STATUS
LumenCom_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
LumenCom_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
LumenCom_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
LumenCom_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
LumenCom_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
LumenCom_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
LumenCom_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
LumenCom_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* LumenCom_SCB_IRQ */
LumenCom_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LumenCom_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LumenCom_SCB_IRQ__INTC_MASK EQU 0x800
LumenCom_SCB_IRQ__INTC_NUMBER EQU 11
LumenCom_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
LumenCom_SCB_IRQ__INTC_PRIOR_NUM EQU 3
LumenCom_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
LumenCom_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LumenCom_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LumenCom_SCBCLK */
LumenCom_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
LumenCom_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
LumenCom_SCBCLK__ENABLE_MASK EQU 0x80000000
LumenCom_SCBCLK__MASK EQU 0x80000000
LumenCom_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* LumenCom_scl */
LumenCom_scl__0__DM__MASK EQU 0x07
LumenCom_scl__0__DM__SHIFT EQU 0
LumenCom_scl__0__DR EQU CYREG_PRT3_DR
LumenCom_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LumenCom_scl__0__HSIOM_MASK EQU 0x0000000F
LumenCom_scl__0__HSIOM_SHIFT EQU 0
LumenCom_scl__0__INTCFG EQU CYREG_PRT3_INTCFG
LumenCom_scl__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LumenCom_scl__0__MASK EQU 0x01
LumenCom_scl__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LumenCom_scl__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LumenCom_scl__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LumenCom_scl__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LumenCom_scl__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LumenCom_scl__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LumenCom_scl__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LumenCom_scl__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LumenCom_scl__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LumenCom_scl__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LumenCom_scl__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LumenCom_scl__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LumenCom_scl__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LumenCom_scl__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LumenCom_scl__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LumenCom_scl__0__PC EQU CYREG_PRT3_PC
LumenCom_scl__0__PC2 EQU CYREG_PRT3_PC2
LumenCom_scl__0__PORT EQU 3
LumenCom_scl__0__PS EQU CYREG_PRT3_PS
LumenCom_scl__0__SHIFT EQU 0
LumenCom_scl__DR EQU CYREG_PRT3_DR
LumenCom_scl__INTCFG EQU CYREG_PRT3_INTCFG
LumenCom_scl__INTSTAT EQU CYREG_PRT3_INTSTAT
LumenCom_scl__MASK EQU 0x01
LumenCom_scl__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LumenCom_scl__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LumenCom_scl__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LumenCom_scl__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LumenCom_scl__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LumenCom_scl__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LumenCom_scl__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LumenCom_scl__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LumenCom_scl__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LumenCom_scl__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LumenCom_scl__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LumenCom_scl__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LumenCom_scl__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LumenCom_scl__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LumenCom_scl__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LumenCom_scl__PC EQU CYREG_PRT3_PC
LumenCom_scl__PC2 EQU CYREG_PRT3_PC2
LumenCom_scl__PORT EQU 3
LumenCom_scl__PS EQU CYREG_PRT3_PS
LumenCom_scl__SHIFT EQU 0

/* LumenCom_sda */
LumenCom_sda__0__DM__MASK EQU 0x38
LumenCom_sda__0__DM__SHIFT EQU 3
LumenCom_sda__0__DR EQU CYREG_PRT3_DR
LumenCom_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LumenCom_sda__0__HSIOM_MASK EQU 0x000000F0
LumenCom_sda__0__HSIOM_SHIFT EQU 4
LumenCom_sda__0__INTCFG EQU CYREG_PRT3_INTCFG
LumenCom_sda__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LumenCom_sda__0__MASK EQU 0x02
LumenCom_sda__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LumenCom_sda__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LumenCom_sda__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LumenCom_sda__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LumenCom_sda__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LumenCom_sda__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LumenCom_sda__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LumenCom_sda__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LumenCom_sda__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LumenCom_sda__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LumenCom_sda__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LumenCom_sda__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LumenCom_sda__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LumenCom_sda__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LumenCom_sda__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LumenCom_sda__0__PC EQU CYREG_PRT3_PC
LumenCom_sda__0__PC2 EQU CYREG_PRT3_PC2
LumenCom_sda__0__PORT EQU 3
LumenCom_sda__0__PS EQU CYREG_PRT3_PS
LumenCom_sda__0__SHIFT EQU 1
LumenCom_sda__DR EQU CYREG_PRT3_DR
LumenCom_sda__INTCFG EQU CYREG_PRT3_INTCFG
LumenCom_sda__INTSTAT EQU CYREG_PRT3_INTSTAT
LumenCom_sda__MASK EQU 0x02
LumenCom_sda__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LumenCom_sda__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LumenCom_sda__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LumenCom_sda__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LumenCom_sda__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LumenCom_sda__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LumenCom_sda__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LumenCom_sda__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LumenCom_sda__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LumenCom_sda__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LumenCom_sda__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LumenCom_sda__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LumenCom_sda__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LumenCom_sda__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LumenCom_sda__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LumenCom_sda__PC EQU CYREG_PRT3_PC
LumenCom_sda__PC2 EQU CYREG_PRT3_PC2
LumenCom_sda__PORT EQU 3
LumenCom_sda__PS EQU CYREG_PRT3_PS
LumenCom_sda__SHIFT EQU 1

/* PIR_Trig */
PIR_Trig__0__DM__MASK EQU 0xE00
PIR_Trig__0__DM__SHIFT EQU 9
PIR_Trig__0__DR EQU CYREG_PRT2_DR
PIR_Trig__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
PIR_Trig__0__HSIOM_MASK EQU 0x0000F000
PIR_Trig__0__HSIOM_SHIFT EQU 12
PIR_Trig__0__INTCFG EQU CYREG_PRT2_INTCFG
PIR_Trig__0__INTSTAT EQU CYREG_PRT2_INTSTAT
PIR_Trig__0__MASK EQU 0x08
PIR_Trig__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PIR_Trig__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PIR_Trig__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PIR_Trig__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PIR_Trig__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PIR_Trig__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PIR_Trig__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PIR_Trig__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PIR_Trig__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PIR_Trig__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PIR_Trig__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PIR_Trig__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PIR_Trig__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PIR_Trig__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PIR_Trig__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PIR_Trig__0__PC EQU CYREG_PRT2_PC
PIR_Trig__0__PC2 EQU CYREG_PRT2_PC2
PIR_Trig__0__PORT EQU 2
PIR_Trig__0__PS EQU CYREG_PRT2_PS
PIR_Trig__0__SHIFT EQU 3
PIR_Trig__DR EQU CYREG_PRT2_DR
PIR_Trig__INTCFG EQU CYREG_PRT2_INTCFG
PIR_Trig__INTSTAT EQU CYREG_PRT2_INTSTAT
PIR_Trig__MASK EQU 0x08
PIR_Trig__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
PIR_Trig__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
PIR_Trig__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
PIR_Trig__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
PIR_Trig__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
PIR_Trig__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
PIR_Trig__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
PIR_Trig__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
PIR_Trig__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
PIR_Trig__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
PIR_Trig__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
PIR_Trig__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
PIR_Trig__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
PIR_Trig__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
PIR_Trig__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
PIR_Trig__PC EQU CYREG_PRT2_PC
PIR_Trig__PC2 EQU CYREG_PRT2_PC2
PIR_Trig__PORT EQU 2
PIR_Trig__PS EQU CYREG_PRT2_PS
PIR_Trig__SHIFT EQU 3

/* DistReset */
DistReset__0__DM__MASK EQU 0x1C0
DistReset__0__DM__SHIFT EQU 6
DistReset__0__DR EQU CYREG_PRT2_DR
DistReset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DistReset__0__HSIOM_MASK EQU 0x00000F00
DistReset__0__HSIOM_SHIFT EQU 8
DistReset__0__INTCFG EQU CYREG_PRT2_INTCFG
DistReset__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DistReset__0__MASK EQU 0x04
DistReset__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DistReset__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DistReset__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DistReset__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DistReset__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DistReset__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DistReset__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DistReset__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DistReset__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DistReset__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DistReset__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DistReset__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DistReset__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DistReset__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DistReset__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DistReset__0__PC EQU CYREG_PRT2_PC
DistReset__0__PC2 EQU CYREG_PRT2_PC2
DistReset__0__PORT EQU 2
DistReset__0__PS EQU CYREG_PRT2_PS
DistReset__0__SHIFT EQU 2
DistReset__DR EQU CYREG_PRT2_DR
DistReset__INTCFG EQU CYREG_PRT2_INTCFG
DistReset__INTSTAT EQU CYREG_PRT2_INTSTAT
DistReset__MASK EQU 0x04
DistReset__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DistReset__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DistReset__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DistReset__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DistReset__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DistReset__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DistReset__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DistReset__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DistReset__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DistReset__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DistReset__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DistReset__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DistReset__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DistReset__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DistReset__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DistReset__PC EQU CYREG_PRT2_PC
DistReset__PC2 EQU CYREG_PRT2_PC2
DistReset__PORT EQU 2
DistReset__PS EQU CYREG_PRT2_PS
DistReset__SHIFT EQU 2

/* DistTimer_TimerUDB */
DistTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
DistTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
DistTimer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
DistTimer_TimerUDB_rstSts_stsreg__1__POS EQU 1
DistTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
DistTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
DistTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
DistTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
DistTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
DistTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
DistTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
DistTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
DistTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
DistTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
DistTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
DistTimer_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
DistTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
DistTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
DistTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
DistTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
DistTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
DistTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
DistTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
DistTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
DistTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
DistTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
DistTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
DistTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
DistTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
DistTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
DistTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
DistTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
DistTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
DistTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
DistTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
DistTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
DistTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01

/* DistTrigger */
DistTrigger__0__DM__MASK EQU 0x38
DistTrigger__0__DM__SHIFT EQU 3
DistTrigger__0__DR EQU CYREG_PRT2_DR
DistTrigger__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
DistTrigger__0__HSIOM_MASK EQU 0x000000F0
DistTrigger__0__HSIOM_SHIFT EQU 4
DistTrigger__0__INTCFG EQU CYREG_PRT2_INTCFG
DistTrigger__0__INTSTAT EQU CYREG_PRT2_INTSTAT
DistTrigger__0__MASK EQU 0x02
DistTrigger__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DistTrigger__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DistTrigger__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DistTrigger__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DistTrigger__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DistTrigger__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DistTrigger__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DistTrigger__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DistTrigger__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DistTrigger__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DistTrigger__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DistTrigger__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DistTrigger__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DistTrigger__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DistTrigger__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DistTrigger__0__PC EQU CYREG_PRT2_PC
DistTrigger__0__PC2 EQU CYREG_PRT2_PC2
DistTrigger__0__PORT EQU 2
DistTrigger__0__PS EQU CYREG_PRT2_PS
DistTrigger__0__SHIFT EQU 1
DistTrigger__DR EQU CYREG_PRT2_DR
DistTrigger__INTCFG EQU CYREG_PRT2_INTCFG
DistTrigger__INTSTAT EQU CYREG_PRT2_INTSTAT
DistTrigger__MASK EQU 0x02
DistTrigger__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
DistTrigger__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
DistTrigger__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
DistTrigger__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
DistTrigger__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
DistTrigger__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
DistTrigger__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
DistTrigger__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
DistTrigger__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
DistTrigger__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
DistTrigger__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
DistTrigger__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
DistTrigger__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
DistTrigger__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
DistTrigger__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
DistTrigger__PC EQU CYREG_PRT2_PC
DistTrigger__PC2 EQU CYREG_PRT2_PC2
DistTrigger__PORT EQU 2
DistTrigger__PS EQU CYREG_PRT2_PS
DistTrigger__SHIFT EQU 1

/* timer_clock */
timer_clock__DIVIDER_MASK EQU 0x0000FFFF
timer_clock__ENABLE EQU CYREG_CLK_DIVIDER_C00
timer_clock__ENABLE_MASK EQU 0x80000000
timer_clock__MASK EQU 0x80000000
timer_clock__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* DistTimerInt */
DistTimerInt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
DistTimerInt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
DistTimerInt__INTC_MASK EQU 0x01
DistTimerInt__INTC_NUMBER EQU 0
DistTimerInt__INTC_PRIOR_MASK EQU 0xC0
DistTimerInt__INTC_PRIOR_NUM EQU 3
DistTimerInt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
DistTimerInt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
DistTimerInt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* MetronomeISR */
MetronomeISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
MetronomeISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
MetronomeISR__INTC_MASK EQU 0x04
MetronomeISR__INTC_NUMBER EQU 2
MetronomeISR__INTC_PRIOR_MASK EQU 0xC00000
MetronomeISR__INTC_PRIOR_NUM EQU 3
MetronomeISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
MetronomeISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
MetronomeISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* MetronomeTimer_TimerUDB */
MetronomeTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
MetronomeTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
MetronomeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
MetronomeTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
MetronomeTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
MetronomeTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
MetronomeTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
MetronomeTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
MetronomeTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
MetronomeTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
MetronomeTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
MetronomeTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
MetronomeTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
MetronomeTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
MetronomeTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

/* metronome_clock */
metronome_clock__DIVIDER_MASK EQU 0x0000FFFF
metronome_clock__ENABLE EQU CYREG_CLK_DIVIDER_B01
metronome_clock__ENABLE_MASK EQU 0x80000000
metronome_clock__MASK EQU 0x80000000
metronome_clock__REGISTER EQU CYREG_CLK_DIVIDER_B01

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
