# Generated by StellarIP
#
# set a few environment variables
# Notes:
# - [info script] returns the filename of the script being executed
# - The filename is passed to [file dirname] command which returns path to the script being executed
#
# Pre import tcl scripts in the design
set projDir [file dirname [info script]]
set srcDir $projDir/Src
set folderName vivado
set projName vc707_fmc216_vivado
set device XC7VX485T-2FFG1761

# if folder already existing, delete the folder
if {[file exists $projDir/$folderName]} {
# if the project directory exists, delete it and create a new clean one
  file delete -force $projDir/$folderName
}

# create an empty project in Vivado
create_project $projName $projDir/$folderName -part $device

# set the "design_mode" property on the source set. This makes the project an RTL project
# which contain all the RTL sources
set_property design_mode RTL [get_filesets sources_1]

# define verilog/vhdl/ngc container
set dsn_files [ list  								 \
 Src/vc707_fmc216_vivado.vhd \
 Src/sip_cid_ex/sip_cid_ex.vhd \
 Src/sip_cid_ex/cid.vhd \
 Src/sip_cid_ex/cid_package.vhd \
 Src/sip_cid_ex/cid_stellar_cmd.vhd \
 Src/sip_cid_ex/cid_regs.vhd \
 Src/sip_cid_ex/pulse2pulse.vhd \
 Src/sip_i2c_master/sip_i2c_master.vhd \
 Src/sip_i2c_master/i2c_master.vhd \
 Src/sip_i2c_master/i2c_master_top.vhd \
 Src/sip_i2c_master/i2c_master_byte_ctrl.vhd \
 Src/sip_i2c_master/i2c_master_bit_ctrl.vhd \
 Src/sip_i2c_master/i2c_master_stellar_cmd.vhd \
 Src/sip_cmd12_mux/sip_cmd12_mux.vhd \
 Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii.vhd \
 Src/sip_vc707_mac_engine_sgmii/brd_packet_engine.vhd \
 Src/sip_vc707_mac_engine_sgmii/brd_clocks.vhd \
 Src/sip_vc707_mac_engine_sgmii/eth_mdio.vhd \
 Src/sip_vc707_mac_engine_sgmii/ge_mac_stream.vhd \
 Src/sip_vc707_mac_engine_sgmii/gmii_eth_rx_stream.vhd \
 Src/sip_vc707_mac_engine_sgmii/crc32.v \
 Src/sip_vc707_mac_engine_sgmii/eth_filter.vhd \
 Src/sip_vc707_mac_engine_sgmii/eth_rx_crc.v \
 Src/sip_vc707_mac_engine_sgmii/eth_rx_stream_buf.vhd \
 Src/sip_vc707_mac_engine_sgmii/eth_tx_crc.v \
 Src/sip_vc707_mac_engine_sgmii/mac_engine.vhd \
 Src/sip_vc707_mac_engine_sgmii/gig_eth_gt_common.vhd \
 Src/sip_vc707_mac_engine_sgmii/gmii_eth_tx_stream.vhd \
 Src/sip_vc707_mac_engine_sgmii/rst_gen.vhd \
 Src/sip_fmc216_8lane/sip_fmc216_8lane.vhd \
 Src/sip_fmc216_8lane/xcvr_wrapper.vhd \
 Src/sip_fmc216_8lane/types.vhd \
 Src/sip_fmc216_8lane/sip_freq_cnt16.vhd \
 Src/sip_fmc216_8lane/fmc216_stellar_cmd.vhd \
 Src/sip_fmc216_8lane/fmc216_ctrl.vhd \
 Src/sip_fmc216_8lane/fmc216.vhd \
 Src/sip_fmc216_8lane/wfm.vhd \
 Src/sip_fmc216_8lane/wfm_ctrl.vhd \
 Src/sip_fmc216_8lane/jesd204b_vc707_8lane_dac.vhd \
 Src/sip_fmc216_8lane/dac38j84_jesd.vhd \
 Src/sip_fmc216_8lane/dac_wrapper.vhd \
 Src/sip_fmc216_8lane/xcvr_fmc216.xcix \
 Src/sip_fmc216_8lane/wfm_output_fifo.xcix \
 Src/sip_fmc216_8lane/dac3283_wfm_dpram.xcix \
 Src/sip_fmc216_8lane/dac3283_wfm_output_fifo.xcix \
 Src/sip_router_s1d16/sip_router_s1d16.vhd \
 Src/sip_router_s1d16/router_s1d16_stellar_cmd.vhd \
 Src/sip_router_s1d16/router_s1d16_regs.vhd \
 Src/sip_router_s1d16/router_s1d16.vhd \
]
# Add these files to the project
add_files -fileset [get_filesets sources_1] -norecurse $dsn_files

# take care of xdcs
set xdcSources [glob $srcDir/*.xdc]
add_files -fileset [get_filesets constrs_1] -norecurse $xdcSources
set_property constrs_type XDC [current_fileset -constrset]

# take care of top level property
set_property top vc707_fmc216_vivado [current_fileset]
set_property top_arch top_level [current_fileset]
set_property top_file vc707_fmc216_vivado.vhd [current_fileset]

# Set 'constrs_1' fileset file properties for local files
set file "Src/*.xdc"
set file_obj [get_files "*$file"]
set_property "file_type" "XDC" $file_obj
set_property "used_in_synthesis" "false" $file_obj

# Set 'Flatten Hierarchy Optimization' to 'none'
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]

# Post import tcl scripts in the design

source Src/sip_vc707_mac_engine_sgmii/sip_vc707_mac_engine_sgmii_v7_vivado.vposttcl
