<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_FF0E90B0-FBFE-4B36-AA32-ADAA2B8D9611"><title>RTC (Real Time Clock) Topology</title><body><section id="SECTION_9DD482D3-599E-45C5-96AA-70D9CF82D3DA"><fig id="FIG_32_768_khz_rtc_crystal_topology_diagram_1"><title>32.768 kHz RTC Crystal Topology Diagram</title><image href="FIG_32.768 khz rtc crystal topology diagram_1.jpg" scalefit="yes" id="IMG_32_768_khz_rtc_crystal_topology_diagram_1_jpg" /></fig><table id="TABLE_9DD482D3-599E-45C5-96AA-70D9CF82D3DA_1"><title>RTC (Real Time Clock) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Length matching between RTC_X1 and RTC_X2</p></entry><entry><p>Total length mismatch: 1.27 mm</p></entry></row><row><entry><p>GND shielding</p></entry><entry><p>GND shielding to adjacent signals (especially high speed IO) is recommended.</p></entry></row><row><entry><p>Number of vias allowed</p></entry><entry><p>Max 2 vias - recommended to minimize number of vias.</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>Continuous GND only; do not reference to power planes. </p><p>If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground.</p></entry></row><row><entry><p>External capacitor values</p></entry><entry><p>External capacitors C1 and C2 must be matched (C1 = C2).</p><p>Capacitor values should be tuned according to load capacitance of RTC Crystal.</p><p>If the crystal load capacitance reduces ( per data sheet information), C1/C2 value should be reduced as well.</p><p>For example if load capacitance is close to 10pF, more optimized C1/C2 value would be closer to 10 pF (instead of 14 pF). </p><p>Due to vendor variation in crystal characteristics, layout variation and PCB trace, calculation is recommended to determine C1/C2 Values.</p></entry></row><row><entry><p>Main route (MR)</p></entry><entry><p>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</p></entry></row></tbody></tgroup></table></section><section id="SECTION_8E0D5AC2-9C62-4AAA-96BF-67D99376B15B"><title>Segment Lengths</title><table id="TABLE_8E0D5AC2-9C62-4AAA-96BF-67D99376B15B_1"><title>RTC (Real Time Clock) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>MR</p></entry><entry><p>SL</p></entry><entry><p /></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 20.3</p><p>Max Length Total Note: Max length of 20.3 mm is based on 0402 resistor and capacitor sizes assumption. Max length can be 25.4 mm if component sizes are reduced from 0402 to 0201.</p></section></body></topic>