[%General]
%3Csource%3E=D:/works/FPGA/mediKitFPGA/freqDiv_250.vhd
%3Cfilename%3E=D:/works/FPGA/mediKitVerilog//freqdiv_250.v
%3Cclass%3E=100
%3Cbasename%3E=freqDiv_250
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, clk_out
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
behave\category=101
behave\port=0
behave\alias=behave
clk\category=117
clk\port=1
clk\alias=clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
clk_out\category=117
clk_out\port=2
clk_out\alias=clk_OUT
clk_out\type\Subtype\mark1=ieee::std_logic
clk_out\type\Subtype\mark2=ieee::std_logic
clktmp\category=117
clktmp\port=0
clktmp\alias=clktmp
clktmp\type\Subtype\mark1=ieee::std_logic
clktmp\type\Subtype\mark2=ieee::std_logic
freqdiv_250\category=100
freqdiv_250\port=0
freqdiv_250\alias=freqDiv_250
tmp\category=117
tmp\port=0
tmp\alias=tmp
tmp\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
tmp\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
tmp\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
tmp\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
tmp\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
tmp\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=124
tmp\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
tmp\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
%3ChasCode%3E=true
