From 0097fb2306acfa3943f55fd79cffdb5f2b044359 Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Sat, 5 Dec 2020 20:49:41 +0200
Subject: [PATCH] compulab: cl-som-imx6: spl: Enable CONFIG_MX6_DDRCAL

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 board/compulab/cl-som-imx6/spl.c | 56 ++++++++++++++++++++++++++--------------
 configs/cl-som-imx6_defconfig    |  1 +
 2 files changed, 38 insertions(+), 19 deletions(-)

diff --git a/board/compulab/cl-som-imx6/spl.c b/board/compulab/cl-som-imx6/spl.c
index 9fdc518426..21d672f690 100644
--- a/board/compulab/cl-som-imx6/spl.c
+++ b/board/compulab/cl-som-imx6/spl.c
@@ -82,11 +82,14 @@ enum ddr_config {
 	.grp_ctlds	= 0x00000038, \
 	.grp_ddr_type	= 0x000C0000,
 
-static struct mx6sdl_iomux_ddr_regs ddr_iomux_s = { CM_FX6_DDR_IOMUX_CFG };
-static struct mx6sdl_iomux_grp_regs grp_iomux_s = { CM_FX6_GPR_IOMUX_CFG };
 static struct mx6dq_iomux_ddr_regs ddr_iomux_q = { CM_FX6_DDR_IOMUX_CFG };
 static struct mx6dq_iomux_grp_regs grp_iomux_q = { CM_FX6_GPR_IOMUX_CFG };
 
+#if defined(CONFIG_MX6SL)
+
+static struct mx6sdl_iomux_ddr_regs ddr_iomux_s = { CM_FX6_DDR_IOMUX_CFG };
+static struct mx6sdl_iomux_grp_regs grp_iomux_s = { CM_FX6_GPR_IOMUX_CFG };
+
 static struct mx6_mmdc_calibration cm_fx6_calib_s = {
 	.p0_mpwldectrl0	= 0x005B0061,
 	.p0_mpwldectrl1	= 0x004F0055,
@@ -147,21 +150,7 @@ static void spl_mx6s_dram_init(enum ddr_config dram_config, bool reset)
 	mx6_dram_cfg(&cm_fx6_sysinfo_s, &cm_fx6_calib_s, &cm_fx6_ddr3_cfg_s);
 	udelay(100);
 }
-
-static struct mx6_mmdc_calibration cm_fx6_calib_q = {
-	.p0_mpwldectrl0	= 0x00630068,
-	.p0_mpwldectrl1	= 0x0068005D,
-	.p0_mpdgctrl0	= 0x04140428,
-	.p0_mpdgctrl1	= 0x037C037C,
-	.p0_mprddlctl	= 0x3C30303A,
-	.p0_mpwrdlctl	= 0x3A344038,
-	.p1_mpwldectrl0	= 0x0035004C,
-	.p1_mpwldectrl1	= 0x00170026,
-	.p1_mpdgctrl0	= 0x0374037C,
-	.p1_mpdgctrl1	= 0x0350032C,
-	.p1_mprddlctl	= 0x30322A3C,
-	.p1_mpwrdlctl	= 0x48304A3E,
-};
+#endif
 
 static struct mx6_ddr_sysinfo cm_fx6_sysinfo_q = {
 	.cs_density	= 16,
@@ -189,11 +178,23 @@ static struct mx6_ddr3_cfg cm_fx6_ddr3_cfg_q = {
 	.trasmin	= 9750,
 	.SRT		= 0,
 };
+int mmdc_do_write_level_calibration(struct mx6_ddr_sysinfo const *sysinfo);
+int mmdc_do_dqs_calibration(struct mx6_ddr_sysinfo const *sysinfo);
+void mmdc_read_calibration(struct mx6_ddr_sysinfo const *sysinfo,
+                           struct mx6_mmdc_calibration *calib);
 
 static void spl_mx6q_dram_init(enum ddr_config dram_config, bool reset)
 {
+	int errs;
+	struct mx6_mmdc_calibration calibration = {0};
+	struct mmdc_p_regs *mmdc_p0_regs = (struct mmdc_p_regs *)MX6_MMDC_P0_MDCTL;
+
 	if (reset)
-		((struct mmdc_p_regs *)MX6_MMDC_P0_MDCTL)->mdmisc = 2;
+		mmdc_p0_regs->mdmisc = 2;
+
+	/* write leveling calibration defaults */
+	calibration.p0_mpwrdlctl = 0x40404040;
+	calibration.p1_mpwrdlctl = 0x40404040;
 
 	cm_fx6_ddr3_cfg_q.rowaddr = 14;
 	switch (dram_config) {
@@ -223,7 +224,24 @@ static void spl_mx6q_dram_init(enum ddr_config dram_config, bool reset)
 		hang();
 	}
 
-	mx6_dram_cfg(&cm_fx6_sysinfo_q, &cm_fx6_calib_q, &cm_fx6_ddr3_cfg_q);
+	/* write leveling calibration defaults */
+	calibration.p0_mpwrdlctl = 0x40404040;
+	calibration.p1_mpwrdlctl = 0x40404040;
+
+	mx6_dram_cfg(&cm_fx6_sysinfo_q, &calibration, &cm_fx6_ddr3_cfg_q);
+
+	errs = mmdc_do_write_level_calibration(&cm_fx6_sysinfo_q);
+	if (errs) {
+		printf("error %d from write level calibration\n", errs);
+	} else {
+		errs = mmdc_do_dqs_calibration(&cm_fx6_sysinfo_q);
+		if (errs) {
+			printf("error %d from dqs calibration\n", errs);
+		} else {
+			printf("completed successfully\n");
+			mmdc_read_calibration(&cm_fx6_sysinfo_q, &calibration);
+		}
+	}
 	udelay(100);
 }
 
diff --git a/configs/cl-som-imx6_defconfig b/configs/cl-som-imx6_defconfig
index 62ded98ada..14ce1c0bac 100644
--- a/configs/cl-som-imx6_defconfig
+++ b/configs/cl-som-imx6_defconfig
@@ -4,6 +4,7 @@ CONFIG_SYS_TEXT_BASE=0x17800000
 CONFIG_SPL_GPIO_SUPPORT=y
 CONFIG_SPL_LIBCOMMON_SUPPORT=y
 CONFIG_SPL_LIBGENERIC_SUPPORT=y
+CONFIG_MX6_DDRCAL=y
 # CONFIG_LDO_BYPASS_CHECK is not set
 CONFIG_TARGET_CL_SOM_IMX6=y
 CONFIG_ENV_SIZE=0x2000
-- 
2.11.0

