#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Feb 25 16:49:03 2026
# Process ID         : 989976
# Current directory  : /home/llia622/ibex_hello_world/ibex_hello_world.runs/synth_1
# Command line       : vivado -log pynq_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pynq_wrapper.tcl
# Log file           : /home/llia622/ibex_hello_world/ibex_hello_world.runs/synth_1/pynq_wrapper.vds
# Journal file       : /home/llia622/ibex_hello_world/ibex_hello_world.runs/synth_1/vivado.jou
# Running On         : en433345.uoa.auckland.ac.nz
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency      : 800.334 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 33325 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35473 MB
# Available Virtual  : 26318 MB
#-----------------------------------------------------------
source pynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_periph_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/llia622/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_wrapper_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/llia622/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design /home/llia622/ibex_hello_world/ibex_hello_world.srcs/sources_1/bd/secure_soc/secure_soc.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 secure_soc_util_vector_logic_0_2
Command: read_checkpoint -auto_incremental -incremental /home/llia622/ibex_hello_world/ibex_hello_world.srcs/utils_1/imports/synth_1/pynq_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/llia622/ibex_hello_world/ibex_hello_world.srcs/utils_1/imports/synth_1/pynq_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pynq_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 990108
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.758 ; gain = 439.625 ; free physical = 17476 ; free virtual = 23804
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'ADDR_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:381]
WARNING: [Synth 8-11067] parameter 'BUS_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:382]
WARNING: [Synth 8-11067] parameter 'BUS_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:383]
WARNING: [Synth 8-11067] parameter 'BUS_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:384]
WARNING: [Synth 8-11067] parameter 'IC_SIZE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:385]
WARNING: [Synth 8-11067] parameter 'IC_NUM_WAYS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:386]
WARNING: [Synth 8-11067] parameter 'IC_LINE_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:387]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:388]
WARNING: [Synth 8-11067] parameter 'IC_LINE_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:389]
WARNING: [Synth 8-11067] parameter 'IC_NUM_LINES' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:390]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:391]
WARNING: [Synth 8-11067] parameter 'IC_LINE_BEATS_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:392]
WARNING: [Synth 8-11067] parameter 'IC_INDEX_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:393]
WARNING: [Synth 8-11067] parameter 'IC_INDEX_HI' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:394]
WARNING: [Synth 8-11067] parameter 'IC_TAG_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:395]
WARNING: [Synth 8-11067] parameter 'IC_OUTPUT_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:396]
WARNING: [Synth 8-11067] parameter 'SCRAMBLE_KEY_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:398]
WARNING: [Synth 8-11067] parameter 'SCRAMBLE_NONCE_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:399]
WARNING: [Synth 8-11067] parameter 'PMP_MAX_REGIONS' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:402]
WARNING: [Synth 8-11067] parameter 'PMP_CFG_W' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:403]
WARNING: [Synth 8-11067] parameter 'PMP_ADDR_MSB' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:406]
WARNING: [Synth 8-11067] parameter 'PMP_ADDR_LSB' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:409]
WARNING: [Synth 8-11067] parameter 'PMP_I' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:412]
WARNING: [Synth 8-11067] parameter 'PMP_I2' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:413]
WARNING: [Synth 8-11067] parameter 'PMP_D' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:414]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_CFG' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:614]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_ADDR' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:615]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:618]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:619]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:620]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:621]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:622]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:623]
WARNING: [Synth 8-11067] parameter 'CSR_MISA_MXL' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:626]
WARNING: [Synth 8-11067] parameter 'CSR_MSIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:629]
WARNING: [Synth 8-11067] parameter 'CSR_MTIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:630]
WARNING: [Synth 8-11067] parameter 'CSR_MEIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:631]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:632]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:633]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MML_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:636]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MMWP_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:637]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_RLB_BIT' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:638]
WARNING: [Synth 8-11067] parameter 'LfsrWidth' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:653]
WARNING: [Synth 8-11067] parameter 'RndCnstLfsrSeedDefault' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:656]
WARNING: [Synth 8-11067] parameter 'RndCnstLfsrPermDefault' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:657]
WARNING: [Synth 8-11067] parameter 'RndCnstIbexKeyDefault' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:660]
WARNING: [Synth 8-11067] parameter 'RndCnstIbexNonceDefault' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:662]
WARNING: [Synth 8-11067] parameter 'IbexMuBiWidth' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:667]
WARNING: [Synth 8-11067] parameter 'IbexMuBiOn' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:674]
WARNING: [Synth 8-11067] parameter 'IbexMuBiOff' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:675]
WARNING: [Synth 8-11067] parameter 'PmpCfgRst' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:684]
WARNING: [Synth 8-11067] parameter 'PmpAddrRst' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:706]
WARNING: [Synth 8-11067] parameter 'PmpMseccfgRst' declared inside package 'ibex_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:725]
WARNING: [Synth 8-11067] parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:175]
WARNING: [Synth 8-11067] parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:176]
WARNING: [Synth 8-11067] parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:184]
WARNING: [Synth 8-11067] parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:185]
WARNING: [Synth 8-11067] parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:193]
WARNING: [Synth 8-11067] parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:194]
WARNING: [Synth 8-11067] parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:202]
WARNING: [Synth 8-11067] parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:203]
WARNING: [Synth 8-11067] parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:211]
WARNING: [Synth 8-11067] parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:212]
WARNING: [Synth 8-11067] parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:220]
WARNING: [Synth 8-11067] parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:221]
WARNING: [Synth 8-11067] parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:229]
WARNING: [Synth 8-11067] parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:230]
WARNING: [Synth 8-11067] parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:238]
WARNING: [Synth 8-11067] parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:239]
WARNING: [Synth 8-11067] parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:247]
WARNING: [Synth 8-11067] parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:248]
WARNING: [Synth 8-11067] parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:256]
WARNING: [Synth 8-11067] parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:257]
WARNING: [Synth 8-11067] parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:265]
WARNING: [Synth 8-11067] parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:266]
WARNING: [Synth 8-11067] parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:274]
WARNING: [Synth 8-11067] parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:275]
WARNING: [Synth 8-11067] parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:283]
WARNING: [Synth 8-11067] parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:284]
WARNING: [Synth 8-11067] parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:292]
WARNING: [Synth 8-11067] parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:293]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:301]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:302]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:310]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:311]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:319]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:320]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:328]
WARNING: [Synth 8-11067] parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv:329]
WARNING: [Synth 8-11067] parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:23]
WARNING: [Synth 8-11067] parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:28]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:33]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:38]
WARNING: [Synth 8-11067] parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:44]
WARNING: [Synth 8-11067] parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:58]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:61]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:62]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:63]
WARNING: [Synth 8-11067] parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv:64]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog/xsdbm_v3_0_4_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'pynq_wrapper' [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/sources_1/new/pynq_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_wrapper' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/hdl/secure_soc_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'secure_soc' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:13]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_aes_axi_periph_0_2' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_aes_axi_periph_0_2/synth/secure_soc_aes_axi_periph_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'aes_axi_periph' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph.v:4]
INFO: [Synth 8-6157] synthesizing module 'aes_axi_periph_slave_lite_v1_0_S00_AXI' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph_slave_lite_v1_0_S00_AXI.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph_slave_lite_v1_0_S00_AXI.v:154]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph_slave_lite_v1_0_S00_AXI.v:241]
INFO: [Synth 8-155] case statement is not full and has no default [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph_slave_lite_v1_0_S00_AXI.v:390]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph_slave_lite_v1_0_S00_AXI.v:431]
INFO: [Synth 8-6157] synthesizing module 'AES' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/AES.sv:2]
INFO: [Synth 8-6157] synthesizing module 's_box' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/s_box.sv:1]
INFO: [Synth 8-6155] done synthesizing module 's_box' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/s_box.sv:1]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/AES.sv:97]
WARNING: [Synth 8-2898] ignoring concurrent assertion [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/AES.sv:103]
INFO: [Synth 8-6157] synthesizing module 'key_expansion' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/key_expansion.sv:1]
INFO: [Synth 8-6157] synthesizing module 'g_funct' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/g_funct.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'g_funct' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/g_funct.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'key_expansion' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/key_expansion.sv:1]
INFO: [Synth 8-6157] synthesizing module 'AES_encrypt' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/AES_encrypt.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AES_encrypt' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/AES_encrypt.sv:1]
INFO: [Synth 8-6157] synthesizing module 'AES_decrypt' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/AES_decrypt.sv:1]
INFO: [Synth 8-6157] synthesizing module 'inv_s_box' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/inv_s_box.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'inv_s_box' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/inv_s_box.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AES_decrypt' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/AES_decrypt.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'AES' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/9abd/AES.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'aes_axi_periph_slave_lite_v1_0_S00_AXI' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph_slave_lite_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'aes_axi_periph' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph.v:4]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_aes_axi_periph_0_2' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_aes_axi_periph_0_2/synth/secure_soc_aes_axi_periph_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_bus_axi_periph_0_5' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_bus_axi_periph_0_5/synth/secure_soc_bus_axi_periph_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'bus_to_axi' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ab92/src/bus_to_axi.v:199]
INFO: [Synth 8-6155] done synthesizing module 'bus_to_axi' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ab92/src/bus_to_axi.v:199]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_bus_axi_periph_0_5' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_bus_axi_periph_0_5/synth/secure_soc_bus_axi_periph_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_clk_wiz_0_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_clk_wiz_0_0_clk_wiz' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:124587]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 34 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 17 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:124587]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_clk_wiz_0_0_clk_wiz' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_clk_wiz_0_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:159]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_ila_0_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:3131]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:3131]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:3094]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:3094]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158762]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158762]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158701]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158701]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:3225]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:3225]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:3225]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:3225]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:3225]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:3225]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_18_ila' has 1033 connections declared, but only 1027 given [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_ila_0_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:48]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:170]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_ila_1_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:48]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:3245]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:3245]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:3245]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:3245]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:3245]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:3245]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_18_ila' has 1033 connections declared, but only 1027 given [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:3245]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_ila_1_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:48]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:191]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_ila_2_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:48]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:3245]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:3245]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:3245]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:3245]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:3245]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:3245]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_18_ila' has 1033 connections declared, but only 1027 given [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:3245]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_ila_2_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:48]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:212]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_ila_3_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:48]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:3211]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:3211]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_18_ila' is unconnected for instance 'inst' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:3211]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_18_ila' has 1033 connections declared, but only 1027 given [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:3211]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_ila_3_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:48]
INFO: [Synth 8-638] synthesizing module 'secure_soc_proc_sys_reset_1_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_1_0/synth/secure_soc_proc_sys_reset_1_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_1_0/synth/secure_soc_proc_sys_reset_1_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_HI_EXT' of component 'xpm_cdc_single' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:944]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'secure_soc_proc_sys_reset_1_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_1_0/synth/secure_soc_proc_sys_reset_1_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'secure_soc_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:216]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'secure_soc_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:216]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'secure_soc_proc_sys_reset_1_0' is unconnected for instance 'proc_sys_reset_1' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:216]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'secure_soc_proc_sys_reset_1_0' has 10 connections declared, but only 7 given [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:216]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_smartconnect_0_3' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/synth/secure_soc_smartconnect_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_16AM82C' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:584]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_one_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_0/synth/bd_ebbb_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_one_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_0/synth/bd_ebbb_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_ebbb_psr_aclk_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/synth/bd_ebbb_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/synth/bd_ebbb_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/llia622/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at '/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_ebbb_psr_aclk_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/synth/bd_ebbb_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_ebbb_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:616]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_ebbb_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:616]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_ebbb_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:616]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_ebbb_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:616]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_ebbb_psr_aclk_0' has 10 connections declared, but only 6 given [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:616]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_16AM82C' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:584]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_QUEZ67' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:625]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_m00e_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_12/synth/bd_ebbb_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_m00e_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_12/synth/bd_ebbb_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_QUEZ67' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:625]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_m00s2a_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_11/synth/bd_ebbb_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_m00s2a_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_11/synth/bd_ebbb_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_s00a2s_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_5/synth/bd_ebbb_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_s00a2s_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_5/synth/bd_ebbb_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1R8K970' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:867]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_s00mmu_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_2/synth/bd_ebbb_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_s00mmu_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_2/synth/bd_ebbb_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_s00sic_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_4/synth/bd_ebbb_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_s00sic_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_4/synth/bd_ebbb_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_s00tr_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_3/synth/bd_ebbb_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_s00tr_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_3/synth/bd_ebbb_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_ebbb_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:1266]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_ebbb_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:1266]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_ebbb_s00tr_0' has 82 connections declared, but only 80 given [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:1266]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1R8K970' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:867]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1WCD7DI' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:1349]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_sarn_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_6/synth/bd_ebbb_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_sarn_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_6/synth/bd_ebbb_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_sawn_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_8/synth/bd_ebbb_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_sawn_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_8/synth/bd_ebbb_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_sbn_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_10/synth/bd_ebbb_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_sbn_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_10/synth/bd_ebbb_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_srn_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_7/synth/bd_ebbb_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_srn_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_7/synth/bd_ebbb_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_ebbb_swn_0' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_9/synth/bd_ebbb_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb_swn_0' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_9/synth/bd_ebbb_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1WCD7DI' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:1349]
INFO: [Synth 8-6155] done synthesizing module 'bd_ebbb' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_smartconnect_0_3' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/synth/secure_soc_smartconnect_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'secure_soc_util_vector_logic_0_2' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_util_vector_logic_0_2/synth/secure_soc_util_vector_logic_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_5_util_vector_logic' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/e056/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_5_util_vector_logic' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/e056/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_util_vector_logic_0_2' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_util_vector_logic_0_2/synth/secure_soc_util_vector_logic_0_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:13]
INFO: [Synth 8-6155] done synthesizing module 'secure_soc_wrapper' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/hdl/secure_soc_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ibex_simple_system' [/home/llia622/ibex/examples/simple_system/rtl/ibex_simple_system.sv:33]
	Parameter SRAMInitFile bound to: /home/llia622/ibex/examples/sw/simple_system/aes_hw_test/hello_test.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'bus' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_sim_shared_0/rtl/bus.sv:17]
	Parameter NrDevices bound to: 32'sb00000000000000000000000000000100 
	Parameter NrHosts bound to: 32'sb00000000000000000000000000000001 
	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000 
	Parameter AddressWidth bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'bus' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_sim_shared_0/rtl/bus.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_top' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:15]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter RegFile bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter SecureIbex bound to: 1'b0 
	Parameter ICacheScramble bound to: 1'b0 
	Parameter DmBaseAddr bound to: 1048576 - type: integer 
	Parameter DmAddrMask bound to: 3 - type: integer 
	Parameter DmHaltAddr bound to: 1048576 - type: integer 
	Parameter DmExceptionAddr bound to: 1048576 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_register_file_ff' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:13]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter WrenCheck bound to: 1'b0 
	Parameter RdataMuxCheck bound to: 1'b0 
	Parameter WordZeroVal bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_register_file_ff' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv:13]
INFO: [Synth 8-6157] synthesizing module 'prim_clock_gating' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_clock_gating.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'prim_clock_gating' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_clock_gating_0/rtl/prim_clock_gating.sv:31]
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_buf_0/rtl/prim_buf.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_buf_0/rtl/prim_buf.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_buf_0/rtl/prim_buf.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_buf_0/rtl/prim_buf.sv:7]
INFO: [Synth 8-6157] synthesizing module 'ibex_core' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:16]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter PMPRstCfg bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMPRstAddr bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMPRstMsecCfg[rlb] bound to: 1'b0 
	Parameter PMPRstMsecCfg[mmwp] bound to: 1'b0 
	Parameter PMPRstMsecCfg[mml] bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter RV32ZC bound to: 3 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter ResetAll bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: -1403831308 - type: integer 
	Parameter RndCnstLfsrPerm bound to: 160'b0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101 
	Parameter SecureIbex bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter RegFileECC bound to: 1'b0 
	Parameter RegFileDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter MemECC bound to: 1'b0 
	Parameter MemDataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmBaseAddr bound to: 1048576 - type: integer 
	Parameter DmAddrMask bound to: 3 - type: integer 
	Parameter DmHaltAddr bound to: 1048576 - type: integer 
	Parameter DmExceptionAddr bound to: 1048576 - type: integer 
	Parameter CsrMvendorId bound to: 0 - type: integer 
	Parameter CsrMimpId bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibex_if_stage' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:16]
	Parameter DmHaltAddr bound to: 1048576 - type: integer 
	Parameter DmExceptionAddr bound to: 1048576 - type: integer 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter RV32ZC bound to: 3 - type: integer 
	Parameter ICacheECC bound to: 1'b0 
	Parameter BusSizeECC bound to: 32'b00000000000000000000000000100000 
	Parameter TagSizeECC bound to: 32'b00000000000000000000000000010110 
	Parameter LineSizeECC bound to: 32'b00000000000000000000000001000000 
	Parameter PCIncrCheck bound to: 1'b0 
	Parameter ResetAll bound to: 1'b0 
	Parameter RndCnstLfsrSeed bound to: -1403831308 - type: integer 
	Parameter RndCnstLfsrPerm bound to: 160'b0001111000110101111011001011101001000110011111111101000110110001001011101001010110000001010100101100000001001111101001000011100001111000101010001101101011101101 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter MemECC bound to: 1'b0 
	Parameter MemDataWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'ibex_prefetch_buffer' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:12]
	Parameter ResetAll bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_fetch_fifo' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:15]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
	Parameter ResetAll bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_fetch_fifo' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ibex_prefetch_buffer' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:200]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:200]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:216]
INFO: [Synth 8-6157] synthesizing module 'ibex_compressed_decoder' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:16]
	Parameter RV32ZC bound to: 3 - type: integer 
	Parameter ResetAll bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:216]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:216]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:219]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:219]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:242]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:250]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:250]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:275]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:275]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:321]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:321]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:359]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:359]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:377]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:377]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:422]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:500]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:500]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:545]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:550]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:67]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:43]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:615]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:667]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:698]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:703]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:729]
INFO: [Synth 8-6155] done synthesizing module 'ibex_compressed_decoder' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ibex_if_stage' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_id_stage' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:20]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter BranchTargetALU bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter MemECC bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:376]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:318]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:425]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:425]
INFO: [Synth 8-6157] synthesizing module 'ibex_decoder' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:240]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:280]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:309]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:326]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:357]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:366]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:382]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:407]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:458]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:568]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:596]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:632]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:692]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:744]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:825]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:995]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:1143]
INFO: [Synth 8-6155] done synthesizing module 'ibex_decoder' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:16]
INFO: [Synth 8-6157] synthesizing module 'ibex_controller' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:13]
	Parameter WritebackStage bound to: 1'b0 
	Parameter BranchPredictor bound to: 1'b0 
	Parameter MemECC bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:494]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:757]
INFO: [Synth 8-6155] done synthesizing module 'ibex_controller' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:794]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:796]
INFO: [Synth 8-6155] done synthesizing module 'ibex_id_stage' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ibex_ex_block' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:11]
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter BranchTargetALU bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'ibex_multdiv_fast' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:17]
	Parameter RV32M bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:293]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:293]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:425]
INFO: [Synth 8-6155] done synthesizing module 'ibex_multdiv_fast' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_alu' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:9]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:60]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:85]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:97]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:120]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:160]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:305]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:372]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:392]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:1322]
INFO: [Synth 8-6155] done synthesizing module 'ibex_alu' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_ex_block' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_load_store_unit' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:17]
	Parameter MemECC bound to: 1'b0 
	Parameter MemDataWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:119]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:122]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:130]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:130]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:156]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:176]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:229]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:244]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:283]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:322]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:383]
INFO: [Synth 8-6155] done synthesizing module 'ibex_load_store_unit' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_wb_stage' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:17]
	Parameter ResetAll bound to: 1'b0 
	Parameter WritebackStage bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ibex_wb_stage' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:17]
INFO: [Synth 8-6157] synthesizing module 'ibex_cs_registers' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:12]
	Parameter DbgTriggerEn bound to: 1'b0 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter DataIndTiming bound to: 1'b0 
	Parameter DummyInstructions bound to: 1'b0 
	Parameter ShadowCSR bound to: 1'b0 
	Parameter ICache bound to: 1'b0 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter PMPRstCfg bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMPRstAddr bound to: 544'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMPRstMsecCfg[rlb] bound to: 1'b0 
	Parameter PMPRstMsecCfg[mmwp] bound to: 1'b0 
	Parameter PMPRstMsecCfg[mml] bound to: 1'b0 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 2 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter CsrMvendorId bound to: 0 - type: integer 
	Parameter CsrMimpId bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:335]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:610]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:716]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:719]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:827]
INFO: [Synth 8-226] default block is never used [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:827]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 6'b010000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized0' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized0' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized1' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000010010 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 18'b000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized1' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized2' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000111 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 7'b0000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized2' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized3' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized3' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized4' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized4' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized5' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized5' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:5]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ibex_counter__parameterized0' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:5]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter ProvideValUpd bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'ibex_counter__parameterized0' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv:5]
INFO: [Synth 8-6157] synthesizing module 'ibex_csr__parameterized6' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000001000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'ibex_csr__parameterized6' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'ibex_cs_registers' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'ibex_core' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ibex_top' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv:15]
INFO: [Synth 8-6157] synthesizing module 'ram_2p' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_sim_shared_0/rtl/ram_2p.sv:11]
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter MemInitFile bound to: /home/llia622/ibex/examples/sw/simple_system/aes_hw_test/hello_test.vmem - type: string 
INFO: [Synth 8-6157] synthesizing module 'prim_ram_2p' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_ram_2p_0/rtl/prim_ram_2p.sv:9]
	Parameter Width bound to: 32'sb00000000000000000000000000100000 
	Parameter Depth bound to: 32'sb00000000000000000100000000000000 
	Parameter DataBitsPerMask bound to: 32'sb00000000000000000000000000001000 
	Parameter MemInitFile bound to: /home/llia622/ibex/examples/sw/simple_system/aes_hw_test/hello_test.vmem - type: string 
INFO: [Synth 8-251] Initializing memory  from file '/home/llia622/ibex/examples/sw/simple_system/aes_hw_test/hello_test.vmem'. [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh:67]
INFO: [Synth 8-3876] $readmem data file '/home/llia622/ibex/examples/sw/simple_system/aes_hw_test/hello_test.vmem' is read successfully [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_util_memload_0/rtl/prim_util_memload.svh:68]
INFO: [Synth 8-6155] done synthesizing module 'prim_ram_2p' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_prim_generic_ram_2p_0/rtl/prim_ram_2p.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ram_2p' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_sim_shared_0/rtl/ram_2p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_sim_shared_0/rtl/timer.sv:9]
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter AddressWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_sim_shared_0/rtl/timer.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_sim_shared_0/rtl/timer.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ibex_simple_system' (0#1) [/home/llia622/ibex/examples/simple_system/rtl/ibex_simple_system.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'pynq_wrapper' (0#1) [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/sources_1/new/pynq_wrapper.v:1]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/dc68/hdl/aes_axi_periph_slave_lite_v1_0_S00_AXI.v:149]
WARNING: [Synth 8-6014] Unused sequential element req_we_reg was removed.  [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ab92/src/bus_to_axi.v:288]
WARNING: [Synth 8-6014] Unused sequential element req_addr_reg was removed.  [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ab92/src/bus_to_axi.v:289]
WARNING: [Synth 8-6014] Unused sequential element req_wdata_reg was removed.  [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ab92/src/bus_to_axi.v:290]
WARNING: [Synth 8-6014] Unused sequential element req_be_reg was removed.  [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ab92/src/bus_to_axi.v:291]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity secure_soc_ila_0_0 does not have driver. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/synth/secure_soc_ila_0_0.v:114]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity secure_soc_ila_1_0 does not have driver. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/synth/secure_soc_ila_1_0.v:134]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity secure_soc_ila_2_0 does not have driver. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/synth/secure_soc_ila_2_0.v:134]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity secure_soc_ila_3_0 does not have driver. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/synth/secure_soc_ila_3_0.v:100]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_16AM82C does not have driver. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/synth/bd_ebbb.v:600]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bus_axi_periph_0'. This will prevent further optimization [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'smartconnect_0'. This will prevent further optimization [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:224]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:170]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_3'. This will prevent further optimization [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:212]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:159]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'secure_soc_i'. This will prevent further optimization [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/hdl/secure_soc_wrapper.v:49]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'aes_axi_periph_0'. This will prevent further optimization [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/synth/secure_soc.v:101]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmcounter_incr_reg' and it is trimmed from '32' to '3' bits. [/home/llia622/ibex/build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:1285]
WARNING: [Synth 8-3917] design pynq_wrapper has port uart_tx driven by constant 1
WARNING: [Synth 8-7129] Port timer_addr_i[31] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[30] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[29] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[28] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[27] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[26] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[25] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[24] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[23] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[22] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[21] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[20] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[19] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[18] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[17] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[16] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[15] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[14] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[13] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[12] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[11] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port timer_addr_i[10] in module timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_fcfg][test] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_fcfg][cfg_en] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_fcfg][cfg][3] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_fcfg][cfg][2] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_fcfg][cfg][1] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_fcfg][cfg][0] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_fcfg][test] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_fcfg][cfg_en] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_fcfg][cfg][3] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_fcfg][cfg][2] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_fcfg][cfg][1] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_fcfg][cfg][0] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_lcfg][test] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_lcfg][cfg_en] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_lcfg][cfg][3] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_lcfg][cfg][2] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_lcfg][cfg][1] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[a_ram_lcfg][cfg][0] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_lcfg][test] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_lcfg][cfg_en] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_lcfg][cfg][3] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_lcfg][cfg][2] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_lcfg][cfg][1] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_i[b_ram_lcfg][cfg][0] in module prim_ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[31] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[30] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[29] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[28] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[27] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[26] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[25] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[24] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[23] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[22] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[21] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[20] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[19] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[18] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[17] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[16] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[1] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_addr_i[0] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[31] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[30] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[29] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[28] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[27] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[26] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[25] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[24] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[23] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[22] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[21] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[20] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[19] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[18] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[17] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[16] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[1] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_addr_i[0] in module ram_2p is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[7] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[6] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[5] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[4] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[3] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[2] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[1] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port boot_addr_i[0] in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port ic_scr_key_valid_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_ret_compressed_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_ret_compressed_spec_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port iside_wait_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port jump_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port branch_taken_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_load_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_store_i in module ibex_cs_registers is either unconnected or has no load
WARNING: [Synth 8-7129] Port dside_wait_i in module ibex_cs_registers is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2959.977 ; gain = 1187.844 ; free physical = 11551 ; free virtual = 17894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2959.977 ; gain = 1187.844 ; free physical = 11551 ; free virtual = 17894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2959.977 ; gain = 1187.844 ; free physical = 11551 ; free virtual = 17894
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2959.977 ; gain = 0.000 ; free physical = 11567 ; free virtual = 17900
INFO: [Netlist 29-17] Analyzing 690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_0_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_2/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_2_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_3/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_3_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_1_0/secure_soc_proc_sys_reset_1_0_board.xdc] for cell 'u_bd/secure_soc_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_1_0/secure_soc_proc_sys_reset_1_0_board.xdc] for cell 'u_bd/secure_soc_i/proc_sys_reset_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/llia622/ibex_hello_world/ibex_hello_world.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/llia622/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pynq_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pynq_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.086 ; gain = 0.000 ; free physical = 11557 ; free virtual = 17890
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 503 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 436 instances
  CFGLUT5 => SRLC32E: 65 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3020.121 ; gain = 0.000 ; free physical = 11556 ; free virtual = 17891
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3020.121 ; gain = 1247.988 ; free physical = 11520 ; free virtual = 17855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3028.090 ; gain = 1255.957 ; free physical = 11520 ; free virtual = 17855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 3028.090 ; gain = 1255.957 ; free physical = 11520 ; free virtual = 17855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 3028.090 ; gain = 1255.957 ; free physical = 11587 ; free virtual = 17928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 3028.090 ; gain = 1255.957 ; free physical = 11587 ; free virtual = 17928
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'key_expansion'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AES_encrypt'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AES_decrypt'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'aes_axi_periph_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'aes_axi_periph_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bus_to_axi'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_mult_fast.mult_state_q_reg' in module 'ibex_multdiv_fast'
INFO: [Synth 8-802] inferred FSM for state register 'md_state_q_reg' in module 'ibex_multdiv_fast'
INFO: [Synth 8-802] inferred FSM for state register 'ls_fsm_cs_reg' in module 'ibex_load_store_unit'
INFO: [Synth 8-802] inferred FSM for state register 'aes_state_reg' in module 'ibex_simple_system'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'key_expansion', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     Nr0 |                             0000 |                             0000
                     Nr1 |                             0001 |                             0001
                     Nr2 |                             0010 |                             0010
                     Nr3 |                             0011 |                             0011
                     Nr4 |                             0100 |                             0100
                     Nr5 |                             0101 |                             0101
                     Nr6 |                             0110 |                             0110
                     Nr7 |                             0111 |                             0111
                     Nr8 |                             1000 |                             1000
                     Nr9 |                             1001 |                             1001
                    Nr10 |                             1010 |                             1010
                  FINISH |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'AES_encrypt', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     Nr0 |                             0000 |                             0000
                     Nr1 |                             0001 |                             0001
                     Nr2 |                             0010 |                             0010
                     Nr3 |                             0011 |                             0011
                     Nr4 |                             0100 |                             0100
                     Nr5 |                             0101 |                             0101
                     Nr6 |                             0110 |                             0110
                     Nr7 |                             0111 |                             0111
                     Nr8 |                             1000 |                             1000
                     Nr9 |                             1001 |                             1001
                    Nr10 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'AES_decrypt', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    Nr10 |                             1010 |                             1010
                     Nr9 |                             1001 |                             1001
                     Nr8 |                             1000 |                             1000
                     Nr7 |                             0111 |                             0111
                     Nr6 |                             0110 |                             0110
                     Nr5 |                             0101 |                             0101
                     Nr4 |                             0100 |                             0100
                     Nr3 |                             0011 |                             0011
                     Nr2 |                             0010 |                             0010
                     Nr1 |                             0001 |                             0001
                     Nr0 |                             0000 |                             0000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'aes_axi_periph_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'aes_axi_periph_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    READ |                               01 |                               10
                   WRITE |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bus_to_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 MD_IDLE |                              000 |                              000
                MD_ABS_A |                              001 |                              001
                MD_ABS_B |                              010 |                              010
                 MD_COMP |                              011 |                              011
                 MD_LAST |                              100 |                              100
          MD_CHANGE_SIGN |                              101 |                              101
               MD_FINISH |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'md_state_q_reg' using encoding 'sequential' in module 'ibex_multdiv_fast'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ALBL |                               00 |                               00
                    ALBH |                               01 |                               01
                    AHBL |                               10 |                               10
                    AHBH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_mult_fast.mult_state_q_reg' using encoding 'sequential' in module 'ibex_multdiv_fast'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_GNT_MIS |                              001 |                              001
         WAIT_RVALID_MIS |                              010 |                              010
WAIT_RVALID_MIS_GNTS_DONE |                              011 |                              100
                WAIT_GNT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ls_fsm_cs_reg' using encoding 'sequential' in module 'ibex_load_store_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AES_IDLE |                               00 |                               00
         AES_WAIT_ACCEPT |                               01 |                               01
         AES_WAIT_RVALID |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'aes_state_reg' using encoding 'sequential' in module 'ibex_simple_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3173.090 ; gain = 1400.957 ; free physical = 11499 ; free virtual = 17841
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pynq_wrapper has port uart_tx driven by constant 1
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg' and it is trimmed from '33' to '2' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/0133/hdl/sc_exit_v1_0_vl_rfs.sv:4182]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_w_cmd_reg.m_write_cmd_mesg_i_reg' and it is trimmed from '32' to '1' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/0133/hdl/sc_exit_v1_0_vl_rfs.sv:4182]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg' and it is trimmed from '47' to '16' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/0133/hdl/sc_exit_v1_0_vl_rfs.sv:4111]
INFO: [Synth 8-3936] Found unconnected internal register 'exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg' and it is trimmed from '32' to '1' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/0133/hdl/sc_exit_v1_0_vl_rfs.sv:4111]
INFO: [Synth 8-4471] merging register 'gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i_reg[0:0]' into 'gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i_reg[0:0]' [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv:216]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '156' to '138' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv:615]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '156' to '138' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv:615]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '23' to '5' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv:615]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '69' to '52' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv:615]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg' and it is trimmed from '70' to '53' bits. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv:615]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[3]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[4]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[2]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt_reg[1]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]' (FDE) to 'smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[18]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (smartconnect_0/inst/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[18] )
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]' (FDR) to 'smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[1]' (FDR) to 'smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg[0]' (FDR) to 'smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]' (FDR) to 'smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[3]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[4]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[2]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt_reg[1]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[0]' (FDE) to 'smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[127]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[127]' (FDE) to 'smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[128]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[128]' (FDE) to 'smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_0/inst/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129] )
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[3]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[4]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[2]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_0/inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.w_cnt_reg[1] )
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt_reg[0]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_enable_reg'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[0]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[3]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[4]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[5]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[6]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[7]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[8]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[9]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[10]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[11]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[12]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[13]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[14]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[15]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[16]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[17]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[18]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[19]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[20]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[21]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[22]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[23]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[24]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[25]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[26]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[27]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[28]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[29]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[30]' (FDRE) to 'smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smartconnect_0/inst/\s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.w_state_reg[31] )
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_ebbb.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_ebbb.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_ebbb.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_ebbb.
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1008]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[1009]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[992]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[993]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[976]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[977]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[960]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[961]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[944]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[945]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[928]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[929]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[912]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[913]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[896]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[897]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[880]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[881]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[864]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[865]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[848]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[849]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[832]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[833]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[816]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[817]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[800]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[801]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[784]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[785]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[768]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[769]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[752]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[753]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[736]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[737]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[720]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[721]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[704]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[705]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[688]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[689]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[672]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[673]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[656]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[657]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[640]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[641]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[624]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[625]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[608]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[609]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[592]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[593]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[576]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[577]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[560]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[561]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[544]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[545]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[528]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[529]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[512]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[513]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[496]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[497]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[480]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[481]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[464]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[465]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[448]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[449]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[432]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[433]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[416]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[417]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[400]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[401]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[384]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[385]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[368]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[369]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[352]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[353]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[336]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[337]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[320]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[321]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[304]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[305]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[288]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[289]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[272]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[273]'
INFO: [Synth 8-3886] merging instance 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[256]' (FDRE) to 'ila_1/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[257]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[16].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[11].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[9].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[8].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[6].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_4 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[18].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[17].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[13].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[15].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[17].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[16].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_3 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[14].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[10].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff8_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_0 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_1 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/slaveRegDo_ff8_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[0].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[1].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[2].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/CNT_WIDTH_STATUS[3].cnt_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_88f /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_892 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_88d /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_88c /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_887 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[18].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[18].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[17].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[17].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[16].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[16].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[15].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[15].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[14].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[14].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[13].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[13].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[12].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[12].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[11].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[11].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[10].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[10].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[9].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[9].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[8].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[8].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[7].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[7].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[6].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[5].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[5].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[4].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[3].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[2].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[2].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[1].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE.PROBE_STATUS[1].probe_width_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[0].mu_tpid_reg /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_86 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_1/inst/ila_core_inst/\u_ila_regs/reg_14 /\I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbg_csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrlsts_part_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbg_csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrlsts_part_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cm_stack_adj_base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cm_stack_adj_base" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rf_ren_b_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mult_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rf_ren_b_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mult_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_in_dec_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mfip_id" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mfip_id" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mac_res_signed, operation Mode is: C+A*B.
DSP Report: operator mac_res_signed is absorbed into DSP mac_res_signed.
DSP Report: operator mac_res_signed0 is absorbed into DSP mac_res_signed.
INFO: [Synth 8-5546] ROM "dbg_csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrlsts_part_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbg_csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcountinhibit_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtval_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "depc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuctrlsts_part_we" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (u_ibex/u_ram/u_ram/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-3971] The signal "pynq_wrapper__GC0/u_ibex/u_ram/u_ram/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_ls_fsm_cs_reg[2]) is unused and will be removed from module ibex_load_store_unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:15 . Memory (MB): peak = 3210.023 ; gain = 1437.891 ; free physical = 11047 ; free virtual = 17473
---------------------------------------------------------------------------------
 Sort Area is pynq_wrapper__GC0 mac_res_signed_0 : 0 0 : 2365 2365 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:23 . Memory (MB): peak = 3341.109 ; gain = 1568.977 ; free physical = 11886 ; free virtual = 18358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:02:41 . Memory (MB): peak = 3563.766 ; gain = 1791.633 ; free physical = 11751 ; free virtual = 18223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_0/u_ibex/u_ram/u_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:02:48 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 10710 ; free virtual = 17194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_ibex/u_ram/u_ram/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 10648 ; free virtual = 17189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:57 ; elapsed = 00:02:51 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 10648 ; free virtual = 17189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:02:53 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 10650 ; free virtual = 17191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:02:53 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 10650 ; free virtual = 17191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:58 ; elapsed = 00:02:53 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 10651 ; free virtual = 17192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:58 ; elapsed = 00:02:53 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 10651 ; free virtual = 17192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibex_multdiv_fast | C+A*B       | 30     | 18     | 48     | -      | 34     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |   266|
|3     |CFGLUT5   |   501|
|4     |DSP48E1   |     1|
|5     |LUT1      |   235|
|6     |LUT2      |   962|
|7     |LUT3      |  1262|
|8     |LUT4      |  1386|
|9     |LUT5      |  1571|
|10    |LUT6      |  7551|
|11    |MUXF7     |   872|
|12    |MUXF8     |   193|
|13    |PLLE2_ADV |     1|
|14    |RAMB18E1  |     2|
|15    |RAMB36E1  |    26|
|32    |SRL16     |     2|
|33    |SRL16E    |   377|
|34    |SRLC16E   |     8|
|35    |SRLC32E   |    68|
|36    |FDCE      |  3737|
|37    |FDPE      |     8|
|38    |FDRE      |  8814|
|39    |FDSE      |    52|
|40    |IBUF      |     2|
|41    |OBUF      |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:58 ; elapsed = 00:02:53 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 10651 ; free virtual = 17192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 587 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:49 ; elapsed = 00:02:47 . Memory (MB): peak = 3575.691 ; gain = 1743.414 ; free physical = 16219 ; free virtual = 22761
Synthesis Optimization Complete : Time (s): cpu = 00:02:58 ; elapsed = 00:02:55 . Memory (MB): peak = 3575.691 ; gain = 1803.559 ; free physical = 16243 ; free virtual = 22761
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3575.691 ; gain = 0.000 ; free physical = 16249 ; free virtual = 22767
INFO: [Netlist 29-17] Analyzing 1864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_bd/secure_soc_i/ila_0 UUID: 189972a3-78bb-5554-95a6-9510c00b8c55 
INFO: [Chipscope 16-324] Core: u_bd/secure_soc_i/ila_1 UUID: 284ab811-bc69-569a-b27d-e1f3ef1733a6 
INFO: [Chipscope 16-324] Core: u_bd/secure_soc_i/ila_2 UUID: ffbc1574-c5dc-58e8-9e63-0798d060a373 
INFO: [Chipscope 16-324] Core: u_bd/secure_soc_i/ila_3 UUID: a65910c8-5d52-5035-974b-0fb42d9e1680 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.793 ; gain = 0.000 ; free physical = 16268 ; free virtual = 22785
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 503 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 436 instances
  CFGLUT5 => SRLC32E: 65 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 4911c510
INFO: [Common 17-83] Releasing license: Synthesis
888 Infos, 376 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:06 ; elapsed = 00:03:03 . Memory (MB): peak = 3619.828 ; gain = 2043.484 ; free physical = 16267 ; free virtual = 22784
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8267.115; main = 2723.165; forked = 6099.838
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17056.340; main = 3619.797; forked = 13850.223
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3643.805 ; gain = 0.000 ; free physical = 16263 ; free virtual = 22782
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/synth_1/pynq_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pynq_wrapper_utilization_synth.rpt -pb pynq_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 16:52:14 2026...
