// Seed: 2111124062
module module_0 (
    output wand  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  uwire id_3[1 : 1]
    , id_5
);
  always $unsigned(22);
  ;
  logic id_6;
  assign id_5 = 1 <-> 1 == id_6;
  assign module_1.id_2 = 0;
  assign id_0 = id_1 < id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    input wor id_0,
    output tri0 id_1,
    input supply1 _id_2,
    input wire id_3[id_2 : 1],
    input wor id_4,
    output supply0 id_5
);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_4
  );
endmodule
