
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 6.78

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.38    0.38 v counter[7]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         counter[7] (net)
                  0.08    0.00    0.38 v _250_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.13    0.51 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _211_ (net)
                  0.18    0.00    0.51 ^ _341_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
     1    0.01    0.06    0.08    0.59 v _341_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
                                         _007_ (net)
                  0.06    0.00    0.59 v counter[7]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.59   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.21    0.00    0.93 v _243_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    1.01 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _186_ (net)
                  0.09    0.00    1.01 ^ _427_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.37    1.38 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _188_ (net)
                  0.15    0.00    1.38 v _272_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.06    0.19    0.34    1.72 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _038_ (net)
                  0.19    0.00    1.72 v _274_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.06    0.16    0.25    1.97 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _040_ (net)
                  0.16    0.00    1.97 v _310_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.31    0.21    2.18 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _074_ (net)
                  0.31    0.00    2.18 ^ _313_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.12    0.34    0.24    2.43 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.34    0.00    2.43 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.04    0.26    0.24    2.67 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.26    0.00    2.67 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.10    0.20    0.24    2.91 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _104_ (net)
                  0.20    0.00    2.91 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    3.10 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.07    0.00    3.10 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.10   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: div[14] (input port clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v div[14] (in)
                                         div[14] (net)
                  0.00    0.00    0.20 v input6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.21    0.00    0.93 v _243_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    1.01 ^ _243_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _186_ (net)
                  0.09    0.00    1.01 ^ _427_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.15    0.37    1.38 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _188_ (net)
                  0.15    0.00    1.38 v _272_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.06    0.19    0.34    1.72 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _038_ (net)
                  0.19    0.00    1.72 v _274_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.06    0.16    0.25    1.97 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _040_ (net)
                  0.16    0.00    1.97 v _310_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
     1    0.03    0.31    0.21    2.18 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
                                         _074_ (net)
                  0.31    0.00    2.18 ^ _313_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     7    0.12    0.34    0.24    2.43 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _077_ (net)
                  0.34    0.00    2.43 v _346_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     5    0.04    0.26    0.24    2.67 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.26    0.00    2.67 ^ _347_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
    10    0.10    0.20    0.24    2.91 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         _104_ (net)
                  0.20    0.00    2.91 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.18    3.10 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _010_ (net)
                  0.07    0.00    3.10 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  3.10   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.131833553314209

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7614

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2634400725364685

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9772

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: div_counter[14]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: div_counter[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ div_counter[14]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 ^ div_counter[14]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.37    0.75 v _427_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.34    1.09 v _272_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    1.35 v _274_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.21    1.56 ^ _310_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_2)
   0.24    1.80 v _313_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.24    2.04 ^ _346_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.24    2.29 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.18    2.47 ^ _359_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.47 ^ div_counter[11]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           2.47   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ div_counter[11]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -2.47   data arrival time
---------------------------------------------------------
           7.40   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    0.38 v counter[7]$_SDFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.13    0.51 ^ _250_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.08    0.59 v _341_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_2)
   0.00    0.59 v counter[7]$_SDFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.59   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter[7]$_SDFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.59   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.0961

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
6.7785

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
218.936727

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.08e-03   2.53e-05   1.48e-08   2.10e-03  62.9%
Combinational          7.89e-04   4.51e-04   4.69e-08   1.24e-03  37.1%
Clock                  0.00e+00   0.00e+00   7.74e-09   7.74e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.87e-03   4.77e-04   6.95e-08   3.34e-03 100.0%
                          85.7%      14.3%       0.0%
