OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
detailed_route -output_drc ./reports/asap7/credit-t-switch/base/5_route_drc.rpt -output_maze ./results/asap7/credit-t-switch/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   credit_t_switch
Die area:                 ( 0 0 ) ( 19186 19186 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     1302
Number of terminals:      359
Number of snets:          2
Number of nets:           1449

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 157.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 18625.
[INFO DRT-0033] V1 shape region query size = 23907.
[INFO DRT-0033] M2 shape region query size = 415.
[INFO DRT-0033] V2 shape region query size = 504.
[INFO DRT-0033] M3 shape region query size = 504.
[INFO DRT-0033] V3 shape region query size = 336.
[INFO DRT-0033] M4 shape region query size = 526.
[INFO DRT-0033] V4 shape region query size = 336.
[INFO DRT-0033] M5 shape region query size = 361.
[INFO DRT-0033] V5 shape region query size = 36.
[INFO DRT-0033] M6 shape region query size = 24.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 903 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 157 unique inst patterns.
[INFO DRT-0084]   Complete 635 groups.
#scanned instances     = 1302
#unique  instances     = 157
#stdCellGenAp          = 4357
#stdCellValidPlanarAp  = 77
#stdCellValidViaAp     = 3539
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3877
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:01, memory = 268.85 (MB), peak = 268.85 (MB)

[INFO DRT-0157] Number of guides:     11063

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 35 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 35 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 3524.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 3235.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 1893.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 474.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 186.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 5.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 1.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 271.66 (MB), peak = 271.66 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5604 vertical wires in 1 frboxes and 3714 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 645 vertical wires in 1 frboxes and 1032 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 300.60 (MB), peak = 300.60 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 302.10 (MB), peak = 302.10 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 709.11 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 621.55 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 461.34 (MB).
    Completing 40% with 80 violations.
    elapsed time = 00:00:00, memory = 736.16 (MB).
    Completing 50% with 80 violations.
    elapsed time = 00:00:01, memory = 580.27 (MB).
    Completing 60% with 80 violations.
    elapsed time = 00:00:01, memory = 453.19 (MB).
    Completing 70% with 146 violations.
    elapsed time = 00:00:02, memory = 775.95 (MB).
    Completing 80% with 146 violations.
    elapsed time = 00:00:02, memory = 646.98 (MB).
    Completing 90% with 270 violations.
    elapsed time = 00:00:03, memory = 804.59 (MB).
    Completing 100% with 363 violations.
    elapsed time = 00:00:04, memory = 630.15 (MB).
[INFO DRT-0199]   Number of violations = 411.
Viol/Layer          M1     M2     V2     M3     V3     M4     M5
CutSpcTbl            0      0      0      0      1      0      0
EOL                  0     45      0      5      0      2      0
Metal Spacing        3     16      0     10      0      0      0
Recheck              0     27      0     14      0      6      1
Short                1     23      1      4      0      1      0
eolKeepOut           0    228      0     13      0     10      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:04, memory = 1145.61 (MB), peak = 1157.59 (MB)
Total wire length = 4754 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1440 um.
Total wire length on LAYER M3 = 1892 um.
Total wire length on LAYER M4 = 1017 um.
Total wire length on LAYER M5 = 382 um.
Total wire length on LAYER M6 = 20 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11547.
Up-via summary (total 11547):

----------------
 Active        0
     M1     3841
     M2     5936
     M3     1468
     M4      292
     M5       10
     M6        0
     M7        0
     M8        0
     M9        0
----------------
       11547


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 411 violations.
    elapsed time = 00:00:00, memory = 1572.71 (MB).
    Completing 20% with 411 violations.
    elapsed time = 00:00:00, memory = 1317.97 (MB).
    Completing 30% with 291 violations.
    elapsed time = 00:00:01, memory = 1693.28 (MB).
    Completing 40% with 291 violations.
    elapsed time = 00:00:01, memory = 1552.18 (MB).
    Completing 50% with 291 violations.
    elapsed time = 00:00:01, memory = 1304.73 (MB).
    Completing 60% with 216 violations.
    elapsed time = 00:00:02, memory = 1690.55 (MB).
    Completing 70% with 216 violations.
    elapsed time = 00:00:02, memory = 1425.86 (MB).
    Completing 80% with 144 violations.
    elapsed time = 00:00:03, memory = 1728.23 (MB).
    Completing 90% with 144 violations.
    elapsed time = 00:00:03, memory = 1546.63 (MB).
    Completing 100% with 87 violations.
    elapsed time = 00:00:04, memory = 1377.61 (MB).
[INFO DRT-0199]   Number of violations = 87.
Viol/Layer          M2     M3     V3     M4
CutSpcTbl            0      0      1      0
EOL                 13      1      0      2
Metal Spacing        1      5      0      1
Short                3      0      0      0
eolKeepOut          51      3      0      6
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:04, memory = 1392.61 (MB), peak = 1762.61 (MB)
Total wire length = 4716 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1383 um.
Total wire length on LAYER M3 = 1873 um.
Total wire length on LAYER M4 = 1050 um.
Total wire length on LAYER M5 = 386 um.
Total wire length on LAYER M6 = 23 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11259.
Up-via summary (total 11259):

----------------
 Active        0
     M1     3842
     M2     5690
     M3     1398
     M4      311
     M5       18
     M6        0
     M7        0
     M8        0
     M9        0
----------------
       11259


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 87 violations.
    elapsed time = 00:00:00, memory = 1392.61 (MB).
    Completing 20% with 87 violations.
    elapsed time = 00:00:01, memory = 1528.33 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:01, memory = 1444.31 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:01, memory = 1444.31 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:02, memory = 1452.05 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:02, memory = 1452.05 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:03, memory = 1555.85 (MB).
    Completing 80% with 55 violations.
    elapsed time = 00:00:03, memory = 1466.68 (MB).
    Completing 90% with 55 violations.
    elapsed time = 00:00:03, memory = 1466.68 (MB).
    Completing 100% with 54 violations.
    elapsed time = 00:00:04, memory = 1469.46 (MB).
[INFO DRT-0199]   Number of violations = 54.
Viol/Layer          M2     M3
EOL                  9      0
Metal Spacing        4      5
Short                2      1
eolKeepOut          33      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:04, memory = 1469.46 (MB), peak = 1762.61 (MB)
Total wire length = 4713 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1387 um.
Total wire length on LAYER M3 = 1871 um.
Total wire length on LAYER M4 = 1050 um.
Total wire length on LAYER M5 = 382 um.
Total wire length on LAYER M6 = 22 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11137.
Up-via summary (total 11137):

----------------
 Active        0
     M1     3842
     M2     5618
     M3     1365
     M4      298
     M5       14
     M6        0
     M7        0
     M8        0
     M9        0
----------------
       11137


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 54 violations.
    elapsed time = 00:00:00, memory = 1469.46 (MB).
    Completing 20% with 54 violations.
    elapsed time = 00:00:00, memory = 1469.46 (MB).
    Completing 30% with 54 violations.
    elapsed time = 00:00:00, memory = 1535.54 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:00, memory = 1469.72 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:00, memory = 1469.72 (MB).
    Completing 60% with 40 violations.
    elapsed time = 00:00:00, memory = 1482.32 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:00, memory = 1482.32 (MB).
    Completing 80% with 25 violations.
    elapsed time = 00:00:01, memory = 1482.43 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 1683.61 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1507.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1507.18 (MB), peak = 1766.68 (MB)
Total wire length = 4710 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1370 um.
Total wire length on LAYER M3 = 1865 um.
Total wire length on LAYER M4 = 1065 um.
Total wire length on LAYER M5 = 386 um.
Total wire length on LAYER M6 = 22 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11111.
Up-via summary (total 11111):

----------------
 Active        0
     M1     3842
     M2     5565
     M3     1386
     M4      304
     M5       14
     M6        0
     M7        0
     M8        0
     M9        0
----------------
       11111


[INFO DRT-0198] Complete detail routing.
Total wire length = 4710 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 1370 um.
Total wire length on LAYER M3 = 1865 um.
Total wire length on LAYER M4 = 1065 um.
Total wire length on LAYER M5 = 386 um.
Total wire length on LAYER M6 = 22 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11111.
Up-via summary (total 11111):

----------------
 Active        0
     M1     3842
     M2     5565
     M3     1386
     M4      304
     M5       14
     M6        0
     M7        0
     M8        0
     M9        0
----------------
       11111


[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:16, memory = 1507.37 (MB), peak = 1766.68 (MB)

[INFO DRT-0180] Post processing.
Took 17 seconds: detailed_route -output_drc ./reports/asap7/credit-t-switch/base/5_route_drc.rpt -output_maze ./results/asap7/credit-t-switch/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 0:18.84[h:]min:sec. CPU time: user 60.33 sys 1.65 (328%). Peak memory: 1809076KB.
