From 668e4a6a32fa151e055aa43daef1be6b2228ad1c Mon Sep 17 00:00:00 2001
From: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
Date: Mon, 15 Feb 2016 21:18:56 +0530
Subject: [PATCH 673/793] PCI: Xilinx NWL PCIe Bridge: Adding support to set
 MPS

Adding support to set MPS on bus hirearchy.

Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com>
Signed-off-by: Ravi Kiran Gummaluri <rgummal@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 drivers/pci/host/pci-xilinx-nwl.c |    3 +++
 1 files changed, 3 insertions(+), 0 deletions(-)

diff --git a/drivers/pci/host/pci-xilinx-nwl.c b/drivers/pci/host/pci-xilinx-nwl.c
index a2e0d21..f672691 100644
--- a/drivers/pci/host/pci-xilinx-nwl.c
+++ b/drivers/pci/host/pci-xilinx-nwl.c
@@ -1067,6 +1067,7 @@ static int nwl_pcie_probe(struct platform_device *pdev)
 	struct device_node *node = pdev->dev.of_node;
 	struct nwl_pcie *pcie;
 	struct pci_bus *bus;
+	struct pci_bus *child;
 	int err;
 
 	resource_size_t iobase = 0;
@@ -1123,6 +1124,8 @@ static int nwl_pcie_probe(struct platform_device *pdev)
 	}
 	pci_scan_child_bus(bus);
 	pci_assign_unassigned_bus_resources(bus);
+	list_for_each_entry(child, &bus->children, node)
+		pcie_bus_configure_settings(child);
 	pci_bus_add_devices(bus);
 	platform_set_drvdata(pdev, pcie);
 
-- 
1.7.5.4

