

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY adpll IS 
	PORT
	(
		clk_sys :  IN  STD_LOGIC;
		dco_out :  IN  STD_LOGIC;
		up :  OUT  STD_LOGIC;
		down :  OUT  STD_LOGIC
	);
END adpll;

ARCHITECTURE bdf_type OF adpll IS 

COMPONENT divfreq
	PORT(clk : IN STD_LOGIC;
		 ref : OUT STD_LOGIC
	);
END COMPONENT;

COMPONENT pfd
	PORT(a : IN STD_LOGIC;
		 b : IN STD_LOGIC;
		 up : OUT STD_LOGIC;
		 down : OUT STD_LOGIC
	);
END COMPONENT;

SIGNAL	SYNTHESIZED_WIRE_0 :  STD_LOGIC;


BEGIN 



b2v_inst : divfreq
PORT MAP(clk => clk_sys,
		 ref => SYNTHESIZED_WIRE_0);


b2v_inst1 : pfd
PORT MAP(a => SYNTHESIZED_WIRE_0,
		 b => dco_out,
		 up => up,
		 down => down);


END bdf_type;