// Seed: 1596704921
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout tri id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
  inout supply0 id_2;
  input wire id_1;
  assign id_4 = id_1 ? -1 : id_3;
  assign id_3[1] = {-1{~id_5}};
  assign #1 id_2 = 1'd0;
endmodule
