
unit6_lesson1_lab2_v1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001d0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002dc  080002dc  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002dc  080002dc  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080002dc  080002dc  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002dc  080002dc  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002dc  080002dc  000102dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080002e0  080002e0  000102e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080002e4  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080002e8  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080002e8  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000c5b  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000446  00000000  00000000  00020c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001b8  00000000  00000000  000210d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000170  00000000  00000000  00021288  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00000fb2  00000000  00000000  000213f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001641  00000000  00000000  000223aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00078d49  00000000  00000000  000239eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0009c734  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000510  00000000  00000000  0009c7b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	080002c4 	.word	0x080002c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	080002c4 	.word	0x080002c4

0800014c <clock_init>:
#define RCC_CR 			*((vuint32*)(RCC_BASE + 0x0))



void clock_init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	//Store 10 in bits 1 : 0 = 10 for Selection PLL
	RCC_CFGR |= (0b10 << 0);
 8000150:	4b10      	ldr	r3, [pc, #64]	; (8000194 <clock_init+0x48>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a0f      	ldr	r2, [pc, #60]	; (8000194 <clock_init+0x48>)
 8000156:	f043 0302 	orr.w	r3, r3, #2
 800015a:	6013      	str	r3, [r2, #0]

	//Store 0110 in bits 21 : 18 = 0110 for PLL MUX * 8 --> 4 * 8 = 32 MHZ
	RCC_CFGR |= (0b0110 << 18);
 800015c:	4b0d      	ldr	r3, [pc, #52]	; (8000194 <clock_init+0x48>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	4a0c      	ldr	r2, [pc, #48]	; (8000194 <clock_init+0x48>)
 8000162:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 8000166:	6013      	str	r3, [r2, #0]

	//Store 101 in bits 13 : 11 = 101 for prescaler 4 --> APB2 = 32/4 = 8
	RCC_CFGR |= (0b101 << 11);
 8000168:	4b0a      	ldr	r3, [pc, #40]	; (8000194 <clock_init+0x48>)
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a09      	ldr	r2, [pc, #36]	; (8000194 <clock_init+0x48>)
 800016e:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8000172:	6013      	str	r3, [r2, #0]

	//Store 100 in bits 10 : 8 = 100 for prescaler 2 --> APB1 = 32/2 = 16
	RCC_CFGR |= (0b100 << 8);
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <clock_init+0x48>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a06      	ldr	r2, [pc, #24]	; (8000194 <clock_init+0x48>)
 800017a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800017e:	6013      	str	r3, [r2, #0]

	//Store 1 in bit 24  = 1 to set PLLON
	RCC_CR |= (0b1 << 24);
 8000180:	4b05      	ldr	r3, [pc, #20]	; (8000198 <clock_init+0x4c>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a04      	ldr	r2, [pc, #16]	; (8000198 <clock_init+0x4c>)
 8000186:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800018a:	6013      	str	r3, [r2, #0]

}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	40021004 	.word	0x40021004
 8000198:	40021000 	.word	0x40021000

0800019c <main>:



int main(void)
{
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
	clock_init();
 80001a0:	f7ff ffd4 	bl	800014c <clock_init>


	return 0;
 80001a4:	2300      	movs	r3, #0
}
 80001a6:	4618      	mov	r0, r3
 80001a8:	bd80      	pop	{r7, pc}

080001aa <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80001aa:	b480      	push	{r7}
 80001ac:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80001ae:	bf00      	nop
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bc80      	pop	{r7}
 80001b4:	4770      	bx	lr

080001b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80001b6:	b480      	push	{r7}
 80001b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80001ba:	e7fe      	b.n	80001ba <HardFault_Handler+0x4>

080001bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80001bc:	b480      	push	{r7}
 80001be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80001c0:	e7fe      	b.n	80001c0 <MemManage_Handler+0x4>

080001c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80001c2:	b480      	push	{r7}
 80001c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80001c6:	e7fe      	b.n	80001c6 <BusFault_Handler+0x4>

080001c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80001cc:	e7fe      	b.n	80001cc <UsageFault_Handler+0x4>

080001ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80001ce:	b480      	push	{r7}
 80001d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80001d2:	bf00      	nop
 80001d4:	46bd      	mov	sp, r7
 80001d6:	bc80      	pop	{r7}
 80001d8:	4770      	bx	lr

080001da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80001da:	b480      	push	{r7}
 80001dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80001de:	bf00      	nop
 80001e0:	46bd      	mov	sp, r7
 80001e2:	bc80      	pop	{r7}
 80001e4:	4770      	bx	lr

080001e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80001e6:	b480      	push	{r7}
 80001e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80001ea:	bf00      	nop
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bc80      	pop	{r7}
 80001f0:	4770      	bx	lr

080001f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80001f2:	b580      	push	{r7, lr}
 80001f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80001f6:	f000 f82f 	bl	8000258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80001fa:	bf00      	nop
 80001fc:	bd80      	pop	{r7, pc}

080001fe <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80001fe:	b480      	push	{r7}
 8000200:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000202:	bf00      	nop
 8000204:	46bd      	mov	sp, r7
 8000206:	bc80      	pop	{r7}
 8000208:	4770      	bx	lr
	...

0800020c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800020c:	480c      	ldr	r0, [pc, #48]	; (8000240 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800020e:	490d      	ldr	r1, [pc, #52]	; (8000244 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000210:	4a0d      	ldr	r2, [pc, #52]	; (8000248 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000214:	e002      	b.n	800021c <LoopCopyDataInit>

08000216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800021a:	3304      	adds	r3, #4

0800021c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800021c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800021e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000220:	d3f9      	bcc.n	8000216 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000222:	4a0a      	ldr	r2, [pc, #40]	; (800024c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000224:	4c0a      	ldr	r4, [pc, #40]	; (8000250 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000228:	e001      	b.n	800022e <LoopFillZerobss>

0800022a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800022a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800022c:	3204      	adds	r2, #4

0800022e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800022e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000230:	d3fb      	bcc.n	800022a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000232:	f7ff ffe4 	bl	80001fe <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000236:	f000 f821 	bl	800027c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800023a:	f7ff ffaf 	bl	800019c <main>
  bx lr
 800023e:	4770      	bx	lr
  ldr r0, =_sdata
 8000240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000244:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000248:	080002e4 	.word	0x080002e4
  ldr r2, =_sbss
 800024c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000250:	20000024 	.word	0x20000024

08000254 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000254:	e7fe      	b.n	8000254 <ADC1_2_IRQHandler>
	...

08000258 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800025c:	4b05      	ldr	r3, [pc, #20]	; (8000274 <HAL_IncTick+0x1c>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	461a      	mov	r2, r3
 8000262:	4b05      	ldr	r3, [pc, #20]	; (8000278 <HAL_IncTick+0x20>)
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	4413      	add	r3, r2
 8000268:	4a03      	ldr	r2, [pc, #12]	; (8000278 <HAL_IncTick+0x20>)
 800026a:	6013      	str	r3, [r2, #0]
}
 800026c:	bf00      	nop
 800026e:	46bd      	mov	sp, r7
 8000270:	bc80      	pop	{r7}
 8000272:	4770      	bx	lr
 8000274:	20000000 	.word	0x20000000
 8000278:	20000020 	.word	0x20000020

0800027c <__libc_init_array>:
 800027c:	b570      	push	{r4, r5, r6, lr}
 800027e:	2500      	movs	r5, #0
 8000280:	4e0c      	ldr	r6, [pc, #48]	; (80002b4 <__libc_init_array+0x38>)
 8000282:	4c0d      	ldr	r4, [pc, #52]	; (80002b8 <__libc_init_array+0x3c>)
 8000284:	1ba4      	subs	r4, r4, r6
 8000286:	10a4      	asrs	r4, r4, #2
 8000288:	42a5      	cmp	r5, r4
 800028a:	d109      	bne.n	80002a0 <__libc_init_array+0x24>
 800028c:	f000 f81a 	bl	80002c4 <_init>
 8000290:	2500      	movs	r5, #0
 8000292:	4e0a      	ldr	r6, [pc, #40]	; (80002bc <__libc_init_array+0x40>)
 8000294:	4c0a      	ldr	r4, [pc, #40]	; (80002c0 <__libc_init_array+0x44>)
 8000296:	1ba4      	subs	r4, r4, r6
 8000298:	10a4      	asrs	r4, r4, #2
 800029a:	42a5      	cmp	r5, r4
 800029c:	d105      	bne.n	80002aa <__libc_init_array+0x2e>
 800029e:	bd70      	pop	{r4, r5, r6, pc}
 80002a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002a4:	4798      	blx	r3
 80002a6:	3501      	adds	r5, #1
 80002a8:	e7ee      	b.n	8000288 <__libc_init_array+0xc>
 80002aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80002ae:	4798      	blx	r3
 80002b0:	3501      	adds	r5, #1
 80002b2:	e7f2      	b.n	800029a <__libc_init_array+0x1e>
 80002b4:	080002dc 	.word	0x080002dc
 80002b8:	080002dc 	.word	0x080002dc
 80002bc:	080002dc 	.word	0x080002dc
 80002c0:	080002e0 	.word	0x080002e0

080002c4 <_init>:
 80002c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002c6:	bf00      	nop
 80002c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002ca:	bc08      	pop	{r3}
 80002cc:	469e      	mov	lr, r3
 80002ce:	4770      	bx	lr

080002d0 <_fini>:
 80002d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002d2:	bf00      	nop
 80002d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002d6:	bc08      	pop	{r3}
 80002d8:	469e      	mov	lr, r3
 80002da:	4770      	bx	lr
