// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTL
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of ap_return
//        bit 31~0 - ap_return[31:0] (Read)
// 0x18 : Data signal of image_V
//        bit 31~0 - image_V[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of conv1_weight_V
//        bit 31~0 - conv1_weight_V[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of shuffle_conv_3x3_V
//        bit 31~0 - shuffle_conv_3x3_V[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of shuffle_conv_1x1_V
//        bit 31~0 - shuffle_conv_1x1_V[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of conv_last_weight_V
//        bit 31~0 - conv_last_weight_V[31:0] (Read/Write)
// 0x3c : reserved
// 0x40 : Data signal of fc_weight_V
//        bit 31~0 - fc_weight_V[31:0] (Read/Write)
// 0x44 : reserved
// 0x48 : Data signal of bias_V
//        bit 31~0 - bias_V[31:0] (Read/Write)
// 0x4c : reserved
// 0x50 : Data signal of fc_output_V
//        bit 31~0 - fc_output_V[31:0] (Read/Write)
// 0x54 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XSHUFFLENETV2_CTL_ADDR_AP_CTRL                 0x00
#define XSHUFFLENETV2_CTL_ADDR_GIE                     0x04
#define XSHUFFLENETV2_CTL_ADDR_IER                     0x08
#define XSHUFFLENETV2_CTL_ADDR_ISR                     0x0c
#define XSHUFFLENETV2_CTL_ADDR_AP_RETURN               0x10
#define XSHUFFLENETV2_CTL_BITS_AP_RETURN               32
#define XSHUFFLENETV2_CTL_ADDR_IMAGE_V_DATA            0x18
#define XSHUFFLENETV2_CTL_BITS_IMAGE_V_DATA            32
#define XSHUFFLENETV2_CTL_ADDR_CONV1_WEIGHT_V_DATA     0x20
#define XSHUFFLENETV2_CTL_BITS_CONV1_WEIGHT_V_DATA     32
#define XSHUFFLENETV2_CTL_ADDR_SHUFFLE_CONV_3X3_V_DATA 0x28
#define XSHUFFLENETV2_CTL_BITS_SHUFFLE_CONV_3X3_V_DATA 32
#define XSHUFFLENETV2_CTL_ADDR_SHUFFLE_CONV_1X1_V_DATA 0x30
#define XSHUFFLENETV2_CTL_BITS_SHUFFLE_CONV_1X1_V_DATA 32
#define XSHUFFLENETV2_CTL_ADDR_CONV_LAST_WEIGHT_V_DATA 0x38
#define XSHUFFLENETV2_CTL_BITS_CONV_LAST_WEIGHT_V_DATA 32
#define XSHUFFLENETV2_CTL_ADDR_FC_WEIGHT_V_DATA        0x40
#define XSHUFFLENETV2_CTL_BITS_FC_WEIGHT_V_DATA        32
#define XSHUFFLENETV2_CTL_ADDR_BIAS_V_DATA             0x48
#define XSHUFFLENETV2_CTL_BITS_BIAS_V_DATA             32
#define XSHUFFLENETV2_CTL_ADDR_FC_OUTPUT_V_DATA        0x50
#define XSHUFFLENETV2_CTL_BITS_FC_OUTPUT_V_DATA        32

