<html>
<head>
<title>
Tables
</title>
<body>
Prev: <a href="figs.htm">Figures</a><br>
Next: <a href="chp01-00.htm">Chapter 1  Introduction to the 80386</a>
<hr>
<h2>
Tables
</h2>
<ul>
<li><a href="chp02-05.htm#T-02-01">Table   2-1.   Default Segment Register Selection Rules</a>
<li><a href="chp02-06.htm#T-02-02">Table   2-2.   80386 Reserved Exceptions and Interrupts</a>
<li><a href="chp03-04.htm#T-03-01">Table   3-1.   Bit Test and Modify Instructions</a>
<li><a href="chp03-05.htm#T-03-02">Table   3-2.   Interpretation of Conditional Transfers</a>
<li><a href="chp06-03.htm#T-06-01">Table   6-1.   System and Gate Descriptor Types</a>
<li><a href="chp06-03.htm#T-06-02">Table   6-2.   Useful Combinations of E, G, and B Bits</a>
<li><a href="chp06-03.htm#T-06-03">Table   6-3.   Interlevel Return Checks</a>
<li><a href="chp06-03.htm#T-06-04">Table   6-4.   Valid Descriptor Types for LSL</a>
<li><a href="chp06-05.htm#T-06-05">Table   6-5.   Combining Directory and Page Protection</a>
<li><a href="chp07-05.htm#T-07-01">Table   7-1.   Checks Made during a Task Switch</a>
<li><a href="chp07-06.htm#T-07-02">Table   7-2.   Effect of Task Switch on BUSY, NT, and Back-Link</a>
<li><a href="chp09-01.htm#T-09-01">Table   9-1.   Interrupt and Exception ID Assignments</a>
<li><a href="chp09-04.htm#T-09-02">Table   9-2.   Priority Among Simultaneous Interrupts and Exceptions</a>
<li><a href="chp09-08.htm#T-09-03">Table   9-3.   Double-Fault Detection Classes</a>
<li><a href="chp09-08.htm#T-09-04">Table   9-4.   Double-Fault Definition</a>
<li><a href="chp09-08.htm#T-09-05">Table   9-5.   Conditions That Invalidate the TSS</a>
<li><a href="chp09-09.htm#T-09-06">Table   9-6.   Exception Summary</a>
<li><a href="chp09-10.htm#T-09-07">Table   9-7.   Error-Code Summary</a>
<li><a href="chp10-06.htm#T-10-01">Table  10-1.   Meaning of D, U, and W Bit Pairs</a>
<li><a href="chp12-02.htm#T-12-01">Table  12-1.   Breakpoint Field Recognition Examples</a>
<li><a href="chp12-03.htm#T-12-02">Table  12-2.   Debug Exception Conditions</a>
<li><a href="chp14-07.htm#T-14-01">Table  14-1.   80386 Real-Address Mode Exceptions</a>
<li><a href="chp14-07.htm#T-14-02">Table  14-2.   New 80386 Exceptions</a>
<li><a href="chp17-01.htm#T-17-01">Table  17-1.   Effective Size Attributes</a>
<li><a href="chp17-02.htm#T-17-02">Table  17-2.   16-Bit Addressing Forms with the ModR/M Byte</a>
<li><a href="chp17-02.htm#T-17-03">Table  17-3.   32-Bit Addressing Forms with the ModR/M Byte</a>
<li><a href="chp17-02.htm#T-17-04">Table  17-4.   32-Bit Addressing Forms with the SIB Byte</a>
<li><a href="chp17-02.htm#T-17-05">Table  17-5.   Task Switch Times for Exceptions</a>
<li><a href="chp17-02.htm#T-17-06">Table  17-6.   80386 Exceptions</a>
</ul><hr>
Prev: <a href="figs.htm">Figures</a><br>
Next: <a href="chp01-00.htm">Chapter 1  Introduction to the 80386</a>
</body>
</html>
