// Seed: 3034807057
module module_0 (
    input  wand  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output wand  id_3,
    output uwire id_4,
    input  tri   id_5
);
  wire id_7;
  ;
  logic [1 : 1] id_8;
  ;
  logic id_9 = {-1{1}};
endmodule
module module_1 #(
    parameter id_14 = 32'd29,
    parameter id_45 = 32'd82,
    parameter id_5  = 32'd30,
    parameter id_7  = 32'd62
) (
    output wire id_0,
    input supply1 id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    output wire _id_5,
    output tri1 id_6,
    input supply1 _id_7,
    output tri1 id_8
);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_0,
      id_6,
      id_2
  );
  logic [1 'b0 >>  -1 : id_5] id_10[-1 : 1];
  ;
  parameter id_11 = 1;
  assign {id_4, 1 + id_11, -1, 'b0, 1, id_11, id_4} = id_4;
  wire  [  -1  <  1  :  id_7  ]  id_12  ,  id_13  ,  _id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  _id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ;
  wire [id_45 : id_14] id_54;
endmodule
