{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 18:53:57 2010 " "Info: Processing started: Tue Jul 20 18:53:57 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off effect -c effect " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off effect -c effect" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "effect EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"effect\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk12m:clk12m1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"clk12m:clk12m1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 6 25 0 0 " "Info: Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for clk12m:clk12m1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 2 1 -65 -1806 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -65 degrees (-1806 ps) for cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk12m:clk12m1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Info: Automatically promoted node clk12m:clk12m1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk12m:clk12m1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkfast2 (placed in PIN D16 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node clkfast2 (placed in PIN D16 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { clkfast2 } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkfast2" } } } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 10 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node cpueffect:cpueffect1\|pll_0:the_pll_0\|altpllpll_0:the_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|pll_0:the_pll_0|altpllpll_0:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c:i2c1\|clk_slow\[3\]  " "Info: Automatically promoted node i2c:i2c1\|clk_slow\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:i2c1\|clk_slow\[3\]~8 " "Info: Destination node i2c:i2c1\|clk_slow\[3\]~8" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[3]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/final/i2c.v" 70 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpueffect:cpueffect1\|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch\|data_out  " "Info: Automatically promoted node cpueffect:cpueffect1\|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpueffect:cpueffect1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~6 " "Info: Destination node cpueffect:cpueffect1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~6" {  } { { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 563 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpueffect:cpueffect1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~3 " "Info: Destination node cpueffect:cpueffect1\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|resetlatch~3" {  } { { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 546 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "cpueffect.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect.v" 3966 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cpueffect:cpueffect1\|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch\|data_out" } } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpueffect_reset_cpu_clk_domain_synch_module:cpueffect_reset_cpu_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpueffect:cpueffect1\|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch\|data_out  " "Info: Automatically promoted node cpueffect:cpueffect1\|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cpueffect.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect.v" 4011 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cpueffect:cpueffect1\|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch\|data_out" } } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpueffect_reset_clk_50_domain_synch_module:cpueffect_reset_clk_50_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpueffect:cpueffect1\|cpu_0_fpoint:the_cpu_0_fpoint\|cpu_0_fpoint_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0\|shift_taps_f1n:auto_generated\|dffe6  " "Info: Automatically promoted node cpueffect:cpueffect1\|cpu_0_fpoint:the_cpu_0_fpoint\|cpu_0_fpoint_addsub_single:the_fp_addsub\|altshift_taps:sign_dffe31_rtl_0\|shift_taps_f1n:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/shift_taps_f1n.tdf" "" { Text "/home/lucaspeng/dclab/final/db/shift_taps_f1n.tdf" 42 2 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpu_0_fpoint:the_cpu_0_fpoint|cpu_0_fpoint_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_f1n:auto_generated|dffe6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/sld_hub.vhd" 1023 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpueffect:cpueffect1\|pll_0:the_pll_0\|not_areset  " "Info: Automatically promoted node cpueffect:cpueffect1\|pll_0:the_pll_0\|not_areset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pll_0.v" "" { Text "/home/lucaspeng/dclab/final/pll_0.v" 58 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "cpueffect:cpueffect1\|pll_0:the_pll_0\|not_areset" } } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|pll_0:the_pll_0|not_areset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpueffect:cpueffect1\|reset_n_sources~4  " "Info: Automatically promoted node cpueffect:cpueffect1\|reset_n_sources~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cpueffect.v" "" { Text "/home/lucaspeng/dclab/final/cpueffect.v" 4269 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|reset_n_sources~4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Extra Info: Created 32 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk12m:clk12m1\|altpll:altpll_component\|pll clk\[0\] clk " "Warning: PLL \"clk12m:clk12m1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "clk12m.v" "" { Text "/home/lucaspeng/dclab/final/clk12m.v" 101 0 0 } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 41 0 0 } } { "effect.v" "" { Text "/home/lucaspeng/dclab/final/effect.v" 19 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Info: Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.259 ns register register " "Info: Estimated most critical path is register to register delay of 8.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\] 1 REG LAB_X60_Y33 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X60_Y33; Fanout = 15; REG Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.414 ns) 1.363 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~1 2 COMB LAB_X59_Y29 2 " "Info: 2: + IC(0.949 ns) + CELL(0.414 ns) = 1.363 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.363 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~1 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.434 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~3 3 COMB LAB_X59_Y29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.434 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~1 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~3 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~5 4 COMB LAB_X59_Y29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~3 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~5 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~7 5 COMB LAB_X59_Y29 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~7'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~5 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~7 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~9 6 COMB LAB_X59_Y29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~7 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~9 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~11 7 COMB LAB_X59_Y29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~11'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~9 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~11 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~13 8 COMB LAB_X59_Y29 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~13'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~11 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~13 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~15 9 COMB LAB_X59_Y29 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LAB_X59_Y29; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~15'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~13 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~15 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.021 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~17 10 COMB LAB_X59_Y28 2 " "Info: 10: + IC(0.090 ns) + CELL(0.071 ns) = 2.021 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~17'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.161 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~15 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~17 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.092 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~19 11 COMB LAB_X59_Y28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.092 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~19'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~17 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~19 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.163 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~21 12 COMB LAB_X59_Y28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.163 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~21'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~19 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~21 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.234 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~23 13 COMB LAB_X59_Y28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.234 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~23'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~21 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~23 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.305 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~25 14 COMB LAB_X59_Y28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.305 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~25'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~23 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.376 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~27 15 COMB LAB_X59_Y28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.376 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~27'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.447 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~29 16 COMB LAB_X59_Y28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.447 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~29'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.518 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~31 17 COMB LAB_X59_Y28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.518 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~31'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.589 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~33 18 COMB LAB_X59_Y28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.589 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~33'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.660 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~35 19 COMB LAB_X59_Y28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.660 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~35'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.731 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~37 20 COMB LAB_X59_Y28 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.731 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~37'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.802 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~39 21 COMB LAB_X59_Y28 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.802 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~39'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.873 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~41 22 COMB LAB_X59_Y28 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.873 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~41'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.944 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~43 23 COMB LAB_X59_Y28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.944 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~43'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.015 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~45 24 COMB LAB_X59_Y28 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.015 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~45'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.086 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~47 25 COMB LAB_X59_Y28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.086 ns; Loc. = LAB_X59_Y28; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~47'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 3.247 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~49 26 COMB LAB_X59_Y27 2 " "Info: 26: + IC(0.090 ns) + CELL(0.071 ns) = 3.247 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~49'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.161 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.318 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~51 27 COMB LAB_X59_Y27 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.318 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~51'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.389 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~53 28 COMB LAB_X59_Y27 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.389 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~53'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.460 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~55 29 COMB LAB_X59_Y27 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.460 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~55'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.531 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~57 30 COMB LAB_X59_Y27 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.531 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~57'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.602 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~59 31 COMB LAB_X59_Y27 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.602 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~59'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.673 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~61 32 COMB LAB_X59_Y27 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.673 ns; Loc. = LAB_X59_Y27; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~61'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.744 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~63 33 COMB LAB_X59_Y27 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 3.744 ns; Loc. = LAB_X59_Y27; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~63'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.154 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~64 34 COMB LAB_X59_Y27 1 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 4.154 ns; Loc. = LAB_X59_Y27; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|Add17~64'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 8560 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 4.910 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_arith_result\[32\]~10 35 COMB LAB_X60_Y27 1 " "Info: 35: + IC(0.336 ns) + CELL(0.420 ns) = 4.910 ns; Loc. = LAB_X60_Y27; Fanout = 1; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_arith_result\[32\]~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.756 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 4500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.420 ns) 5.966 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_br_result~0 36 COMB LAB_X61_Y30 3 " "Info: 36: + IC(0.636 ns) + CELL(0.420 ns) = 5.966 ns; Loc. = LAB_X61_Y30; Fanout = 3; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_br_result~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.056 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 4509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.437 ns) 6.721 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[0\]~0 37 COMB LAB_X60_Y30 3 " "Info: 37: + IC(0.318 ns) + CELL(0.437 ns) = 6.721 ns; Loc. = LAB_X60_Y30; Fanout = 3; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src1\[0\]~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.755 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9379 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.286 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]~12 38 COMB LAB_X60_Y30 2 " "Info: 38: + IC(0.145 ns) + CELL(0.420 ns) = 7.286 ns; Loc. = LAB_X60_Y30; Fanout = 2; COMB Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]~12'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.084 ns) 8.259 ns cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\] 39 REG LAB_X60_Y33 15 " "Info: 39: + IC(0.889 ns) + CELL(0.084 ns) = 8.259 ns; Loc. = LAB_X60_Y33; Fanout = 15; REG Node = 'cpueffect:cpueffect1\|cpu_0:the_cpu_0\|E_src2\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.973 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } } { "cpu_0.v" "" { Text "/home/lucaspeng/dclab/final/cpu_0.v" 9388 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.806 ns ( 58.19 % ) " "Info: Total cell delay = 4.806 ns ( 58.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.453 ns ( 41.81 % ) " "Info: Total interconnect delay = 3.453 ns ( 41.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.259 ns" { cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~1 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~3 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~5 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~7 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~9 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~11 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~13 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~15 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~17 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~19 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~21 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~23 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~25 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~27 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~29 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~31 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~33 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~35 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~37 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~39 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~41 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~43 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~45 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~47 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~49 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~51 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~53 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~55 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~57 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~59 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~61 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~63 cpueffect:cpueffect1|cpu_0:the_cpu_0|Add17~64 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_arith_result[32]~10 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_br_result~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src1[0]~0 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0]~12 cpueffect:cpueffect1|cpu_0:the_cpu_0|E_src2[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X48_Y26 X59_Y38 " "Info: Peak interconnect usage is 38% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_clk 0 " "Info: Pin \"i2c_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_dat 0 " "Info: Pin \"i2c_dat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dacdat 0 " "Info: Pin \"dacdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk 0 " "Info: Pin \"clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucaspeng/dclab/final/compile/effect.fit.smsg " "Info: Generated suppressed messages file /home/lucaspeng/dclab/final/compile/effect.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "405 " "Info: Peak virtual memory: 405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 18:55:11 2010 " "Info: Processing ended: Tue Jul 20 18:55:11 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Info: Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Info: Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
