# DAY 1: Introduction to Verilog RTL design and Synthesis

## D1SK1 - Introduction to open-source simulator iverilog

### L1 - Introduction to iverilog design test bench
#### Simulator
