V 000044 55 3605          1507221370714 rtl
(_unit VHDL (ctrl 0 28(rtl 0 70))
	(_version vd0)
	(_time 1507221370715 2017.10.05 19:36:10)
	(_source (\./../src/ctrl.vhd\))
	(_parameters tan)
	(_code 500453525406064603570606440b035603565357545752)
	(_ent
		(_time 1507221370698)
	)
	(_object
		(_port (_int CLK -1 0 31(_ent(_in)(_event))))
		(_port (_int RST -1 0 32(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 35(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Din 0 0 35(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 1 0 36(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int FlagV 2 0 39(_ent(_in)(_event))))
		(_port (_int CNT_CMD -1 0 43(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 3 0 44(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 45(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 4 0 45(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 46(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 5 0 46(_ent(_out))))
		(_port (_int CMD 5 0 47(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 50(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_A_CMD 6 0 50(_ent(_out))))
		(_port (_int REG_B_CMD 6 0 51(_ent(_out))))
		(_port (_int REG_C_CMD 6 0 52(_ent(_out))))
		(_port (_int REG_D_CMD 6 0 53(_ent(_out))))
		(_port (_int REG_E_CMD 6 0 54(_ent(_out))))
		(_port (_int REG_F_CMD 6 0 55(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 60(_array -1 ((_dto i 8 i 0)))))
		(_port (_int RST_COMP 7 0 60(_ent(_out))))
		(_port (_int Done -1 0 63(_ent(_out))))
		(_port (_int CTRL_Dout 1 0 64(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~75}~13 0 71(_array -1 ((_to i 1 i 75)))))
		(_sig (_int current 8 0 71(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~7}~13 0 72(_array -1 ((_to i 0 i 7)))))
		(_sig (_int N_ADDR 9 0 72(_arch(_uni))))
		(_sig (_int C_ADDR 9 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{0~to~3}~13 0 74(_array -1 ((_to i 0 i 3)))))
		(_sig (_int LS 10 0 74(_arch(_uni))))
		(_sig (_int Logic_Jump -1 0 75(_arch(_uni))))
		(_sig (_int CNT_clk -1 0 76(_arch(_uni))))
		(_sig (_int FLG_TMP -1 0 77(_arch(_uni((i 2))))))
		(_prcs
			(line__80(_arch 0 0 80(_prcs (_trgt(5)(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16(8))(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(16)(17)(18)(19)(20)(21)(22)(23)(24)(25))(_sens(0)(1)(2)(3)(4)(20))(_dssslsensitivity 5)(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
		(33686018 2)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(131586)
		(50529027 50529027 3)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 2)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
	)
	(_model . rtl 1 -1)
)
V 000044 55 862           1507221370771 rtl
(_unit VHDL (cnt 0 12(rtl 0 22))
	(_version vd0)
	(_time 1507221370772 2017.10.05 19:36:10)
	(_source (\./../src/cnt.vhd\))
	(_parameters tan)
	(_code 8eda8d808ed8de988cdecbd5db888d88db898a888d)
	(_ent
		(_time 1507221370768)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in))))
		(_port (_int CNT_CMD -1 0 16(_ent(_in))))
		(_port (_int CNT_Flag -1 0 17(_ent(_out))))
		(_type (_int ~UNSIGNED{7~downto~0}~13 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int CNT_A 0 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(3)(4))(_sens(0)(1)(2))(_mon)(_read(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686019)
		(3)
	)
	(_model . rtl 1 -1)
)
I 000056 55 1813          1507221370802 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1507221370803 2017.10.05 19:36:10)
	(_source (\./../src/top_tb.vhd\))
	(_parameters tan)
	(_code aefbaaf9adf8fabbfcfcbaf4fda9aaa8f8a9aeabf8)
	(_ent
		(_time 1507221370799)
	)
	(_comp
		(top
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp top)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Din)(Din))
				((MAIN_Dout)(MAIN_Dout))
				((S_Done)(S_Done))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 2030          1507221370840 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1507221370841 2017.10.05 19:36:10)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code cd98cf98cf9acddacd9d8b97c8cacfcb9bcb99cacf)
	(_ent
		(_time 1507221370836)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000000000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000010000000000000000000000000000000000000000000000000000000000000000"\))(3(_string \"100110000011000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000000001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000000000000000000000000000000000000000000000000000000000"\))(6(_string \"111010000100100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000000"\))(8(_string \"000000000000000000000000000000000000000000000000000000000001100010110"\))(9(_string \"000000000100000010000000000000000000000000000000000000000000000000001"\))(10(_string \"111110000001100000000000000000000000000000000000000000000000000000000"\))(_others(_others(i 2)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 1191          1507221370873 rtl
(_unit VHDL (mux 0 12(rtl 0 31))
	(_version vd0)
	(_time 1507221370874 2017.10.05 19:36:10)
	(_source (\./../src/mux.vhd\))
	(_parameters tan)
	(_code ecb8b8bebabab0fababff9b7b5eab8ebe9ebe4eab8)
	(_ent
		(_time 1507221370869)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int MUX_CMD 0 0 15(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int MUX_Din0 1 0 16(_ent(_in))))
		(_port (_int MUX_Din1 1 0 17(_ent(_in))))
		(_port (_int MUX_Din2 1 0 18(_ent(_in))))
		(_port (_int MUX_Din3 1 0 19(_ent(_in))))
		(_port (_int MUX_Din4 1 0 20(_ent(_in))))
		(_port (_int MUX_Din5 1 0 21(_ent(_in))))
		(_port (_int MUX_Din6 1 0 22(_ent(_in))))
		(_port (_int MUX_Din7 1 0 23(_ent(_in))))
		(_port (_int MUX_Dout 1 0 26(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs (_simple)(_trgt(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 1533          1507221370902 rtl
(_unit VHDL (alu_s 0 16(rtl 0 29))
	(_version vd0)
	(_time 1507221370903 2017.10.05 19:36:10)
	(_source (\./../src/alu_s.vhd\))
	(_parameters tan)
	(_code 0b5f0b0d0a5d5a1e5e0f18515b0d580c0e0e5d0c08)
	(_ent
		(_time 1507221370898)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1 ((_dto i 4 i 0)))))
		(_port (_int ALU_CMD 0 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 19(_array -1 ((_dto i 15 i 0)))))
		(_port (_int ALU_Din_L 1 0 19(_ent(_in))))
		(_port (_int ALU_Din_R 1 0 20(_ent(_in))))
		(_port (_int FLG_ALU_CMD 0 0 22(_ent(_out))))
		(_port (_int ALU_Dout 1 0 23(_ent(_out))))
		(_type (_int ~UNSIGNED{16~downto~0}~13 0 30(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int A 2 0 30(_arch(_uni(_string \"00000000000000000"\)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs (_simple)(_trgt(3(3))(4)(5(d_15_0)))(_sens(0)(1)(2))(_mon)(_read(5(16))))))
			(line__56(_arch 1 0 56(_assignment (_trgt(3(4))))))
			(line__57(_arch 2 0 57(_assignment (_trgt(3(2))))))
			(line__58(_arch 3 0 58(_assignment (_trgt(3(1))))))
			(line__59(_arch 4 0 59(_assignment (_trgt(3(0))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(1702126926 1852404585 1092641127 1797281100 1851878767 24932)
	)
	(_model . rtl 5 -1)
)
I 000047 55 12578         1507221371026 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507221371027 2017.10.05 19:36:11)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 88dd8d86d6dedc9f8c8fda8698d3dd8ede8f888f8c8ede)
	(_ent
		(_time 1507221370943)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((REG_Din)(REG_Din))
				((REG_CMD)(REG_CMD))
				((REG_FLAG_H)(REG_FLAG_H))
				((REG_FLAG_L)(REG_FLAG_L))
				((REG_Dout)(REG_Dout))
			)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_implicit)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((Xin)(Xin))
				((FLG_Dout)(FLG_Dout))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 1221          1507221371044 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1507221371045 2017.10.05 19:36:11)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 98cd9b9795cfcb8f9f9e8dc2ce9f9a9e9d9e9f9f9a)
	(_ent
		(_time 1507221371040)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 822           1507221371082 rtl
(_unit VHDL (flg 0 34(rtl 0 45))
	(_version vd0)
	(_time 1507221371083 2017.10.05 19:36:11)
	(_source (\./../src/flg.vhd\))
	(_parameters tan)
	(_code c793c092939094d1c094849d91c1c1c194c1c0c1c1)
	(_ent
		(_time 1507221371078)
	)
	(_object
		(_port (_int CLK -1 0 37(_ent(_in)(_event))))
		(_port (_int RST -1 0 38(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~12 0 39(_array -1 ((_to i 1 i 18)))))
		(_port (_int Xin 0 0 39(_ent(_in))))
		(_port (_int FLG_Dout 0 0 41(_ent(_out))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs (_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 514)
	)
	(_model . rtl 1 -1)
)
I 000047 55 11304         1507221371297 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507221371298 2017.10.05 19:36:11)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 92c7949dc6c4c6859695c09c82c9c794c49592959694c4)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1689          1507221371316 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1507221371317 2017.10.05 19:36:11)
	(_source (\./../src/top_tb.vhd\))
	(_parameters tan)
	(_code b1e4b7e5e6e7e5a4e3e3a5ebe2b6b5b7e7b6b1b4e7)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 0 14(_ent (_in))))
				(_port (_int RST -1 0 15(_ent (_in))))
				(_port (_int Din 0 0 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 0 17(_ent (_out))))
				(_port (_int S_Done -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 0 22(_arch(_uni))))
		(_sig (_int RST -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 0 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 0 26(_arch(_uni))))
		(_sig (_int S_Done -1 0 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 0 49(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 0 57(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 0 66(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234 50528770 33686018 33686018)
		(50529027 50529027 33751811 50529026)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 372 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 81 (top_tb))
	(_version vd0)
	(_time 1507221371322 2017.10.05 19:36:11)
	(_source (\./../src/top_tb.vhd\))
	(_parameters tan)
	(_code b1e4b7e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507221668519 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507221668520 2017.10.05 19:41:08)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code a4a0f2f3f6f2f0b3a0a3f6aab4fff1a2f2a3a4a3a0a2f2)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507221668651 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507221668652 2017.10.05 19:41:08)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 21257625767775347370357b722625277726212477)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507221668658 2017.10.05 19:41:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 21257625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1771          1507221675199 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1507221675200 2017.10.05 19:41:15)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code b4b6b3e0e6e3b4a3b4e6f2eeb1b3b6b2e2b2e0b3b6)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"101100000010000000000000000000000000000000000000000000000000000000000"\))(3(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(4(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(5(_string \"111010000001000000000000000000000000000000000000000000000000000000000"\))(6(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1507221746948 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507221746949 2017.10.05 19:42:26)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code fafbaaaafdacaeedfefda8f4eaa1affcacfdfafdfefcac)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507221747245 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507221747246 2017.10.05 19:42:27)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 232271277675773671723779702427257524232675)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507221747249 2017.10.05 19:42:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2322712725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507221871284 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507221871285 2017.10.05 19:44:31)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code b2b0b5e6e6e4e6a5b6b5e0bca2e9e7b4e4b5b2b5b6b4e4)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1640          1507221871593 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507221871594 2017.10.05 19:44:31)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code dbd9db89df8d8fce898acf8188dcdfdd8ddcdbde8d)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507221871599 2017.10.05 19:44:31)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code eae8eab9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507221962550 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507221962551 2017.10.05 19:46:02)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 34613831666260233033663a246f613262333433303262)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507221962843 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507221962844 2017.10.05 19:46:02)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4d18404f4f1b19581f1c59171e4a494b1b4a4d481b)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529027)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507221962847 2017.10.05 19:46:02)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 5c09515f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1681          1507222329499 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507222329500 2017.10.05 19:52:09)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8d8f88838fdbd998dfdc99d7de8a898bdb8a8d88db)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507222329503 2017.10.05 19:52:09)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8d8f8883dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507222337172 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507222337173 2017.10.05 19:52:17)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 8584d78bd6d3d1928182d78b95ded083d38285828183d3)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507222337437 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507222337438 2017.10.05 19:52:17)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8f8f8b818fd9db9addde9bd5dc888b89d9888f8ad9)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507222337441 2017.10.05 19:52:17)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 9e9e9a91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507222441136 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507222441137 2017.10.05 19:54:01)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code a6a1a7f1f6f0f2b1a2a1f4a8b6fdf3a0f0a1a6a1a2a0f0)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507222441393 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507222441394 2017.10.05 19:54:01)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code afa8adf8aff9fbbafdfebbf5fca8aba9f9a8afaaf9)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507222441398 2017.10.05 19:54:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code afa8adf8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507222491132 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507222491133 2017.10.05 19:54:51)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f6a2faa6a6a0a2e1f2f1a4f8e6ada3f0a0f1f6f1f2f0a0)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507222491443 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507222491444 2017.10.05 19:54:51)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2e7a7b2a2d787a3b7c7f3a747d292a2878292e2b78)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 50529027)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507222491448 2017.10.05 19:54:51)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2e7a7b2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1857          1507223005250 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1507223005251 2017.10.05 20:03:25)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code 336530366664332433607569363431356535673431)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001000000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1507223010340 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507223010341 2017.10.05 20:03:30)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 194c181e464f4d0e1d1e4b1709424c1f4f1e191e1d1f4f)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507223010679 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507223010680 2017.10.05 20:03:30)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 71247370262725642320652b227675772776717427)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 50529027)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507223010686 2017.10.05 20:03:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 71247370752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1857          1507223066942 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1507223066943 2017.10.05 20:04:26)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code 3a343a3f3d6d3a2d3a697c603f3d383c6c3c6e3d38)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010000000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001000000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1507223095735 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507223095736 2017.10.05 20:04:55)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code a7a0a1f0f6f1f3b0a3a0f5a9b7fcf2a1f1a0a7a0a3a1f1)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507223096058 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507223096059 2017.10.05 20:04:56)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code f0f7f7a0a6a6a4e5a2a1e4aaa3f7f4f6a6f7f0f5a6)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507223096064 2017.10.05 20:04:56)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f0f7f7a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507223259276 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507223259277 2017.10.05 20:07:39)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 828d878cd6d4d6958685d08c92d9d784d48582858684d4)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507223259542 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507223259543 2017.10.05 20:07:39)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 8c838a8289dad899dedd98d6df8b888ada8b8c89da)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 33686019)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507223259548 2017.10.05 20:07:39)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 8c838a82dadadb9b888d9ed6d88ad98a8f8a8489da)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 1857          1507223262037 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1507223262038 2017.10.05 20:07:42)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code 505f0153060750475003160a555752560656045752)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010100000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__57(_arch 0 0 57(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1507223315598 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507223315599 2017.10.05 20:08:35)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 8a88da848ddcde9d8e8dd8849ad1df8cdc8d8a8d8e8cdc)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507223315937 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507223315938 2017.10.05 20:08:35)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d3d18281868587c68182c78980d4d7d585d4d3d685)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507223315944 2017.10.05 20:08:35)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code e2e0b3b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507224508479 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507224508480 2017.10.05 20:28:28)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 353b3030666361223132673b256e603363323532313363)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507224508736 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507224508737 2017.10.05 20:28:28)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2f21292b2f797b3a7d7e3b757c282b2979282f2a79)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686019 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507224508742 2017.10.05 20:28:28)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3f31393a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1681          1507224570116 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507224570117 2017.10.05 20:29:30)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code fef1fbaefda8aaebacafeaa4adf9faf8a8f9fefba8)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507224570122 2017.10.05 20:29:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fef1fbaeaea8a9e9faffeca4aaf8abf8fdf8f6fba8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507224621257 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507224621258 2017.10.05 20:30:21)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code c3c0ce96969597d4c7c491cdd39896c595c4c3c4c7c595)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507224621581 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507224621582 2017.10.05 20:30:21)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 0b085d0d0f5d5f1e595a1f51580c0f0d5d0c0b0e5d)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507224621586 2017.10.05 20:30:21)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 0b085d0d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1681          1507225826671 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507225826672 2017.10.05 20:50:26)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 61373061363735743330753b326665673766616437)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507225826677 2017.10.05 20:50:26)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 71272070752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507225832215 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507225832216 2017.10.05 20:50:32)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 0c580c0a095a581b080b5e021c57590a5a0b0c0b080a5a)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507225832494 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507225832495 2017.10.05 20:50:32)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 25712421767371307774317f762221237322252073)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507225832501 2017.10.05 20:50:32)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 25712421257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507226763331 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507226763332 2017.10.05 21:06:03)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 41104c43161715564546134f511a144717464146454717)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507226763603 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507226763604 2017.10.05 21:06:03)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4a1b1f484d1c1e5f181b5e10194d4e4c1c4d4a4f1c)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507226763607 2017.10.05 21:06:03)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4a1b1f481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507226799644 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507226799645 2017.10.05 21:06:39)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 19161a1e464f4d0e1d1e4b1709424c1f4f1e191e1d1f4f)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507226799954 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507226799955 2017.10.05 21:06:39)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 424d4e401614165710135618114546441445424714)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507226799960 2017.10.05 21:06:39)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 525d5e5155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507226842510 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507226842511 2017.10.05 21:07:22)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 8580d48bd6d3d1928182d78b95ded083d38285828183d3)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507226842815 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507226842816 2017.10.05 21:07:22)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code aeabfcf9adf8fabbfcffbaf4fda9aaa8f8a9aeabf8)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507226842821 2017.10.05 21:07:22)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code bdb8efe9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507226868679 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507226868680 2017.10.05 21:07:48)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code c1cfc194969795d6c5c693cfd19a94c797c6c1c6c5c797)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1681          1507226868984 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507226868985 2017.10.05 21:07:48)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code e9e7e8bab6bfbdfcbbb8fdb3baeeedefbfeee9ecbf)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507226868990 2017.10.05 21:07:48)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code f9f7f8a9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507227330466 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507227330467 2017.10.05 21:15:30)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 96c09299c6c0c2819291c49886cdc390c09196919290c0)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1507227330760 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507227330761 2017.10.05 21:15:30)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code bfe9baebbfe9ebaaedeeabe5ecb8bbb9e9b8bfbae9)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686019 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507227330766 2017.10.05 21:15:30)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code bfe9baebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2465          1507227333065 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1507227333066 2017.10.05 21:15:33)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code b8eeebece6efb8afb9bbfee2bdbfbabeeebeecbfba)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010100000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(9(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(10(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(11(_string \"000001000000000000000000000000000000000000010000000100000000000000000"\))(12(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(13(_string \"000000011000000000000000000000000000000000000000000001000000000000000"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(15(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__64(_arch 0 0 64(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1507227546566 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507227546567 2017.10.05 21:19:06)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code c3919496969597d4c7c491cdd39896c595c4c3c4c7c595)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1507227546852 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507227546853 2017.10.05 21:19:06)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code dc8e8c8ed98a88c98e8dc8868fdbd8da8adbdcd98a)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529026 50529027 50529027 50463491)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507227546858 2017.10.05 21:19:06)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code dc8e8c8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507227599751 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507227599752 2017.10.05 21:19:59)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 772220762621236073702579672c227121707770737121)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1507227600045 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507227600046 2017.10.05 21:20:00)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code a0f5f0f7f6f6f4b5f2f1b4faf3a7a4a6f6a7a0a5f6)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529032 50529027 50529027 50463491)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507227600051 2017.10.05 21:20:00)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b0e5e0e4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507227660796 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507227660797 2017.10.05 21:21:00)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code eeb8bbbdedb8baf9eae9bce0feb5bbe8b8e9eee9eae8b8)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1507227661129 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507227661130 2017.10.05 21:21:01)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 46101144161012531417521c154142401041464310)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50463491)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507227661134 2017.10.05 21:21:01)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 46101144451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507227856522 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507227856523 2017.10.05 21:24:16)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 84d2878ad6d2d0938083d68a94dfd182d28384838082d2)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507227856867 2017.10.05 21:24:16)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code dc8ad08e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507230413808 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507230413809 2017.10.05 22:06:53)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code e6b0b1b5b6b0b2f1e2e1b4e8f6bdb3e0b0e1e6e1e2e0b0)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1507230414114 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507230414115 2017.10.05 22:06:54)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 1e484f191d484a0b4c4f0a444d191a1848191e1b48)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(33686019 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507230414120 2017.10.05 22:06:54)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 1e484f194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2813          1507230415930 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1507230415931 2017.10.05 22:06:55)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code 3366343666643324323c7569363431356535673431)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010100000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(9(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(10(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(12(_string \"000001001000000000000000000000000000000000000000000100000000000000000"\))(13(_string \"001000001000000000000000000000000000000000000000000001000000000000000"\))(14(_string \"000000101000000000000000000000000000000000000000001000000000000000000"\))(15(_string \"001000000000000000000000000000000000000000010000000000000000000000000"\))(16(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(17(_string \"000000011000000000000000000000000000000000000000000100000000000000000"\))(18(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(19(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1507230728455 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507230728456 2017.10.05 22:12:08)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code f6f6fba6a6a0a2e1f2f1a4f8e6ada3f0a0f1f6f1f2f0a0)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1507230728757 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507230728758 2017.10.05 22:12:08)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 2f2f792b2f797b3a7d7e3b757c282b2979282f2a79)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50528771)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507230728763 2017.10.05 22:12:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 2f2f792b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1507230970227 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1507230970228 2017.10.05 22:16:10)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 6b6e3e6b6f3d3f7c6f6c39657b303e6d3d6c6b6c6f6d3d)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1507230970532 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1507230970533 2017.10.05 22:16:10)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 9491c29bc6c2c081c6c580cec7939092c2939491c2)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50528771)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1507230970539 2017.10.05 22:16:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code a4a1f2f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2552          1507230972723 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1507230972724 2017.10.05 22:16:12)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code 2f2b292b2f782f382e2e69752a282d2979297b282d)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010100000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(9(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(10(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(12(_string \"000001001000000000000000000000000000000000000000000100000000000000000"\))(13(_string \"001000001000000000000000000000000000000000000000000001000000000000000"\))(14(_string \"000000101000000000000000000000000000000000000000001000000000000000000"\))(15(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(16(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1510604890450 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1510604890457 2017.11.13 22:28:10)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code aefba9f9adf8fab9aaa9fca0bef5fba8f8a9aea9aaa8f8)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1510604890521 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510604890522 2017.11.13 22:28:10)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ecb9ebbfe9bab8f9bebdf8b6bfebe8eabaebece9ba)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50528771)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510604890526 2017.11.13 22:28:10)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code fca9fbacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1510605387165 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1510605387166 2017.11.13 22:36:27)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code fcffffacf9aaa8ebf8fbaef2eca7a9faaafbfcfbf8faaa)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510605387449 2017.11.13 22:36:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 16151b11154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1510605428556 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1510605428557 2017.11.13 22:37:08)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code abf9a6fcaffdffbcafacf9a5bbf0feadfdacabacafadfd)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1510605428826 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510605428827 2017.11.13 22:37:08)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b5e7e0e1e6e3e1a0e7e4a1efe6b2b1b3e3b2b5b0e3)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50528771)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510605428830 2017.11.13 22:37:08)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b5e7e0e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1510605844207 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1510605844208 2017.11.13 22:44:04)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 44474146161210534043164a541f114212434443404212)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1510605844452 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510605844453 2017.11.13 22:44:04)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 3e3d383b3d686a2b6c6f2a646d393a3868393e3b68)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50528771)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510605844456 2017.11.13 22:44:04)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 3e3d383b6e6869293a3f2c646a386b383d38363b68)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000047 55 11304         1510606596872 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1510606596873 2017.11.13 22:56:36)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 64313464363230736063366a743f316232636463606232)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1510606597106 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510606597107 2017.11.13 22:56:37)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 4e1b1f4c4d181a5b1c1f5a141d494a4818494e4b18)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50528771)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510606597110 2017.11.13 22:56:37)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 4e1b1f4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2465          1510606603820 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1510606603821 2017.11.13 22:56:43)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code 7d2e777c7f2a7d6a7c7d3b27787a7f7b2b7b297a7f)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010100000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(9(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(10(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(12(_string \"000001001000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000101000000000000000000000000000000000000000001000000000000000000"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(15(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1510608807038 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1510608807039 2017.11.13 23:33:27)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code d0d0d282868684c7d4d782dec08b85d686d7d0d7d4d686)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1510608807258 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510608807259 2017.11.13 23:33:27)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code ababa8fcaffdffbef9fabff1f8acafadfdacabaefd)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50528771)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510608807262 2017.11.13 23:33:27)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code babab9eeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2639          1510608809656 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1510608809657 2017.11.13 23:33:29)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code 111e121646461106101f574b141613174717451613)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010100000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(9(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(10(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(12(_string \"000001001000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000101000000000000000000000000000000000000000001000000000000000000"\))(14(_string \"001000001000000000000000000000000000000000000000000100000000000000000"\))(15(_string \"000000001000000000000000000000000000000000000000000000100000000000000"\))(16(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(17(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__67(_arch 0 0 67(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000047 55 11304         1510609152296 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1510609152297 2017.11.13 23:39:12)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code 81d4d78fd6d7d5968586d38f91dad487d78681868587d7)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000056 55 1722          1510609152537 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510609152538 2017.11.13 23:39:12)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 6c393b6c693a38793e3d78363f6b686a3a6b6c693a)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50529027 50529027 50528771)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510609152541 2017.11.13 23:39:12)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 6c393b6c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 2465          1510609154231 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1510609154232 2017.11.13 23:39:14)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code 134712144644130412135549161411154515471411)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010100000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(9(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(10(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(12(_string \"000001001000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000101000000000000000000000000000000000000000001000000000000000000"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(15(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000056 55 1722          1510609226365 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510609226366 2017.11.13 23:40:26)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code d0838782868684c58281c48a83d7d4d686d7d0d586)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 33751811 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510609226369 2017.11.13 23:40:26)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code d0838782d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1722          1510609285378 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510609285379 2017.11.13 23:41:25)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code 580c5f5b060e0c4d0a094c020b5f5c5e0e5f585d0e)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50528771 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510609285382 2017.11.13 23:41:25)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code 580c5f5b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000047 55 11304         1510610944615 struct
(_unit VHDL (top 0 28(struct 0 41))
	(_version vd0)
	(_time 1510610944616 2017.11.14 00:09:04)
	(_source (\./../src/top.vhd\))
	(_parameters tan)
	(_code babcbaeebdeceeadbebde8b4aae1efbcecbdbabdbebcec)
	(_ent
		(_time 1507221370942)
	)
	(_comp
		(CTRL
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int RST -1 0 47(_ent (_in))))
				(_port (_int ROM_Din 1 0 50(_ent (_in))))
				(_port (_int Din 2 0 51(_ent (_in))))
				(_port (_int FlagV 3 0 54(_ent (_in))))
				(_port (_int CNT_CMD -1 0 58(_ent (_out))))
				(_port (_int MUX_CMD 4 0 59(_ent (_out))))
				(_port (_int ALU_CMD 5 0 60(_ent (_out))))
				(_port (_int ROM_CMD 6 0 61(_ent (_out))))
				(_port (_int CMD 6 0 62(_ent (_out))))
				(_port (_int REG_A_CMD 7 0 65(_ent (_out))))
				(_port (_int REG_B_CMD 7 0 66(_ent (_out))))
				(_port (_int REG_C_CMD 7 0 67(_ent (_out))))
				(_port (_int REG_D_CMD 7 0 68(_ent (_out))))
				(_port (_int REG_E_CMD 7 0 69(_ent (_out))))
				(_port (_int REG_F_CMD 7 0 70(_ent (_out))))
				(_port (_int RST_COMP 8 0 75(_ent (_out))))
				(_port (_int Done -1 0 78(_ent (_out))))
				(_port (_int CTRL_Dout 2 0 79(_ent (_out))))
			)
		)
		(MUX
			(_object
				(_port (_int MUX_CMD 14 0 122(_ent (_in))))
				(_port (_int MUX_Din0 15 0 123(_ent (_in))))
				(_port (_int MUX_Din1 15 0 124(_ent (_in))))
				(_port (_int MUX_Din2 15 0 125(_ent (_in))))
				(_port (_int MUX_Din3 15 0 126(_ent (_in))))
				(_port (_int MUX_Din4 15 0 127(_ent (_in))))
				(_port (_int MUX_Din5 15 0 128(_ent (_in))))
				(_port (_int MUX_Din6 15 0 129(_ent (_in))))
				(_port (_int MUX_Din7 15 0 130(_ent (_in))))
				(_port (_int MUX_Dout 15 0 133(_ent (_out))))
			)
		)
		(ALU_s
			(_object
				(_port (_int ALU_CMD 9 0 87(_ent (_in))))
				(_port (_int ALU_Din_L 10 0 88(_ent (_in))))
				(_port (_int ALU_Din_R 10 0 89(_ent (_in))))
				(_port (_int FLG_ALU_CMD 9 0 91(_ent (_out))))
				(_port (_int ALU_Dout 10 0 92(_ent (_out))))
			)
		)
		(ROM
			(_object
				(_port (_int RST_ROM -1 0 147(_ent (_in))))
				(_port (_int ROM_CMD 16 0 148(_ent (_in))))
				(_port (_int ROM_Dout 17 0 149(_ent (_out))))
			)
		)
		(CNT
			(_object
				(_port (_int CLK -1 0 138(_ent (_in))))
				(_port (_int RST -1 0 139(_ent (_in))))
				(_port (_int CNT_CMD -1 0 140(_ent (_in))))
				(_port (_int CNT_Flag -1 0 141(_ent (_out))))
			)
		)
		(REG
			(_object
				(_port (_int CLK -1 0 110(_ent (_in))))
				(_port (_int RST -1 0 111(_ent (_in))))
				(_port (_int REG_Din 12 0 112(_ent (_in))))
				(_port (_int REG_CMD 13 0 113(_ent (_in))))
				(_port (_int REG_FLAG_H -1 0 115(_ent (_out))))
				(_port (_int REG_FLAG_L -1 0 116(_ent (_out))))
				(_port (_int REG_Dout 12 0 117(_ent (_out))))
			)
		)
		(FLG
			(_object
				(_port (_int CLK -1 0 98(_ent (_in))))
				(_port (_int RST -1 0 99(_ent (_in))))
				(_port (_int Xin 11 0 100(_ent (_in))))
				(_port (_int FLG_Dout 11 0 102(_ent (_out))))
			)
		)
	)
	(_inst CTRL1 0 198(_comp CTRL)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ROM_Din)(sROM_Dout))
			((Din)(sData))
			((FlagV)(sFLG_Dout))
			((CNT_CMD)(sCNT_CMD))
			((MUX_CMD)(sMUX_A_CMD))
			((ALU_CMD)(sALU_CMD))
			((ROM_CMD)(sROM_CMD))
			((CMD)(sCMD))
			((REG_A_CMD)(sREG_A_CMD))
			((REG_B_CMD)(sREG_B_CMD))
			((REG_C_CMD)(sREG_C_CMD))
			((REG_D_CMD)(sREG_D_CMD))
			((REG_E_CMD)(sREG_E_CMD))
			((REG_F_CMD)(sREG_F_CMD))
			((RST_COMP(8))(sRST_FLG))
			((RST_COMP(7))(sRST_ROM))
			((RST_COMP(6))(sRST_CNT))
			((RST_COMP(5))(sRST_REG_F))
			((RST_COMP(4))(sRST_REG_E))
			((RST_COMP(3))(sRST_REG_D))
			((RST_COMP(2))(sRST_REG_C))
			((RST_COMP(1))(sRST_REG_B))
			((RST_COMP(0))(sRST_REG_A))
			((Done)(S_Done))
			((CTRL_Dout)(MAIN_Dout))
		)
		(_use (_ent . CTRL)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((ROM_Din)(ROM_Din))
				((Din)(Din))
				((FlagV)(FlagV))
				((CNT_CMD)(CNT_CMD))
				((MUX_CMD)(MUX_CMD))
				((ALU_CMD)(ALU_CMD))
				((ROM_CMD)(ROM_CMD))
				((CMD)(CMD))
				((REG_A_CMD)(REG_A_CMD))
				((REG_B_CMD)(REG_B_CMD))
				((REG_C_CMD)(REG_C_CMD))
				((REG_D_CMD)(REG_D_CMD))
				((REG_E_CMD)(REG_E_CMD))
				((REG_F_CMD)(REG_F_CMD))
				((RST_COMP)(RST_COMP))
				((Done)(Done))
				((CTRL_Dout)(CTRL_Dout))
			)
		)
	)
	(_inst MUXA 0 242(_comp MUX)
		(_port
			((MUX_CMD)(sMUX_A_CMD))
			((MUX_Din0)(Din))
			((MUX_Din1)(Din))
			((MUX_Din2)(sREG_A_Dout))
			((MUX_Din3)(sREG_B_Dout))
			((MUX_Din4)(sREG_C_Dout))
			((MUX_Din5)(sREG_D_Dout))
			((MUX_Din6)(sREG_E_Dout))
			((MUX_Din7)(sREG_F_Dout))
			((MUX_Dout)(sData))
		)
		(_use (_ent . MUX)
		)
	)
	(_inst ALU1 0 255(_comp ALU_s)
		(_port
			((ALU_CMD)(sALU_CMD))
			((ALU_Din_L)(sData))
			((ALU_Din_R)(sREG_A_Dout))
			((FLG_ALU_CMD)(sFLG_Din(t_14_18)))
			((ALU_Dout)(sALU_Dout))
		)
		(_use (_ent . ALU_s)
		)
	)
	(_inst ROM1 0 264(_comp ROM)
		(_port
			((RST_ROM)(sRST_ROM))
			((ROM_CMD)(sROM_CMD))
			((ROM_Dout)(sROM_Dout))
		)
		(_use (_ent . ROM)
		)
	)
	(_inst CNT1 0 270(_comp CNT)
		(_port
			((CLK)(CLK))
			((RST)(sRST_CNT))
			((CNT_CMD)(sCNT_CMD))
			((CNT_Flag)(sFLG_Din(13)))
		)
		(_use (_ent . CNT)
		)
	)
	(_inst REG_A 0 277(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_A))
			((REG_Din)(sALU_Dout))
			((REG_CMD)(sREG_A_CMD))
			((REG_FLAG_H)(sFLG_Din(1)))
			((REG_FLAG_L)(sFLG_Din(2)))
			((REG_Dout)(sREG_A_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_B 0 290(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_B))
			((REG_Din)(sData))
			((REG_CMD)(sREG_B_CMD))
			((REG_FLAG_H)(sFLG_Din(3)))
			((REG_FLAG_L)(sFLG_Din(4)))
			((REG_Dout)(sREG_B_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_C 0 301(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_C))
			((REG_Din)(sData))
			((REG_CMD)(sREG_C_CMD))
			((REG_FLAG_H)(sFLG_Din(5)))
			((REG_FLAG_L)(sFLG_Din(6)))
			((REG_Dout)(sREG_C_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_D 0 312(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_D))
			((REG_Din)(sData))
			((REG_CMD)(sREG_D_CMD))
			((REG_FLAG_H)(sFLG_Din(7)))
			((REG_FLAG_L)(sFLG_Din(8)))
			((REG_Dout)(sREG_D_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_E 0 323(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_E))
			((REG_Din)(sData))
			((REG_CMD)(sREG_E_CMD))
			((REG_FLAG_H)(sFLG_Din(9)))
			((REG_FLAG_L)(sFLG_Din(10)))
			((REG_Dout)(sREG_E_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst REG_F 0 334(_comp REG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_REG_F))
			((REG_Din)(sData))
			((REG_CMD)(sREG_F_CMD))
			((REG_FLAG_H)(sFLG_Din(11)))
			((REG_FLAG_L)(sFLG_Din(12)))
			((REG_Dout)(sREG_F_Dout))
		)
		(_use (_ent . REG)
		)
	)
	(_inst FLG_A 0 345(_comp FLG)
		(_port
			((CLK)(CLK))
			((RST)(sRST_FLG))
			((Xin)(sFLG_Din))
			((FLG_Dout)(sFLG_Dout))
		)
		(_use (_ent . FLG)
		)
	)
	(_object
		(_port (_int CLK -1 0 29(_ent(_in))))
		(_port (_int RST -1 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 31(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Din 0 0 31(_ent(_in))))
		(_port (_int MAIN_Dout 0 0 33(_ent(_out))))
		(_port (_int S_Done -1 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 50(_array -1 ((_to i 1 i 69)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 51(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~13 0 54(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 59(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 75(_array -1 ((_dto i 8 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 87(_array -1 ((_dto i 4 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 88(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~136 0 100(_array -1 ((_to i 1 i 18)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 113(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 122(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 123(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 148(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1318 0 149(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sCNT_CMD -1 0 165(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 166(_array -1 ((_dto i 4 i 0)))))
		(_sig (_int sALU_CMD 18 0 166(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 167(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int sFLG_CMD 19 0 167(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 168(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sROM_CMD 20 0 168(_arch(_uni))))
		(_sig (_int sCMD 20 0 169(_arch(_uni))))
		(_sig (_int sRST_REG_A -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_B -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_C -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_D -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_E -1 0 170(_arch(_uni))))
		(_sig (_int sRST_REG_F -1 0 170(_arch(_uni))))
		(_sig (_int sRST_ROM -1 0 170(_arch(_uni))))
		(_sig (_int sRST_CNT -1 0 170(_arch(_uni))))
		(_sig (_int sRST_FLG -1 0 170(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 172(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int sREG_A_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_B_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_C_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_D_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_E_CMD 21 0 172(_arch(_uni))))
		(_sig (_int sREG_F_CMD 21 0 172(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 173(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int sMUX_A_CMD 22 0 173(_arch(_uni))))
		(_sig (_int sData 19 0 177(_arch(_uni))))
		(_sig (_int sALU_Dout 19 0 178(_arch(_uni))))
		(_sig (_int sREG_A_Dout 19 0 179(_arch(_uni))))
		(_sig (_int sREG_B_Dout 19 0 180(_arch(_uni))))
		(_sig (_int sREG_C_Dout 19 0 181(_arch(_uni))))
		(_sig (_int sREG_D_Dout 19 0 182(_arch(_uni))))
		(_sig (_int sREG_E_Dout 19 0 183(_arch(_uni))))
		(_sig (_int sREG_F_Dout 19 0 184(_arch(_uni))))
		(_sig (_int s_CTRL_Data 19 0 185(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~1330 0 186(_array -1 ((_to i 1 i 69)))))
		(_sig (_int sROM_Dout 23 0 186(_arch(_uni))))
		(_sig (_int s_C_Flag -1 0 189(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~4}~13 0 190(_array -1 ((_to i 0 i 4)))))
		(_sig (_int s_ALU_Flags 24 0 190(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~18}~1332 0 191(_array -1 ((_to i 1 i 18)))))
		(_sig (_int sFLG_Din 25 0 191(_arch(_uni))))
		(_sig (_int sFLG_Dout 25 0 192(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000056 55 1722          1510610944858 TB_ARCHITECTURE
(_unit VHDL (top_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1510610944859 2017.11.14 00:09:04)
	(_source (\./../src/top_tb.vhd\(\./../src/TestBench/top_TB.vhd\)))
	(_parameters tan)
	(_code b4b2b5e0e6e2e0a1e6e5a0eee7b3b0b2e2b3b4b1e2)
	(_ent
		(_time 1507221370798)
	)
	(_comp
		(TOP
			(_object
				(_port (_int CLK -1 1 14(_ent (_in))))
				(_port (_int RST -1 1 15(_ent (_in))))
				(_port (_int Din 0 1 16(_ent (_in))))
				(_port (_int MAIN_Dout 0 1 17(_ent (_out))))
				(_port (_int S_Done -1 1 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 1 34(_comp TOP)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Din)(Din))
			((MAIN_Dout)(MAIN_Dout))
			((S_Done)(S_Done))
		)
		(_use (_ent . TOP)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 1 16(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int CLK -1 1 22(_arch(_uni))))
		(_sig (_int RST -1 1 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~132 1 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Din 1 1 24(_arch(_uni))))
		(_sig (_int MAIN_Dout 1 1 26(_arch(_uni))))
		(_sig (_int S_Done -1 1 27(_arch(_uni))))
		(_prcs
			(resetas(_arch 0 1 50(_prcs (_wait_for)(_trgt(1)))))
			(sinchronizacija(_arch 1 1 58(_prcs (_wait_for)(_trgt(0)))))
			(Daugyba(_arch 2 1 67(_prcs (_wait_for)(_trgt(2))(_sens(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50529026)
		(50529027 50528771 50529027 50529027)
		(33686018 33686018 33686018 33686018)
		(1701080909 1986095468 1935764841 1767989792 1935766631)
	)
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 382 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 82 (top_tb))
	(_version vd0)
	(_time 1510610944862 2017.11.14 00:09:04)
	(_source (\./../src/TestBench/top_TB.vhd\))
	(_parameters tan)
	(_code b4b2b5e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . TOP struct
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000044 55 1221          1510610946629 rtl
(_unit VHDL (reg 0 12(rtl 0 26))
	(_version vd0)
	(_time 1510610946630 2017.11.14 00:09:06)
	(_source (\./../src/reg.vhd\))
	(_parameters tan)
	(_code 9a9ccb95cecdc98d9d9c8fc0cc9d989c9f9c9d9d98)
	(_ent
		(_time 1507221371039)
	)
	(_object
		(_port (_int CLK -1 0 14(_ent(_in)(_event))))
		(_port (_int RST -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int REG_Din 0 0 16(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17(_array -1 ((_dto i 2 i 0)))))
		(_port (_int REG_CMD 1 0 17(_ent(_in)(_event))))
		(_port (_int REG_FLAG_H -1 0 19(_ent(_out))))
		(_port (_int REG_FLAG_L -1 0 20(_ent(_out))))
		(_port (_int REG_Dout 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(4)(5)(6)(7))(_sens(0)(1)(2)(3)(7))(_dssslsensitivity 4))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 1 -1)
)
V 000044 55 2465          1510610946678 rtl
(_unit VHDL (rom 0 26(rtl 0 34))
	(_version vd0)
	(_time 1510610946679 2017.11.14 00:09:06)
	(_source (\./../src/rom.vhd\))
	(_parameters tan)
	(_code c8ce999d969fc8dfc9c88e92cdcfcace9ece9ccfca)
	(_ent
		(_time 1507221370835)
	)
	(_object
		(_port (_int RST_ROM -1 0 28(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1 ((_dto i 7 i 0)))))
		(_port (_int ROM_CMD 0 0 29(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~12 0 30(_array -1 ((_to i 1 i 69)))))
		(_port (_int ROM_Dout 1 0 30(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~to~69}~13 0 36(_array -1 ((_to i 1 i 69)))))
		(_type (_int memory 0 36(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int ROM_CMDln 3 0 38(_arch((0(_string \"010000000000000100000000000000000000000000000000000000000000000000000"\))(1(_string \"000100000000000000000010000000000000000000000000000000000000000000000"\))(2(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(3(_string \"101100000010100000000000000000000000000000000000000000000000000000000"\))(4(_string \"000100001000000000000000000000000000000000000000001000000000000000000"\))(5(_string \"000000000000000010000000100000000000000000000000000000000000000000001"\))(6(_string \"111010000001100000000000000000000000000000000000000000000000000000000"\))(7(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(8(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(9(_string \"010000000000000000000000000001000000000000000000000000000000000000000"\))(10(_string \"001000000000000000000000000000000000100000000000000000000000000000000"\))(11(_string \"000000000000000000000000000000000000000000000000000000000010000000000"\))(12(_string \"000001001000000000000000000000000000000000000000000000000000000000000"\))(13(_string \"000000101000000000000000000000000000000000000000001000000000000000000"\))(14(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(15(_string \"001000000000000000000000000000000000000000000000000000000000000000010"\))(_others(_others(i 2)))))))
		(_prcs
			(line__65(_arch 0 0 65(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
