#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 25 23:51:26 2021
# Process ID: 10808
# Current directory: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado
# Command line: vivado
# Log file: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/vivado.log
# Journal file: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/shrubbroom/Code/VLSI/CHORD/FPGA/fpga/vivado/CHORD_wujian100_open/CHORD_wujian100_open.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/shrubbroom/Code/VLSI/CHORD/FPGA/soc/chord_top.v] -no_script -reset -force -quiet
remove_files  /home/shrubbroom/Code/VLSI/CHORD/FPGA/soc/chord_top.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {/home/shrubbroom/Code/VLSI/wujian100_open/soc/ahb_lite_cordic.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/bus_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/core_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/interface_input.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/chord_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/fifo.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/ex_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/pipeline.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/interface_output.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
create_project wujian100_vallina /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/vivado/wujian100_vallina -part xc7a200tfbg484-1
add_files -norecurse -scan_for_includes {/home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/E902_20191018.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/matrix.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim6.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim5.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/smu_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim7.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim2.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim1.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim4.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/tim3.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/ls_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/wdt.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/clkgen.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/wujian100_open_fpga_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/apb1_params.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/common.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/dummy.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sms.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/apb0_params.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/wdt_params.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/core_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/ahb_matrix_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/timers_params.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/rtc.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/pdu_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/pwm.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/apb1_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/dmac.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/gpio0.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/apb1.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/apb0.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/fpga_spram.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/PAD_OSC_IO.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/fpga_byte_spram.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/usi1.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/aou_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/usi0.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/STD_CELL.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/apb0_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/sim_lib/PAD_DIG_IO.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/retu_top.v}
add_files -fileset constrs_1 -norecurse {/home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/xdc/EB034A10.xdc /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/xdc/wujian100_open_timing.xdc}
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/apb0_params.v]
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/apb1_params.v]
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/timers_params.v]
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/params/wdt_params.v]
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before /home/shrubbroom/Code/VLSI/wujian100_open_vallina/soc/E902_20191018.v /home/shrubbroom/Code/VLSI/wujian100_open_vallina/fpga/wujian100_open_fpga_top.v
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
current_project CHORD_wujian100_open
current_project wujian100_vallina
current_project CHORD_wujian100_open
report_utilization -name utilization_1
current_project wujian100_vallina
report_utilization -name utilization_1
