// Seed: 616329636
`resetall
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4
);
  assign id_4 = id_0 ? id_3[1] : id_0 ^ 1;
endmodule
