VERILOG_SOURCES += ../common/timescaleit.v $(WORKSHOPROOT)/rtl/StreamUnit.v
TOPLEVEL=StreamUnit
MODULE=StreamUnitTester

include ../common/Makefile.sim