--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TopMultiplexer.twx TopMultiplexer.ncd -o
TopMultiplexer.twr TopMultiplexer.pcf -ucf TopMultiplexer.ucf

Design file:              TopMultiplexer.ncd
Physical constraint file: TopMultiplexer.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 495 paths analyzed, 72 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.389ns.
--------------------------------------------------------------------------------

Paths for end point CNT/counter_out_7 (SLICE_X13Y50.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_1 (FF)
  Destination:          CNT/counter_out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_1 to CNT/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.CQ      Tcko                  0.430   CNT/counter_out<2>
                                                       CNT/counter_out_1
    SLICE_X12Y48.B1      net (fanout=2)        0.728   CNT/counter_out<1>
    SLICE_X12Y48.COUT    Topcyb                0.483   CNT/Mcount_counter_out_cy<3>
                                                       CNT/counter_out<1>_rt
                                                       CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.DMUX    Tcind                 0.320   CNT/Mcount_counter_out_cy<7>
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X13Y50.A2      net (fanout=1)        1.005   Result<7>
    SLICE_X13Y50.CLK     Tas                   0.373   CNT/counter_out<10>
                                                       CNT/counter_out_7_rstpot
                                                       CNT/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (1.606ns logic, 1.736ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_5 (FF)
  Destination:          CNT/counter_out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.182ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_5 to CNT/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.CQ      Tcko                  0.476   CNT/counter_out<6>
                                                       CNT/counter_out_5
    SLICE_X12Y49.B3      net (fanout=2)        0.633   CNT/counter_out<5>
    SLICE_X12Y49.DMUX    Topbd                 0.695   CNT/Mcount_counter_out_cy<7>
                                                       CNT/counter_out<5>_rt
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X13Y50.A2      net (fanout=1)        1.005   Result<7>
    SLICE_X13Y50.CLK     Tas                   0.373   CNT/counter_out<10>
                                                       CNT/counter_out_7_rstpot
                                                       CNT/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (1.544ns logic, 1.638ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_3 (FF)
  Destination:          CNT/counter_out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_3 to CNT/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   CNT/counter_out<6>
                                                       CNT/counter_out_3
    SLICE_X12Y48.D4      net (fanout=2)        0.555   CNT/counter_out<3>
    SLICE_X12Y48.COUT    Topcyd                0.312   CNT/Mcount_counter_out_cy<3>
                                                       CNT/counter_out<3>_rt
                                                       CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.DMUX    Tcind                 0.320   CNT/Mcount_counter_out_cy<7>
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X13Y50.A2      net (fanout=1)        1.005   Result<7>
    SLICE_X13Y50.CLK     Tas                   0.373   CNT/counter_out<10>
                                                       CNT/counter_out_7_rstpot
                                                       CNT/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      3.044ns (1.481ns logic, 1.563ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point CNT/counter_out_16 (SLICE_X13Y52.B1), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_1 (FF)
  Destination:          CNT/counter_out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.191 - 0.207)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_1 to CNT/counter_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.CQ      Tcko                  0.430   CNT/counter_out<2>
                                                       CNT/counter_out_1
    SLICE_X12Y48.B1      net (fanout=2)        0.728   CNT/counter_out<1>
    SLICE_X12Y48.COUT    Topcyb                0.483   CNT/Mcount_counter_out_cy<3>
                                                       CNT/counter_out<1>_rt
                                                       CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<7>
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<11>
                                                       CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<15>
                                                       CNT/Mcount_counter_out_cy<15>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<15>
    SLICE_X12Y52.AMUX    Tcina                 0.220   Result<17>
                                                       CNT/Mcount_counter_out_xor<17>
    SLICE_X13Y52.B1      net (fanout=1)        0.729   Result<16>
    SLICE_X13Y52.CLK     Tas                   0.373   CNT/counter_out<17>
                                                       CNT/counter_out_16_rstpot
                                                       CNT/counter_out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.785ns logic, 1.469ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_5 (FF)
  Destination:          CNT/counter_out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.109ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_5 to CNT/counter_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.CQ      Tcko                  0.476   CNT/counter_out<6>
                                                       CNT/counter_out_5
    SLICE_X12Y49.B3      net (fanout=2)        0.633   CNT/counter_out<5>
    SLICE_X12Y49.COUT    Topcyb                0.483   CNT/Mcount_counter_out_cy<7>
                                                       CNT/counter_out<5>_rt
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<11>
                                                       CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<15>
                                                       CNT/Mcount_counter_out_cy<15>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<15>
    SLICE_X12Y52.AMUX    Tcina                 0.220   Result<17>
                                                       CNT/Mcount_counter_out_xor<17>
    SLICE_X13Y52.B1      net (fanout=1)        0.729   Result<16>
    SLICE_X13Y52.CLK     Tas                   0.373   CNT/counter_out<17>
                                                       CNT/counter_out_16_rstpot
                                                       CNT/counter_out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (1.738ns logic, 1.371ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_3 (FF)
  Destination:          CNT/counter_out_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.291 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_3 to CNT/counter_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   CNT/counter_out<6>
                                                       CNT/counter_out_3
    SLICE_X12Y48.D4      net (fanout=2)        0.555   CNT/counter_out<3>
    SLICE_X12Y48.COUT    Topcyd                0.312   CNT/Mcount_counter_out_cy<3>
                                                       CNT/counter_out<3>_rt
                                                       CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<7>
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<11>
                                                       CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<15>
                                                       CNT/Mcount_counter_out_cy<15>
    SLICE_X12Y52.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<15>
    SLICE_X12Y52.AMUX    Tcina                 0.220   Result<17>
                                                       CNT/Mcount_counter_out_xor<17>
    SLICE_X13Y52.B1      net (fanout=1)        0.729   Result<16>
    SLICE_X13Y52.CLK     Tas                   0.373   CNT/counter_out<17>
                                                       CNT/counter_out_16_rstpot
                                                       CNT/counter_out_16
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (1.660ns logic, 1.296ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point CNT/counter_out_14 (SLICE_X13Y51.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_1 (FF)
  Destination:          CNT/counter_out_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_1 to CNT/counter_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.CQ      Tcko                  0.430   CNT/counter_out<2>
                                                       CNT/counter_out_1
    SLICE_X12Y48.B1      net (fanout=2)        0.728   CNT/counter_out<1>
    SLICE_X12Y48.COUT    Topcyb                0.483   CNT/Mcount_counter_out_cy<3>
                                                       CNT/counter_out<1>_rt
                                                       CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<7>
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<11>
                                                       CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CMUX    Tcinc                 0.279   CNT/Mcount_counter_out_cy<15>
                                                       CNT/Mcount_counter_out_cy<15>
    SLICE_X13Y51.D2      net (fanout=1)        0.757   Result<14>
    SLICE_X13Y51.CLK     Tas                   0.373   CNT/counter_out<14>
                                                       CNT/counter_out_14_rstpot
                                                       CNT/counter_out_14
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.751ns logic, 1.494ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_5 (FF)
  Destination:          CNT/counter_out_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_5 to CNT/counter_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.CQ      Tcko                  0.476   CNT/counter_out<6>
                                                       CNT/counter_out_5
    SLICE_X12Y49.B3      net (fanout=2)        0.633   CNT/counter_out<5>
    SLICE_X12Y49.COUT    Topcyb                0.483   CNT/Mcount_counter_out_cy<7>
                                                       CNT/counter_out<5>_rt
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<11>
                                                       CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CMUX    Tcinc                 0.279   CNT/Mcount_counter_out_cy<15>
                                                       CNT/Mcount_counter_out_cy<15>
    SLICE_X13Y51.D2      net (fanout=1)        0.757   Result<14>
    SLICE_X13Y51.CLK     Tas                   0.373   CNT/counter_out<14>
                                                       CNT/counter_out_14_rstpot
                                                       CNT/counter_out_14
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.704ns logic, 1.396ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNT/counter_out_3 (FF)
  Destination:          CNT/counter_out_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.293 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNT/counter_out_3 to CNT/counter_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.AQ      Tcko                  0.476   CNT/counter_out<6>
                                                       CNT/counter_out_3
    SLICE_X12Y48.D4      net (fanout=2)        0.555   CNT/counter_out<3>
    SLICE_X12Y48.COUT    Topcyd                0.312   CNT/Mcount_counter_out_cy<3>
                                                       CNT/counter_out<3>_rt
                                                       CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<3>
    SLICE_X12Y49.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<7>
                                                       CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<7>
    SLICE_X12Y50.COUT    Tbyp                  0.093   CNT/Mcount_counter_out_cy<11>
                                                       CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   CNT/Mcount_counter_out_cy<11>
    SLICE_X12Y51.CMUX    Tcinc                 0.279   CNT/Mcount_counter_out_cy<15>
                                                       CNT/Mcount_counter_out_cy<15>
    SLICE_X13Y51.D2      net (fanout=1)        0.757   Result<14>
    SLICE_X13Y51.CLK     Tas                   0.373   CNT/counter_out<14>
                                                       CNT/counter_out_14_rstpot
                                                       CNT/counter_out_14
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (1.626ns logic, 1.321ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNT/counter_out_3 (SLICE_X14Y49.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_2 (FF)
  Destination:          CNT/counter_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_2 to CNT/counter_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.DQ      Tcko                  0.198   CNT/counter_out<2>
                                                       CNT/counter_out_2
    SLICE_X15Y49.A6      net (fanout=2)        0.132   CNT/counter_out<2>
    SLICE_X15Y49.A       Tilo                  0.156   CNT/CLR_counter_out[17]_OR_18_o3
                                                       CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X14Y49.A6      net (fanout=18)       0.054   CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X14Y49.CLK     Tah         (-Th)    -0.190   CNT/counter_out<6>
                                                       CNT/counter_out_3_rstpot
                                                       CNT/counter_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.544ns logic, 0.186ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_0 (FF)
  Destination:          CNT/counter_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_0 to CNT/counter_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.AQ      Tcko                  0.198   CNT/counter_out<2>
                                                       CNT/counter_out_0
    SLICE_X15Y49.A5      net (fanout=2)        0.187   CNT/counter_out<0>
    SLICE_X15Y49.A       Tilo                  0.156   CNT/CLR_counter_out[17]_OR_18_o3
                                                       CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X14Y49.A6      net (fanout=18)       0.054   CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X14Y49.CLK     Tah         (-Th)    -0.190   CNT/counter_out<6>
                                                       CNT/counter_out_3_rstpot
                                                       CNT/counter_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.544ns logic, 0.241ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_4 (FF)
  Destination:          CNT/counter_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_4 to CNT/counter_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.BQ      Tcko                  0.200   CNT/counter_out<6>
                                                       CNT/counter_out_4
    SLICE_X15Y49.A4      net (fanout=2)        0.243   CNT/counter_out<4>
    SLICE_X15Y49.A       Tilo                  0.156   CNT/CLR_counter_out[17]_OR_18_o3
                                                       CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X14Y49.A6      net (fanout=18)       0.054   CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X14Y49.CLK     Tah         (-Th)    -0.190   CNT/counter_out<6>
                                                       CNT/counter_out_3_rstpot
                                                       CNT/counter_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.546ns logic, 0.297ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------

Paths for end point CNT/counter_out_7 (SLICE_X13Y50.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_2 (FF)
  Destination:          CNT/counter_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.894ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_2 to CNT/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.DQ      Tcko                  0.198   CNT/counter_out<2>
                                                       CNT/counter_out_2
    SLICE_X15Y49.A6      net (fanout=2)        0.132   CNT/counter_out<2>
    SLICE_X15Y49.A       Tilo                  0.156   CNT/CLR_counter_out[17]_OR_18_o3
                                                       CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X13Y50.A6      net (fanout=18)       0.193   CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X13Y50.CLK     Tah         (-Th)    -0.215   CNT/counter_out<10>
                                                       CNT/counter_out_7_rstpot
                                                       CNT/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.569ns logic, 0.325ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.948ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_0 (FF)
  Destination:          CNT/counter_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_0 to CNT/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y49.AQ      Tcko                  0.198   CNT/counter_out<2>
                                                       CNT/counter_out_0
    SLICE_X15Y49.A5      net (fanout=2)        0.187   CNT/counter_out<0>
    SLICE_X15Y49.A       Tilo                  0.156   CNT/CLR_counter_out[17]_OR_18_o3
                                                       CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X13Y50.A6      net (fanout=18)       0.193   CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X13Y50.CLK     Tah         (-Th)    -0.215   CNT/counter_out<10>
                                                       CNT/counter_out_7_rstpot
                                                       CNT/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.569ns logic, 0.380ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_4 (FF)
  Destination:          CNT/counter_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_4 to CNT/counter_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.BQ      Tcko                  0.200   CNT/counter_out<6>
                                                       CNT/counter_out_4
    SLICE_X15Y49.A4      net (fanout=2)        0.243   CNT/counter_out<4>
    SLICE_X15Y49.A       Tilo                  0.156   CNT/CLR_counter_out[17]_OR_18_o3
                                                       CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X13Y50.A6      net (fanout=18)       0.193   CNT/CLR_counter_out[17]_OR_18_o3
    SLICE_X13Y50.CLK     Tah         (-Th)    -0.215   CNT/counter_out<10>
                                                       CNT/counter_out_7_rstpot
                                                       CNT/counter_out_7
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.571ns logic, 0.436ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point CNT/counter_out_10 (SLICE_X13Y50.D6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_9 (FF)
  Destination:          CNT/counter_out_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_9 to CNT/counter_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.CQ      Tcko                  0.198   CNT/counter_out<10>
                                                       CNT/counter_out_9
    SLICE_X13Y52.D5      net (fanout=2)        0.177   CNT/counter_out<9>
    SLICE_X13Y52.D       Tilo                  0.156   CNT/counter_out<17>
                                                       CNT/CLR_counter_out[17]_OR_18_o2
    SLICE_X13Y50.D6      net (fanout=18)       0.178   CNT/CLR_counter_out[17]_OR_18_o2
    SLICE_X13Y50.CLK     Tah         (-Th)    -0.215   CNT/counter_out<10>
                                                       CNT/counter_out_10_rstpot
                                                       CNT/counter_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.569ns logic, 0.355ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_8 (FF)
  Destination:          CNT/counter_out_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_8 to CNT/counter_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y50.BQ      Tcko                  0.198   CNT/counter_out<10>
                                                       CNT/counter_out_8
    SLICE_X13Y52.D4      net (fanout=2)        0.226   CNT/counter_out<8>
    SLICE_X13Y52.D       Tilo                  0.156   CNT/counter_out<17>
                                                       CNT/CLR_counter_out[17]_OR_18_o2
    SLICE_X13Y50.D6      net (fanout=18)       0.178   CNT/CLR_counter_out[17]_OR_18_o2
    SLICE_X13Y50.CLK     Tah         (-Th)    -0.215   CNT/counter_out<10>
                                                       CNT/counter_out_10_rstpot
                                                       CNT/counter_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.569ns logic, 0.404ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/counter_out_6 (FF)
  Destination:          CNT/counter_out_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/counter_out_6 to CNT/counter_out_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.DQ      Tcko                  0.200   CNT/counter_out<6>
                                                       CNT/counter_out_6
    SLICE_X13Y52.D6      net (fanout=2)        0.278   CNT/counter_out<6>
    SLICE_X13Y52.D       Tilo                  0.156   CNT/counter_out<17>
                                                       CNT/CLR_counter_out[17]_OR_18_o2
    SLICE_X13Y50.D6      net (fanout=18)       0.178   CNT/CLR_counter_out[17]_OR_18_o2
    SLICE_X13Y50.CLK     Tah         (-Th)    -0.215   CNT/counter_out<10>
                                                       CNT/counter_out_10_rstpot
                                                       CNT/counter_out_10
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.571ns logic, 0.456ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CNT/counter_out<6>/CLK
  Logical resource: CNT/counter_out_3/CK
  Location pin: SLICE_X14Y49.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: CNT/counter_out<6>/CLK
  Logical resource: CNT/counter_out_4/CK
  Location pin: SLICE_X14Y49.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.389|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 495 paths, 0 nets, and 118 connections

Design statistics:
   Minimum period:   3.389ns{1}   (Maximum frequency: 295.072MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 26 12:21:22 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



