////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : D_74LS138_Test.vf
// /___/   /\     Timestamp : 11/01/2022 14:59:42
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family kintex7 -verilog E:/lab/5/D_74LS138_Test/D_74LS138_Test.vf -w E:/lab/5/D_74LS138_Test/D_74LS138_Test.sch
//Design Name: D_74LS138_Test
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module D_74LS138_Test(SW, 
                      LED);

    input [5:0] SW;
   output [7:0] LED;
   
   
   D_74LS138  XLXI_1 (.A(SW[5]), 
                     .B(SW[4]), 
                     .C(SW[3]), 
                     .G(SW[2]), 
                     .G2A(SW[1]), 
                     .G2B(SW[0]), 
                     .Y(LED[7:0]));
endmodule
