
---------- Begin Simulation Statistics ----------
final_tick                               300420451000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 239109                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735056                       # Number of bytes of host memory used
host_op_rate                                   368835                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   715.15                       # Real time elapsed on the host
host_tick_rate                              420077822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   171000006                       # Number of instructions simulated
sim_ops                                     263773904                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.300420                       # Number of seconds simulated
sim_ticks                                300420451000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              88.666667                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        88.666667                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20031333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     18392451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38423785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       130000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58493.137444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 30123.252859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56494.251841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       128000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56493.137444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 28825.503356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55353.992959                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20020987                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     18391664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38412651                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    605170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data     23707000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    629007000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        10346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          787                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data          340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       128000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    584478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data     12885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    597491000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        10346                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data          447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10794                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     10336945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     14341503                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24678450                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       137000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 62821.090890                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 153382.579934                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70721.260638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       135000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 60821.090890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 151382.579934                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68721.260638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     10298976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     14337875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24636852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       137000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2385254000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data    556472000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2941863000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.003673                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        37969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data         3628                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       135000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2309316000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data    549216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2858667000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.003673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000253                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001686                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        37969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data         3628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41598                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30368278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     32733954                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     63102235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       133500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61894.318535                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 131410.872027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67717.325343                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       131500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59894.318535                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 137938.895706                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65967.285082                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     30319963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     32729539                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         63049503                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       267000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2990424000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data    580179000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3570870000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.000135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000836                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        48315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data         4415                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52732                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data          340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       263000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2893794000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data    562101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3456158000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.000124                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000830                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        48315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data         4075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30368278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     32733954                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     63102235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       133500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61894.318535                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 131410.872027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67717.325343                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       131500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59894.318535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 137938.895706                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65967.285082                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     30319963                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     32729539                       # number of overall hits
system.cpu.dcache.overall_hits::total        63049503                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       267000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2990424000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data    580179000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3570870000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.000135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000836                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        48315                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data         4415                       # number of overall misses
system.cpu.dcache.overall_misses::total         52732                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data          340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       263000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2893794000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data    562101000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3456158000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.000124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000830                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        48315                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data         4075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52392                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  51368                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           1204.418518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        126256862                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   869.264652                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   154.069545                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.848891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.150459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999351                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             52392                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         126256862                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.335285                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            63101895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        43013                       # number of writebacks
system.cpu.dcache.writebacks::total             43013                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003759                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.067669                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     90840466                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     11327619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    102168090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        80400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58218.978102                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 185071.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59353.577871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        71500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56218.978102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 164416.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57037.951807                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     90838822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     11327605                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       102166427                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       402000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     95712000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      2591000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98705000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1644                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           14                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1663                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       286000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     92424000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      1973000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94683000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1644                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1660                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     90840466                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     11327619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    102168090                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        80400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58218.978102                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 185071.428571                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59353.577871                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        71500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56218.978102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 164416.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57037.951807                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     90838822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     11327605                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        102166427                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       402000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     95712000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      2591000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98705000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1644                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           14                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1663                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       286000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     92424000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      1973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94683000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1644                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1660                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     90840466                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     11327619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    102168090                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        80400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58218.978102                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 185071.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59353.577871                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        71500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56218.978102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 164416.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57037.951807                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     90838822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     11327605                       # number of overall hits
system.cpu.icache.overall_hits::total       102166427                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       402000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     95712000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      2591000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98705000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1644                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           14                       # number of overall misses
system.cpu.icache.overall_misses::total          1663                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       286000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     92424000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      1973000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94683000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1644                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1660                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1404                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          61547.040361                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        204337840                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001443                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   254.058049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.900155                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.992414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.007422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1660                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         204337840                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.959647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           102168087                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1404                       # number of writebacks
system.cpu.icache.writebacks::total              1404                       # number of writebacks
system.cpu.idleCycles                             217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.078947                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.075188                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.011278                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011278                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.090226                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              266                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   300412385000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           188                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 111164.018610                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 111164.018610                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3655628752                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3655628752                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        32885                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          32885                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           12                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       116000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 111470.085470                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 301833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113411.467116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        96000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 91470.085470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 281833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93411.467116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1067                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       232000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     65210000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      1811000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.355839                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.357229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       192000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     53510000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      1691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55393000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.355839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.357229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          585                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          593                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        37969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data         3628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       132000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 127826.316192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 403990.863787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 151091.519731                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       112000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 107826.316192                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 383990.863787                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131091.519731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        24882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data         2424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27306                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       132000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1672863000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data    486405000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2159400000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.344676                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.331863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.343574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        13087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data         1204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14292                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       112000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1411123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data    462325000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1873560000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.344676                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.331863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data         1204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          14292                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        10346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data          447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       125000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 124907.264297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data       639000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125383.451683                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       105000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 104907.264297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data       619000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105383.451683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         7111                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data          444                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       125000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    404075000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data      1917000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    406117000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.312681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.006711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.300074                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         3235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3239                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    339375000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      1857000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    341337000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.312681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.006711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.300074                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3239                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1400                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1400                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1400                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1400                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        43013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43013                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        43013                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43013                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         1644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        48315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data         4075                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54052                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       116000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       128500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 111470.085470                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 127247.763754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 301833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 404574.979287                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 145264.290444                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        96000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       108500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 91470.085470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 107247.763754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 281833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 384574.979287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125264.290444                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst         1059                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        31993                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst            6                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data         2868                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35928                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst     65210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2076938000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst      1811000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data    488322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2632770000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.355839                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.337825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.296196                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.335307                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          585                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        16322                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data         1207                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18124                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst       192000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     53510000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1750498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      1691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data    464182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2270290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.355839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.337825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.296196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.335307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        16322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data         1207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18124                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        48315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data         4075                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54052                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       116000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       128500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 111470.085470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 127247.763754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 301833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 404574.979287                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 145264.290444                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        96000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       108500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 111164.018610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 91470.085470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 107247.763754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 281833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 384574.979287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116173.984042                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst         1059                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        31993                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst            6                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data         2868                       # number of overall hits
system.l2.overall_hits::total                   35928                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       232000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       257000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     65210000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2076938000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      1811000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data    488322000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2632770000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.355839                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.337825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.296196                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.335307                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          585                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        16322                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data         1207                       # number of overall misses
system.l2.overall_misses::total                 18124                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst       192000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3655628752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     53510000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1750498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      1691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data    464182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5925918752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.355839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.337825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.296196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.943702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        32885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        16322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data         1207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51009                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            34766                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               34766                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1482                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          47652                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         2204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1272                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.695505                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   906292                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     104.591807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.013553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2596.841143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.429517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1253.266066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.755994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   111.722726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.633994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.305973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.027276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998444                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2609                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1487                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.636963                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.363037                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     51748                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    906292                       # Number of tag accesses
system.l2.tags.tagsinuse                  4089.626818                       # Cycle average of tags in use
system.l2.tags.total_refs                      139487                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      1755                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               37265                       # number of writebacks
system.l2.writebacks::total                     37265                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    3403482.55                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                78147.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     37265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     32853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     16311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples      1207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     59397.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        10.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         7.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       124625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         1278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           126330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      6999683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       124625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      3477153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst         1278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data       257133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10860725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7938740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      6999683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       124625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      3477153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         1278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data       257133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18799466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7938740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7938740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    420.016368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.528648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.448568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1124      8.36%      8.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6900     51.34%     59.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          468      3.48%     63.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          649      4.83%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          462      3.44%     71.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          239      1.78%     73.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          236      1.76%     74.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          291      2.17%     77.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3072     22.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13441                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3261824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3262784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2383616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2384960                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        37440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      2102848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        37440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1044608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data        77248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3262784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2384960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2384960                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        32857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        16322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data         1207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     80434.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     40077.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     55929.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst    230500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data    333147.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      2102592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        37440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1043904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data        77248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 426.069528801819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 426.069528801819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6998831.114863082767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 124625.337174532106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 3474810.042143236380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 1278.208586405457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 257132.960631897877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        88750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       114500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   2642847245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     23445250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    912878032                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1383000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data    402109250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        37265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 184192851.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2383616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 7934266.765347477049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 6863946622250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2051                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              136956                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35772                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2051                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        32857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        16322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data         1207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               50981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37265                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    84.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2537                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.030582637750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.846416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.023816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2016     98.29%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      1.32%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.29%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   18116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     50981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50981                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       50981                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 82.81                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    42203                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  254830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  300343721000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              3982866027                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   3027253527                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.158947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.139874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.824084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::15                1      0.05%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              147      7.17%      7.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.20%      7.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1377     67.14%     74.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              420     20.48%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      4.83%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    37265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37265                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      37265                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                87.39                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   32566                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1378304460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 46317180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3350638980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            258.316034                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    235800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     589420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 282539878000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   7188895245                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2518523496                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7347934259                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            123109920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 24618165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2760538080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               178357200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1393388880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      68253159420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            77603419515                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         297015074004                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               94732560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1501129770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 49651560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3778220490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            259.770505                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    241517000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     638560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 281066068750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   7443460250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2745324495                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8285520505                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            127785600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 26390430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2858312160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               185540040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1509555840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      67903858440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            78040372230                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         296635314005                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               99681120                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       148541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       148541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 148541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5647744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5647744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5647744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           246668951                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263493005                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50981                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50981    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50981                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        46580                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         97560                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              36689                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37265                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9314                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14292                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14292                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         36689                       # Transaction distribution
system.switch_cpus.Branches                   7907826                       # Number of branches fetched
system.switch_cpus.committedInsts            71000002                       # Number of instructions committed
system.switch_cpus.committedOps             109478847                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            20031333                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   647                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            10336945                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   610                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000027                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            90840466                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   186                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999973                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                245412009                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       245405419.923730                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     59665894                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     60688091                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      4777994                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         366992                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                366992                       # number of float instructions
system.switch_cpus.num_fp_register_reads       372614                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        89744                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             2815654                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        6589.076270                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     109396060                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            109396060                       # number of integer instructions
system.switch_cpus.num_int_register_reads    248434977                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     91188252                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            20031325                       # Number of load instructions
system.switch_cpus.num_mem_refs              30368260                       # number of memory refs
system.switch_cpus.num_store_insts           10336935                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         17918      0.02%      0.02% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          78989795     72.15%     72.17% # Class of executed instruction
system.switch_cpus.op_class::IntMult               48      0.00%     72.17% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             25549      0.02%     72.19% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           23089      0.02%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1200      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               16      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu              286      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt              236      0.00%     72.21% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           10678      0.01%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             24      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     72.22% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt        31311      0.03%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     72.25% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        10437      0.01%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     72.26% # Class of executed instruction
system.switch_cpus.op_class::MemRead         20007010     18.27%     90.54% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        10071544      9.20%     99.74% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        24315      0.02%     99.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       265391      0.24%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          109478847                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 300420451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups      7660117                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect         3440                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       144065                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12545314                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      6549525                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      7660117                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      1110592                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12545314                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2074619                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        62089                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        85842479                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       86746443                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       144078                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         11251808                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      5698802                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      5919937                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    154295049                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples     54165533                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.848584                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.317608                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0      3778483      6.98%      6.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     14686391     27.11%     34.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     13628184     25.16%     59.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8197997     15.14%     74.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      1799802      3.32%     77.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3577391      6.60%     84.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2507661      4.63%     88.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       290822      0.54%     89.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      5698802     10.52%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total     54165533                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             3933                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2016774                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       154292427                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            28731827                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    111218643     72.08%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          874      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          437      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt         1311      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult          437      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     28730953     18.62%     90.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     14341520      9.29%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          874      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    154295049                       # Class of committed instruction
system.switch_cpus_1.commit.refs             43073347                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           154295049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.550004                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.550004                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     20854674                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    161992723                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10437961                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        16270746                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       144517                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      7292456                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          29192297                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               24580                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          14422895                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                  68                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12545314                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        11327619                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            43441453                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        52148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            104693148                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          194                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        289034                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                4                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.228095                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     11414195                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8624144                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.903499                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     55000376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.967358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.410392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       27299334     49.63%     49.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        1420194      2.58%     52.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2695701      4.90%     57.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2508840      4.56%     61.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         843262      1.53%     63.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3961212      7.20%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1287910      2.34%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1910277      3.47%     76.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       13073646     23.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     55000376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          175327                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         199284                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts       198348                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       11570847                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.869235                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           43615192                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         14422895                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        690456                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     29580424                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     14528971                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    160215029                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     29192297                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       365577                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    157809015                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           27                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       105661                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       144517                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       105690                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     10775279                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1989                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          439                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       848596                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       187438                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          439                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       135411                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        62937                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       215760288                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           157618018                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.546170                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       117841862                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.865763                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            157719311                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      290149462                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     131486012                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.818169                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.818169                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        11575      0.01%      0.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    114314379     72.27%     72.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           24      0.00%     72.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        68622      0.04%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         2270      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        62000      0.04%     72.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        16355      0.01%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     29189226     18.45%     90.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     14446694      9.13%     99.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead        63450      0.04%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    158174595                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        212702                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       425491                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       192245                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       601319                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           2185714                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013818                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1347790     61.66%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     61.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       837903     38.34%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite           16      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            5      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    160136032                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    373162405                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    157425773                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    165534086                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        160215029                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       158174595                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      5919937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        52619                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      9480767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples     55000376                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.875882                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.794159                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0      2952329      5.37%      5.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     11029032     20.05%     25.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     11086568     20.16%     45.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     12841239     23.35%     68.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      7333080     13.33%     82.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      4491348      8.17%     90.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      3211754      5.84%     96.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      1051082      1.91%     98.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      1003944      1.83%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total     55000376                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.875882                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          11327669                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  55                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       301278                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       803724                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     29580424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     14528971                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      65210118                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles               55000376                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 300420451000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles        900628                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    214849288                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      6818887                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       13174155                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10158500                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents          428                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    453538194                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    161414947                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    222849971                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        20818446                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      3244943                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       144517                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     19962609                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        8000621                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       360768                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    296550361                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        38089016                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          208681717                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         321273128                       # The number of ROB writes
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       156152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                160876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       196096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6105920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6302016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 300420451000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          195658000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4980000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         157176000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2384960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           150825                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.092263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 149530     99.14%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1295      0.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             150825                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1289                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       106824                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1289                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           96773                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             12454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1404                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18742                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            49121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41598                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1660                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10794                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
