Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Jun 07 19:44:28 2016
| Host         : Chetan-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file n4fpga_timing_summary_routed.rpt -rpx n4fpga_timing_summary_routed.rpx
| Design       : n4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: kbrd/ps2/debounce/O0_reg/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: kbrd/ps2/flag_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: prvdr_inst/PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: prvdr_inst/PROVIDER/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: prvdr_inst/prvdr_pb_if/upd_sysregs_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 291 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.987        0.000                      0                 3931        0.056        0.000                      0                 3931        3.000        0.000                       0                  1082  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              0.987        0.000                      0                 2518        0.061        0.000                      0                 2518        3.750        0.000                       0                   672  
  clk_out2_clk_wiz_0             30.836        0.000                      0                 1158        0.056        0.000                      0                 1158       19.500        0.000                       0                   387  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                       7.039        0.000                      0                   22        0.198        0.000                      0                   22        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        3.551        0.000                      0                   19        0.566        0.000                      0                   19  
sys_clk_pin         clk_out1_clk_wiz_0        2.620        0.000                      0                   12        0.696        0.000                      0                   12  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        2.459        0.000                      0                  362        0.159        0.000                      0                  362  
sys_clk_pin         clk_out2_clk_wiz_0        2.587        0.000                      0                    7        1.334        0.000                      0                    7  
clk_out1_clk_wiz_0  sys_clk_pin               2.672        0.000                      0                    4        0.232        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/main_scrn_disp_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 3.646ns (41.747%)  route 5.088ns (58.253%))
  Logic Levels:           4  (LUT5=3 RAMD32=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.349     5.479    prvdr_inst/PROVIDERCPU/upper_reg_banks/ADDRA0
    SLICE_X66Y97         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.629 f  prvdr_inst/PROVIDERCPU/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           1.021     6.651    prvdr_inst/PROVIDERCPU/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X66Y98         LUT5 (Prop_lut5_I0_O)        0.357     7.008 f  prvdr_inst/PROVIDERCPU/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.345     8.353    prvdr_inst/PROVIDERCPU/port_id_0[4]
    SLICE_X71Y101        LUT5 (Prop_lut5_I3_O)        0.359     8.712 r  prvdr_inst/PROVIDERCPU/Opnt1Srfc_reg[1]_i_2/O
                         net (fo=3, routed)           0.744     9.456    prvdr_inst/PROVIDERCPU/Opnt1Srfc_reg[1]_i_2_n_0
    SLICE_X66Y100        LUT5 (Prop_lut5_I1_O)        0.326     9.782 r  prvdr_inst/PROVIDERCPU/main_scrn_disp_reg_i_1/O
                         net (fo=1, routed)           0.628    10.410    prvdr_inst/prvdr_pb_if/main_scrn_disp_reg_reg_0
    SLICE_X66Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/main_scrn_disp_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X66Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/main_scrn_disp_reg_reg/C
                         clock pessimism             -0.001    11.502    
                         clock uncertainty           -0.074    11.427    
    SLICE_X66Y100        FDRE (Setup_fdre_C_D)       -0.031    11.396    prvdr_inst/prvdr_pb_if/main_scrn_disp_reg_reg
  -------------------------------------------------------------------
                         required time                         11.396    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 3.609ns (42.199%)  route 4.943ns (57.801%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.144     9.260    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.588 r  prvdr_inst/PROVIDERCPU/Opnt1LocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.640    10.228    prvdr_inst/prvdr_pb_if/write_strobe_flop_0[0]
    SLICE_X48Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.501    11.504    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X48Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[0]/C
                         clock pessimism             -0.001    11.503    
                         clock uncertainty           -0.074    11.428    
    SLICE_X48Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.223    prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[0]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 3.609ns (42.199%)  route 4.943ns (57.801%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.144     9.260    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.588 r  prvdr_inst/PROVIDERCPU/Opnt1LocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.640    10.228    prvdr_inst/prvdr_pb_if/write_strobe_flop_0[0]
    SLICE_X48Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.501    11.504    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X48Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[5]/C
                         clock pessimism             -0.001    11.503    
                         clock uncertainty           -0.074    11.428    
    SLICE_X48Y100        FDRE (Setup_fdre_C_CE)      -0.205    11.223    prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[5]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/PlyrLocX_reg_L_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.534ns  (logic 3.609ns (42.292%)  route 4.925ns (57.708%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.096     9.212    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.328     9.540 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.669    10.209    prvdr_inst/prvdr_pb_if/write_strobe_flop[0]
    SLICE_X48Y101        FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg_L_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.501    11.504    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X48Y101        FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg_L_reg[0]/C
                         clock pessimism             -0.001    11.503    
                         clock uncertainty           -0.074    11.428    
    SLICE_X48Y101        FDRE (Setup_fdre_C_CE)      -0.205    11.223    prvdr_inst/prvdr_pb_if/PlyrLocX_reg_L_reg[0]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/PlyrLocX_reg_L_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 3.609ns (42.231%)  route 4.937ns (57.769%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.096     9.212    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.328     9.540 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.682    10.222    prvdr_inst/prvdr_pb_if/write_strobe_flop[0]
    SLICE_X48Y98         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg_L_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.511    11.514    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X48Y98         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg_L_reg[4]/C
                         clock pessimism              0.007    11.521    
                         clock uncertainty           -0.074    11.447    
    SLICE_X48Y98         FDRE (Setup_fdre_C_CE)      -0.205    11.242    prvdr_inst/prvdr_pb_if/PlyrLocX_reg_L_reg[4]
  -------------------------------------------------------------------
                         required time                         11.242    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 3.609ns (42.687%)  route 4.846ns (57.313%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.144     9.260    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.588 r  prvdr_inst/PROVIDERCPU/Opnt1LocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.542    10.130    prvdr_inst/prvdr_pb_if/write_strobe_flop_0[0]
    SLICE_X53Y101        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.492    11.495    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y101        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[1]/C
                         clock pessimism             -0.001    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X53Y101        FDRE (Setup_fdre_C_CE)      -0.205    11.214    prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[1]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 3.609ns (42.687%)  route 4.846ns (57.313%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.144     9.260    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.588 r  prvdr_inst/PROVIDERCPU/Opnt1LocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.542    10.130    prvdr_inst/prvdr_pb_if/write_strobe_flop_0[0]
    SLICE_X53Y101        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.492    11.495    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y101        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[2]/C
                         clock pessimism             -0.001    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X53Y101        FDRE (Setup_fdre_C_CE)      -0.205    11.214    prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[2]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 3.609ns (42.687%)  route 4.846ns (57.313%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.144     9.260    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.588 r  prvdr_inst/PROVIDERCPU/Opnt1LocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.542    10.130    prvdr_inst/prvdr_pb_if/write_strobe_flop_0[0]
    SLICE_X53Y101        FDSE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.492    11.495    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y101        FDSE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[4]/C
                         clock pessimism             -0.001    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X53Y101        FDSE (Setup_fdse_C_CE)      -0.205    11.214    prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[4]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.455ns  (logic 3.609ns (42.687%)  route 4.846ns (57.313%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.144     9.260    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y101        LUT6 (Prop_lut6_I0_O)        0.328     9.588 r  prvdr_inst/PROVIDERCPU/Opnt1LocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.542    10.130    prvdr_inst/prvdr_pb_if/write_strobe_flop_0[0]
    SLICE_X53Y101        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.492    11.495    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y101        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[6]/C
                         clock pessimism             -0.001    11.494    
                         clock uncertainty           -0.074    11.419    
    SLICE_X53Y101        FDRE (Setup_fdre_C_CE)      -0.205    11.214    prvdr_inst/prvdr_pb_if/Opnt1LocX_reg_L_reg[6]
  -------------------------------------------------------------------
                         required time                         11.214    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/Opnt2LocX_reg_L_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 3.609ns (42.418%)  route 4.899ns (57.582%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 11.505 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.674     1.676    prvdr_inst/PROVIDER/sysclk
    RAMB36_X1Y19         RAMB36E1                                     r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.130 r  prvdr_inst/PROVIDER/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.356     5.486    prvdr_inst/PROVIDERCPU/lower_reg_banks/ADDRA0
    SLICE_X66Y96         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.636 r  prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096     6.732    prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y96         LUT5 (Prop_lut5_I0_O)        0.358     7.090 r  prvdr_inst/PROVIDERCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=65, routed)          0.707     7.797    prvdr_inst/PROVIDERCPU/port_id[0]
    SLICE_X70Y98         LUT2 (Prop_lut2_I0_O)        0.319     8.116 r  prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2/O
                         net (fo=7, routed)           1.097     9.213    prvdr_inst/PROVIDERCPU/PlyrLocX_reg_L[7]_i_2_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.328     9.541 r  prvdr_inst/PROVIDERCPU/Opnt2LocX_reg_L[7]_i_1/O
                         net (fo=8, routed)           0.643    10.184    prvdr_inst/prvdr_pb_if/write_strobe_flop_1[0]
    SLICE_X53Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt2LocX_reg_L_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.502    11.505    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt2LocX_reg_L_reg[2]/C
                         clock pessimism              0.079    11.584    
                         clock uncertainty           -0.074    11.510    
    SLICE_X53Y99         FDRE (Setup_fdre_C_CE)      -0.205    11.305    prvdr_inst/prvdr_pb_if/Opnt2LocX_reg_L_reg[2]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  1.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/MAZE/wrld_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.308ns (70.697%)  route 0.128ns (29.303%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.567     0.569    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X68Y98         FDRE                                         r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/Q
                         net (fo=3, routed)           0.127     0.837    prvdr_inst/MAZE/MapY_reg[8][3]
    SLICE_X69Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.950 r  prvdr_inst/MAZE/wrld_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    prvdr_inst/MAZE/wrld_addr_reg[3]_i_1_n_0
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.004 r  prvdr_inst/MAZE/wrld_addr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.004    prvdr_inst/MAZE/wrld_addr_reg[7]_i_1_n_7
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[4]/C
                         clock pessimism              0.000     0.839    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105     0.944    prvdr_inst/MAZE/wrld_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/MAZE/wrld_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.319ns (71.419%)  route 0.128ns (28.581%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.567     0.569    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X68Y98         FDRE                                         r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/Q
                         net (fo=3, routed)           0.127     0.837    prvdr_inst/MAZE/MapY_reg[8][3]
    SLICE_X69Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.950 r  prvdr_inst/MAZE/wrld_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    prvdr_inst/MAZE/wrld_addr_reg[3]_i_1_n_0
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.015 r  prvdr_inst/MAZE/wrld_addr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.015    prvdr_inst/MAZE/wrld_addr_reg[7]_i_1_n_5
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[6]/C
                         clock pessimism              0.000     0.839    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105     0.944    prvdr_inst/MAZE/wrld_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 prvdr_inst/MAZE/wrld_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.141ns (23.071%)  route 0.470ns (76.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.565     0.567    prvdr_inst/MAZE/sysclk
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  prvdr_inst/MAZE/wrld_addr_reg[7]/Q
                         net (fo=32, routed)          0.470     1.178    prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y19         RAMB36E1                                     r  prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.908     0.910    prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.910    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.093    prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/MAZE/wrld_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.344ns (72.934%)  route 0.128ns (27.066%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.567     0.569    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X68Y98         FDRE                                         r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/Q
                         net (fo=3, routed)           0.127     0.837    prvdr_inst/MAZE/MapY_reg[8][3]
    SLICE_X69Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.950 r  prvdr_inst/MAZE/wrld_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    prvdr_inst/MAZE/wrld_addr_reg[3]_i_1_n_0
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.040 r  prvdr_inst/MAZE/wrld_addr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.040    prvdr_inst/MAZE/wrld_addr_reg[7]_i_1_n_6
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[5]/C
                         clock pessimism              0.000     0.839    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105     0.944    prvdr_inst/MAZE/wrld_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/MAZE/wrld_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.344ns (72.934%)  route 0.128ns (27.066%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.567     0.569    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X68Y98         FDRE                                         r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/Q
                         net (fo=3, routed)           0.127     0.837    prvdr_inst/MAZE/MapY_reg[8][3]
    SLICE_X69Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.950 r  prvdr_inst/MAZE/wrld_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    prvdr_inst/MAZE/wrld_addr_reg[3]_i_1_n_0
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.040 r  prvdr_inst/MAZE/wrld_addr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.040    prvdr_inst/MAZE/wrld_addr_reg[7]_i_1_n_4
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X69Y100        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[7]/C
                         clock pessimism              0.000     0.839    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105     0.944    prvdr_inst/MAZE/wrld_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/ScrllIncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/ScrollCntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.250%)  route 0.276ns (59.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.565     0.567    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X67Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/ScrllIncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  prvdr_inst/prvdr_pb_if/ScrllIncReg_reg[2]/Q
                         net (fo=4, routed)           0.276     0.984    prvdr_inst/prvdr_pb_if/ScrllIncReg_reg__0[2]
    SLICE_X67Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.029 r  prvdr_inst/prvdr_pb_if/ScrollCntr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.029    prvdr_inst/prvdr_pb_if/ScrollCntr[2]_i_1_n_0
    SLICE_X67Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/ScrollCntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.839     0.841    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X67Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/ScrollCntr_reg[2]/C
                         clock pessimism              0.000     0.841    
    SLICE_X67Y99         FDRE (Hold_fdre_C_D)         0.091     0.932    prvdr_inst/prvdr_pb_if/ScrollCntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/MAZE/wrld_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.347ns (73.105%)  route 0.128ns (26.895%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.567     0.569    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X68Y98         FDRE                                         r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  prvdr_inst/prvdr_pb_if/MapX_reg[3]/Q
                         net (fo=3, routed)           0.127     0.837    prvdr_inst/MAZE/MapY_reg[8][3]
    SLICE_X69Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.950 r  prvdr_inst/MAZE/wrld_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    prvdr_inst/MAZE/wrld_addr_reg[3]_i_1_n_0
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.989 r  prvdr_inst/MAZE/wrld_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.989    prvdr_inst/MAZE/wrld_addr_reg[7]_i_1_n_0
    SLICE_X69Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.043 r  prvdr_inst/MAZE/wrld_addr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.043    prvdr_inst/MAZE/wrld_addr_reg[11]_i_1_n_7
    SLICE_X69Y101        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X69Y101        FDRE                                         r  prvdr_inst/MAZE/wrld_addr_reg[8]/C
                         clock pessimism              0.000     0.839    
    SLICE_X69Y101        FDRE (Hold_fdre_C_D)         0.105     0.944    prvdr_inst/MAZE/wrld_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/PROVIDERCPU/stack_ram_low/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.641%)  route 0.198ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.566     0.568    prvdr_inst/PROVIDERCPU/sysclk
    SLICE_X68Y95         FDRE                                         r  prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.198     0.906    prvdr_inst/PROVIDERCPU/stack_ram_low/ADDRD4
    SLICE_X66Y94         RAMD32                                       r  prvdr_inst/PROVIDERCPU/stack_ram_low/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.838     0.840    prvdr_inst/PROVIDERCPU/stack_ram_low/WCLK
    SLICE_X66Y94         RAMD32                                       r  prvdr_inst/PROVIDERCPU/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.234     0.606    
    SLICE_X66Y94         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.806    prvdr_inst/PROVIDERCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/PROVIDERCPU/stack_ram_low/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.641%)  route 0.198ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.566     0.568    prvdr_inst/PROVIDERCPU/sysclk
    SLICE_X68Y95         FDRE                                         r  prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.198     0.906    prvdr_inst/PROVIDERCPU/stack_ram_low/ADDRD4
    SLICE_X66Y94         RAMD32                                       r  prvdr_inst/PROVIDERCPU/stack_ram_low/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.838     0.840    prvdr_inst/PROVIDERCPU/stack_ram_low/WCLK
    SLICE_X66Y94         RAMD32                                       r  prvdr_inst/PROVIDERCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.234     0.606    
    SLICE_X66Y94         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.806    prvdr_inst/PROVIDERCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/PROVIDERCPU/stack_ram_low/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.641%)  route 0.198ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.566     0.568    prvdr_inst/PROVIDERCPU/sysclk
    SLICE_X68Y95         FDRE                                         r  prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  prvdr_inst/PROVIDERCPU/stack_loop[4].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.198     0.906    prvdr_inst/PROVIDERCPU/stack_ram_low/ADDRD4
    SLICE_X66Y94         RAMD32                                       r  prvdr_inst/PROVIDERCPU/stack_ram_low/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.838     0.840    prvdr_inst/PROVIDERCPU/stack_ram_low/WCLK
    SLICE_X66Y94         RAMD32                                       r  prvdr_inst/PROVIDERCPU/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.234     0.606    
    SLICE_X66Y94         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.806    prvdr_inst/PROVIDERCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y24     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y24     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y22     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16     prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y96     prvdr_inst/PROVIDERCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y96     prvdr_inst/PROVIDERCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y96     prvdr_inst/PROVIDERCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y96     prvdr_inst/PROVIDERCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y97     prvdr_inst/PROVIDERCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y97     prvdr_inst/PROVIDERCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y97     prvdr_inst/PROVIDERCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y97     prvdr_inst/PROVIDERCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y96     prvdr_inst/PROVIDERCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y97     prvdr_inst/PROVIDERCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y97     prvdr_inst/PROVIDERCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y97     prvdr_inst/PROVIDERCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X70Y97     prvdr_inst/PROVIDERCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y97     prvdr_inst/PROVIDERCPU/upper_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y97     prvdr_inst/PROVIDERCPU/upper_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y97     prvdr_inst/PROVIDERCPU/upper_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y97     prvdr_inst/PROVIDERCPU/upper_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y97     prvdr_inst/PROVIDERCPU/upper_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y97     prvdr_inst/PROVIDERCPU/upper_reg_banks/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.836ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 1.774ns (21.040%)  route 6.658ns (78.960%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.694    10.050    icon/win_flg_reg_2[0]
    SLICE_X66Y111        FDRE                                         r  icon/pixel_address_opnt3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.496    41.499    icon/disp_vga_clk
    SLICE_X66Y111        FDRE                                         r  icon/pixel_address_opnt3_reg[0]/C
                         clock pessimism              0.006    41.505    
                         clock uncertainty           -0.095    41.410    
    SLICE_X66Y111        FDRE (Setup_fdre_C_R)       -0.524    40.886    icon/pixel_address_opnt3_reg[0]
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 30.836    

Slack (MET) :             30.836ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.432ns  (logic 1.774ns (21.040%)  route 6.658ns (78.960%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 41.499 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.694    10.050    icon/win_flg_reg_2[0]
    SLICE_X66Y111        FDRE                                         r  icon/pixel_address_opnt3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.496    41.499    icon/disp_vga_clk
    SLICE_X66Y111        FDRE                                         r  icon/pixel_address_opnt3_reg[1]/C
                         clock pessimism              0.006    41.505    
                         clock uncertainty           -0.095    41.410    
    SLICE_X66Y111        FDRE (Setup_fdre_C_R)       -0.524    40.886    icon/pixel_address_opnt3_reg[1]
  -------------------------------------------------------------------
                         required time                         40.886    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 30.836    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.774ns (21.122%)  route 6.625ns (78.878%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.661    10.017    icon/win_flg_reg_2[0]
    SLICE_X68Y109        FDRE                                         r  icon/pixel_address_opnt3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.497    41.500    icon/disp_vga_clk
    SLICE_X68Y109        FDRE                                         r  icon/pixel_address_opnt3_reg[2]/C
                         clock pessimism              0.006    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X68Y109        FDRE (Setup_fdre_C_R)       -0.429    40.982    icon/pixel_address_opnt3_reg[2]
  -------------------------------------------------------------------
                         required time                         40.982    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.774ns (21.122%)  route 6.625ns (78.878%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.661    10.017    icon/win_flg_reg_2[0]
    SLICE_X68Y109        FDRE                                         r  icon/pixel_address_opnt3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.497    41.500    icon/disp_vga_clk
    SLICE_X68Y109        FDRE                                         r  icon/pixel_address_opnt3_reg[3]/C
                         clock pessimism              0.006    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X68Y109        FDRE (Setup_fdre_C_R)       -0.429    40.982    icon/pixel_address_opnt3_reg[3]
  -------------------------------------------------------------------
                         required time                         40.982    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             30.965ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.774ns (21.122%)  route 6.625ns (78.878%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.661    10.017    icon/win_flg_reg_2[0]
    SLICE_X68Y109        FDRE                                         r  icon/pixel_address_opnt3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.497    41.500    icon/disp_vga_clk
    SLICE_X68Y109        FDRE                                         r  icon/pixel_address_opnt3_reg[4]/C
                         clock pessimism              0.006    41.506    
                         clock uncertainty           -0.095    41.411    
    SLICE_X68Y109        FDRE (Setup_fdre_C_R)       -0.429    40.982    icon/pixel_address_opnt3_reg[4]
  -------------------------------------------------------------------
                         required time                         40.982    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                 30.965    

Slack (MET) :             30.966ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.774ns (21.371%)  route 6.527ns (78.629%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.563     9.919    icon/win_flg_reg_2[0]
    SLICE_X66Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.495    41.498    icon/disp_vga_clk
    SLICE_X66Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[6]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X66Y112        FDRE (Setup_fdre_C_R)       -0.524    40.885    icon/pixel_address_opnt3_reg[6]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 30.966    

Slack (MET) :             30.966ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.774ns (21.371%)  route 6.527ns (78.629%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.563     9.919    icon/win_flg_reg_2[0]
    SLICE_X66Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.495    41.498    icon/disp_vga_clk
    SLICE_X66Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[7]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X66Y112        FDRE (Setup_fdre_C_R)       -0.524    40.885    icon/pixel_address_opnt3_reg[7]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 30.966    

Slack (MET) :             30.966ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.774ns (21.371%)  route 6.527ns (78.629%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.563     9.919    icon/win_flg_reg_2[0]
    SLICE_X66Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.495    41.498    icon/disp_vga_clk
    SLICE_X66Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[8]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X66Y112        FDRE (Setup_fdre_C_R)       -0.524    40.885    icon/pixel_address_opnt3_reg[8]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 30.966    

Slack (MET) :             30.966ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.774ns (21.371%)  route 6.527ns (78.629%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.563     9.919    icon/win_flg_reg_2[0]
    SLICE_X66Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.495    41.498    icon/disp_vga_clk
    SLICE_X66Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[9]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X66Y112        FDRE (Setup_fdre_C_R)       -0.524    40.885    icon/pixel_address_opnt3_reg[9]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 30.966    

Slack (MET) :             31.061ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/pixel_address_opnt3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 1.774ns (21.371%)  route 6.527ns (78.629%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.549     6.623    prvdr_inst/prvdr_pb_if/pixel_column_reg[9][3]
    SLICE_X69Y104        LUT4 (Prop_lut4_I3_O)        0.124     6.747 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_24/O
                         net (fo=1, routed)           0.000     6.747    vga_dtg/Opnt3LocX_reg[7][1]
    SLICE_X69Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.297 r  vga_dtg/pixel_address_opnt3_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.297    vga_dtg/pixel_address_opnt3_reg[9]_i_6_n_0
    SLICE_X69Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.568 f  vga_dtg/pixel_address_opnt3_reg[9]_i_2/CO[0]
                         net (fo=2, routed)           1.415     8.983    prvdr_inst/prvdr_pb_if/pixel_column_reg[9]_3[0]
    SLICE_X66Y112        LUT5 (Prop_lut5_I1_O)        0.373     9.356 r  prvdr_inst/prvdr_pb_if/pixel_address_opnt3[9]_i_1/O
                         net (fo=10, routed)          0.563     9.919    icon/win_flg_reg_2[0]
    SLICE_X67Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.495    41.498    icon/disp_vga_clk
    SLICE_X67Y112        FDRE                                         r  icon/pixel_address_opnt3_reg[5]/C
                         clock pessimism              0.006    41.504    
                         clock uncertainty           -0.095    41.409    
    SLICE_X67Y112        FDRE (Setup_fdre_C_R)       -0.429    40.980    icon/pixel_address_opnt3_reg[5]
  -------------------------------------------------------------------
                         required time                         40.980    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 31.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 icon/pixel_address_ovr_scrn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.573     0.575    icon/disp_vga_clk
    SLICE_X9Y94          FDRE                                         r  icon/pixel_address_ovr_scrn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  icon/pixel_address_ovr_scrn_reg[3]/Q
                         net (fo=8, routed)           0.156     0.872    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y18         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.886     0.888    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.255     0.633    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.816    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 icon/pixel_address_ovr_scrn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.573     0.575    icon/disp_vga_clk
    SLICE_X9Y94          FDRE                                         r  icon/pixel_address_ovr_scrn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  icon/pixel_address_ovr_scrn_reg[5]/Q
                         net (fo=8, routed)           0.156     0.872    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.886     0.888    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.255     0.633    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.816    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 icon/pixel_address_win_scrn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.467%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.571     0.573    icon/disp_vga_clk
    SLICE_X9Y103         FDRE                                         r  icon/pixel_address_win_scrn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  icon/pixel_address_win_scrn_reg[1]/Q
                         net (fo=2, routed)           0.216     0.930    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y21         RAMB36E1                                     r  icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.883     0.885    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.255     0.630    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     0.813    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 icon/pixel_address_win_scrn_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.571     0.573    icon/disp_vga_clk
    SLICE_X9Y103         FDRE                                         r  icon/pixel_address_win_scrn_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  icon/pixel_address_win_scrn_reg[8]/Q
                         net (fo=2, routed)           0.218     0.932    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.883     0.885    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.255     0.630    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.813    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 icon/pixel_address_win_scrn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.822%)  route 0.222ns (61.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.571     0.573    icon/disp_vga_clk
    SLICE_X9Y103         FDRE                                         r  icon/pixel_address_win_scrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  icon/pixel_address_win_scrn_reg[0]/Q
                         net (fo=2, routed)           0.222     0.936    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y20         RAMB36E1                                     r  icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.884     0.886    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.255     0.631    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.814    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 icon/pixel_address_win_scrn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.171%)  route 0.228ns (61.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.571     0.573    icon/disp_vga_clk
    SLICE_X9Y103         FDRE                                         r  icon/pixel_address_win_scrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  icon/pixel_address_win_scrn_reg[0]/Q
                         net (fo=2, routed)           0.228     0.942    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y21         RAMB36E1                                     r  icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.883     0.885    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.255     0.630    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.813    icon/gmwnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 icon/pixel_address_ovr_scrn_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.387%)  route 0.214ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.573     0.575    icon/disp_vga_clk
    SLICE_X8Y94          FDRE                                         r  icon/pixel_address_ovr_scrn_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164     0.739 r  icon/pixel_address_ovr_scrn_reg[8]/Q
                         net (fo=8, routed)           0.214     0.953    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y19         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.887     0.889    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.255     0.634    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.817    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 icon/pixel_address_ovr_scrn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.360%)  route 0.236ns (62.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.573     0.575    icon/disp_vga_clk
    SLICE_X9Y93          FDRE                                         r  icon/pixel_address_ovr_scrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  icon/pixel_address_ovr_scrn_reg[0]/Q
                         net (fo=8, routed)           0.236     0.952    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.886     0.888    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.255     0.633    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.816    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 icon/pixel_address_ovr_scrn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.736%)  route 0.243ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.573     0.575    icon/disp_vga_clk
    SLICE_X9Y93          FDRE                                         r  icon/pixel_address_ovr_scrn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  icon/pixel_address_ovr_scrn_reg[0]/Q
                         net (fo=8, routed)           0.243     0.958    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y19         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.887     0.889    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.255     0.634    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.817    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 icon/pixel_address_ovr_scrn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.976%)  route 0.262ns (65.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.573     0.575    icon/disp_vga_clk
    SLICE_X9Y94          FDRE                                         r  icon/pixel_address_ovr_scrn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     0.716 r  icon/pixel_address_ovr_scrn_reg[3]/Q
                         net (fo=8, routed)           0.262     0.978    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y19         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.887     0.889    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.255     0.634    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.817    icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y19     icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     icon/mnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11     icon/mnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      icon/mnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      icon/mnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     icon/mnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      icon/mnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y14     icon/gmovrscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     icon/mnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     icon/mnscrn/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y105    icon/x2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y105    icon/x2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y104    icon/x2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y104    icon/x2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y110    icon/x3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y111    icon/x3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y104    icon/x3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y104    icon/x3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y104    icon/x3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y111    icon/x4_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y105    icon/x2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y105    icon/x2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y104    icon/x2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y104    icon/x2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y110    icon/x3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y111    icon/x3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y104    icon/x3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y104    icon/x3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y104    icon/x3_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y112    icon/x4_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/O0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.760ns (30.133%)  route 1.762ns (69.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.632     4.991    kbrd/ps2/debounce/clk_BUFG
    SLICE_X50Y96         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.509 f  kbrd/ps2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.828     6.337    kbrd/ps2/debounce/cnt0_reg[3]
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.124     6.461 r  kbrd/ps2/debounce/O0_i_2/O
                         net (fo=1, routed)           0.551     7.012    kbrd/ps2/debounce/O0_i_2_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.118     7.130 r  kbrd/ps2/debounce/O0_i_1/O
                         net (fo=1, routed)           0.382     7.513    kbrd/ps2/debounce/O0_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  kbrd/ps2/debounce/O0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.690    kbrd/ps2/debounce/clk_BUFG
    SLICE_X52Y96         FDRE                                         r  kbrd/ps2/debounce/O0_reg/C
                         clock pessimism              0.180    14.870    
                         clock uncertainty           -0.035    14.834    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)       -0.283    14.551    kbrd/ps2/debounce/O0_reg
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/O1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.842ns (33.970%)  route 1.637ns (66.031%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.403 f  kbrd/ps2/debounce/cnt1_reg[1]/Q
                         net (fo=5, routed)           0.898     6.301    kbrd/ps2/debounce/cnt1_reg__0[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.299     6.600 r  kbrd/ps2/debounce/cnt1[4]_i_2/O
                         net (fo=6, routed)           0.739     7.338    kbrd/ps2/debounce/cnt1[4]_i_2_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.124     7.462 r  kbrd/ps2/debounce/O1_i_1/O
                         net (fo=1, routed)           0.000     7.462    kbrd/ps2/debounce/O1_i_1_n_0
    SLICE_X54Y96         FDRE                                         r  kbrd/ps2/debounce/O1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.690    kbrd/ps2/debounce/clk_BUFG
    SLICE_X54Y96         FDRE                                         r  kbrd/ps2/debounce/O1_reg/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X54Y96         FDRE (Setup_fdre_C_D)        0.077    15.000    kbrd/ps2/debounce/O1_reg
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.704ns (31.117%)  route 1.558ns (68.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X52Y96         FDRE                                         r  kbrd/ps2/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  kbrd/ps2/debounce/Iv0_reg/Q
                         net (fo=3, routed)           0.522     5.961    kbrd/ps2/debounce/Iv0
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.085 f  kbrd/ps2/debounce/cnt0[4]_i_2/O
                         net (fo=4, routed)           1.037     7.122    kbrd/ps2/debounce/clear
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.246 r  kbrd/ps2/debounce/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000     7.246    kbrd/ps2/debounce/cnt0[2]_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.513    14.699    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[2]/C
                         clock pessimism              0.180    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.031    14.874    kbrd/ps2/debounce/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.704ns (31.416%)  route 1.537ns (68.584%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X52Y96         FDRE                                         r  kbrd/ps2/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  kbrd/ps2/debounce/Iv0_reg/Q
                         net (fo=3, routed)           0.522     5.961    kbrd/ps2/debounce/Iv0
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.085 r  kbrd/ps2/debounce/cnt0[4]_i_2/O
                         net (fo=4, routed)           1.015     7.101    kbrd/ps2/debounce/clear
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.124     7.225 r  kbrd/ps2/debounce/cnt0[4]_i_1/O
                         net (fo=1, routed)           0.000     7.225    kbrd/ps2/debounce/cnt0[4]_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.513    14.699    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[4]/C
                         clock pessimism              0.180    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.031    14.874    kbrd/ps2/debounce/cnt0_reg[4]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.718ns (35.774%)  route 1.289ns (64.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.403 f  kbrd/ps2/debounce/cnt1_reg[1]/Q
                         net (fo=5, routed)           0.898     6.301    kbrd/ps2/debounce/cnt1_reg__0[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.299     6.600 r  kbrd/ps2/debounce/cnt1[4]_i_2/O
                         net (fo=6, routed)           0.391     6.991    kbrd/ps2/debounce/cnt1[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.690    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[0]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X53Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.743    kbrd/ps2/debounce/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.718ns (35.774%)  route 1.289ns (64.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.403 f  kbrd/ps2/debounce/cnt1_reg[1]/Q
                         net (fo=5, routed)           0.898     6.301    kbrd/ps2/debounce/cnt1_reg__0[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.299     6.600 r  kbrd/ps2/debounce/cnt1[4]_i_2/O
                         net (fo=6, routed)           0.391     6.991    kbrd/ps2/debounce/cnt1[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.690    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X53Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.743    kbrd/ps2/debounce/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.718ns (35.774%)  route 1.289ns (64.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.403 f  kbrd/ps2/debounce/cnt1_reg[1]/Q
                         net (fo=5, routed)           0.898     6.301    kbrd/ps2/debounce/cnt1_reg__0[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.299     6.600 r  kbrd/ps2/debounce/cnt1[4]_i_2/O
                         net (fo=6, routed)           0.391     6.991    kbrd/ps2/debounce/cnt1[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.690    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[2]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X53Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.743    kbrd/ps2/debounce/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.718ns (35.774%)  route 1.289ns (64.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.403 f  kbrd/ps2/debounce/cnt1_reg[1]/Q
                         net (fo=5, routed)           0.898     6.301    kbrd/ps2/debounce/cnt1_reg__0[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.299     6.600 r  kbrd/ps2/debounce/cnt1[4]_i_2/O
                         net (fo=6, routed)           0.391     6.991    kbrd/ps2/debounce/cnt1[4]_i_2_n_0
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.690    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[3]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X53Y96         FDRE (Setup_fdre_C_CE)      -0.205    14.743    kbrd/ps2/debounce/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.718ns (35.774%)  route 1.289ns (64.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.419     5.403 f  kbrd/ps2/debounce/cnt1_reg[1]/Q
                         net (fo=5, routed)           0.898     6.301    kbrd/ps2/debounce/cnt1_reg__0[1]
    SLICE_X53Y96         LUT5 (Prop_lut5_I3_O)        0.299     6.600 r  kbrd/ps2/debounce/cnt1[4]_i_2/O
                         net (fo=6, routed)           0.391     6.991    kbrd/ps2/debounce/cnt1[4]_i_2_n_0
    SLICE_X53Y96         FDSE                                         r  kbrd/ps2/debounce/cnt1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.504    14.690    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDSE                                         r  kbrd/ps2/debounce/cnt1_reg[4]/C
                         clock pessimism              0.294    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X53Y96         FDSE (Setup_fdse_C_CE)      -0.205    14.743    kbrd/ps2/debounce/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 kbrd/ps2/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.704ns (35.061%)  route 1.304ns (64.939%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.625     4.984    kbrd/ps2/debounce/clk_BUFG
    SLICE_X52Y96         FDRE                                         r  kbrd/ps2/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.440 r  kbrd/ps2/debounce/Iv0_reg/Q
                         net (fo=3, routed)           0.522     5.961    kbrd/ps2/debounce/Iv0
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.085 f  kbrd/ps2/debounce/cnt0[4]_i_2/O
                         net (fo=4, routed)           0.782     6.868    kbrd/ps2/debounce/clear
    SLICE_X49Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.992 r  kbrd/ps2/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     6.992    kbrd/ps2/debounce/cnt0[1]_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.513    14.699    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[1]/C
                         clock pessimism              0.180    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X49Y95         FDRE (Setup_fdre_C_D)        0.029    14.872    kbrd/ps2/debounce/cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  7.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.840%)  route 0.398ns (68.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.397    kbrd/ps2/debounce/clk_BUFG
    SLICE_X52Y96         FDRE                                         r  kbrd/ps2/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  kbrd/ps2/debounce/Iv0_reg/Q
                         net (fo=3, routed)           0.398     1.936    kbrd/ps2/debounce/Iv0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.981 r  kbrd/ps2/debounce/cnt0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.981    kbrd/ps2/debounce/cnt0[3]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.835     1.904    kbrd/ps2/debounce/clk_BUFG
    SLICE_X50Y96         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[3]/C
                         clock pessimism             -0.240     1.663    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.783    kbrd/ps2/debounce/cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/Iv1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/O1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.397    kbrd/ps2/debounce/clk_BUFG
    SLICE_X54Y96         FDRE                                         r  kbrd/ps2/debounce/Iv1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.148     1.545 r  kbrd/ps2/debounce/Iv1_reg/Q
                         net (fo=2, routed)           0.074     1.619    kbrd/ps2/debounce/Iv1
    SLICE_X54Y96         LUT4 (Prop_lut4_I1_O)        0.098     1.717 r  kbrd/ps2/debounce/O1_i_1/O
                         net (fo=1, routed)           0.000     1.717    kbrd/ps2/debounce/O1_i_1_n_0
    SLICE_X54Y96         FDRE                                         r  kbrd/ps2/debounce/O1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.903    kbrd/ps2/debounce/clk_BUFG
    SLICE_X54Y96         FDRE                                         r  kbrd/ps2/debounce/O1_reg/C
                         clock pessimism             -0.505     1.397    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.120     1.517    kbrd/ps2/debounce/O1_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/cnt0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.763%)  route 0.153ns (42.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.565     1.398    kbrd/ps2/debounce/clk_BUFG
    SLICE_X50Y96         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.562 r  kbrd/ps2/debounce/cnt0_reg[0]/Q
                         net (fo=6, routed)           0.153     1.715    kbrd/ps2/debounce/cnt0_reg[0]
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  kbrd/ps2/debounce/cnt0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.760    kbrd/ps2/debounce/cnt0[4]_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.906    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[4]/C
                         clock pessimism             -0.469     1.436    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.092     1.528    kbrd/ps2/debounce/cnt0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/cnt0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.423%)  route 0.206ns (52.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  kbrd/ps2/debounce/cnt0_reg[1]/Q
                         net (fo=6, routed)           0.206     1.747    kbrd/ps2/debounce/cnt0_reg[1]
    SLICE_X50Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  kbrd/ps2/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    kbrd/ps2/debounce/cnt0[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.835     1.904    kbrd/ps2/debounce/clk_BUFG
    SLICE_X50Y96         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[0]/C
                         clock pessimism             -0.469     1.434    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     1.555    kbrd/ps2/debounce/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/cnt0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.102%)  route 0.146ns (43.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.540 r  kbrd/ps2/debounce/cnt0_reg[2]/Q
                         net (fo=6, routed)           0.146     1.686    kbrd/ps2/debounce/cnt0_reg[2]
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.045     1.731 r  kbrd/ps2/debounce/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.731    kbrd/ps2/debounce/cnt0[2]_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.906    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[2]/C
                         clock pessimism             -0.506     1.399    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.092     1.491    kbrd/ps2/debounce/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/cnt0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.933%)  route 0.147ns (44.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.540 f  kbrd/ps2/debounce/cnt0_reg[2]/Q
                         net (fo=6, routed)           0.147     1.687    kbrd/ps2/debounce/cnt0_reg[2]
    SLICE_X49Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.732 r  kbrd/ps2/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.732    kbrd/ps2/debounce/cnt0[1]_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.906    kbrd/ps2/debounce/clk_BUFG
    SLICE_X49Y95         FDRE                                         r  kbrd/ps2/debounce/cnt0_reg[1]/C
                         clock pessimism             -0.506     1.399    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091     1.490    kbrd/ps2/debounce/cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.397    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.128     1.525 r  kbrd/ps2/debounce/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.115     1.640    kbrd/ps2/debounce/cnt1_reg__0[3]
    SLICE_X53Y96         LUT5 (Prop_lut5_I4_O)        0.098     1.738 r  kbrd/ps2/debounce/cnt1[4]_i_3/O
                         net (fo=1, routed)           0.000     1.738    kbrd/ps2/debounce/p_0_in[4]
    SLICE_X53Y96         FDSE                                         r  kbrd/ps2/debounce/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.903    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDSE                                         r  kbrd/ps2/debounce/cnt1_reg[4]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X53Y96         FDSE (Hold_fdse_C_D)         0.092     1.489    kbrd/ps2/debounce/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.397    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  kbrd/ps2/debounce/cnt1_reg[0]/Q
                         net (fo=6, routed)           0.179     1.718    kbrd/ps2/debounce/cnt1_reg__0[0]
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.042     1.760 r  kbrd/ps2/debounce/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.760    kbrd/ps2/debounce/p_0_in[1]
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.903    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[1]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.504    kbrd/ps2/debounce/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.397    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  kbrd/ps2/debounce/cnt1_reg[0]/Q
                         net (fo=6, routed)           0.181     1.720    kbrd/ps2/debounce/cnt1_reg__0[0]
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.043     1.763 r  kbrd/ps2/debounce/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    kbrd/ps2/debounce/p_0_in[3]
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.903    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[3]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.504    kbrd/ps2/debounce/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 kbrd/ps2/debounce/cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/ps2/debounce/cnt1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.397    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 f  kbrd/ps2/debounce/cnt1_reg[0]/Q
                         net (fo=6, routed)           0.179     1.718    kbrd/ps2/debounce/cnt1_reg__0[0]
    SLICE_X53Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.763 r  kbrd/ps2/debounce/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    kbrd/ps2/debounce/p_0_in[0]
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.903    kbrd/ps2/debounce/clk_BUFG
    SLICE_X53Y96         FDRE                                         r  kbrd/ps2/debounce/cnt1_reg[0]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.488    kbrd/ps2/debounce/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96    kbrd/plyr_mot_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96    kbrd/plyr_mot_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96    kbrd/plyr_mot_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    kbrd/ps2/debounce/Iv0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    kbrd/ps2/debounce/Iv1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    kbrd/ps2/debounce/O0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96    kbrd/ps2/debounce/O1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    kbrd/ps2/debounce/cnt0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y95    kbrd/ps2/debounce/cnt0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96    kbrd/plyr_mot_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96    kbrd/plyr_mot_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96    kbrd/plyr_mot_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    kbrd/ps2/debounce/cnt0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    kbrd/ps2/debounce/cnt0_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    kbrd/ps2/debounce/cnt0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    kbrd/ps2/debounce/cnt0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    kbrd/ps2/debounce/cnt0_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    kbrd/ps2/debounce/Iv0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    kbrd/ps2/debounce/Iv1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96    kbrd/plyr_mot_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96    kbrd/plyr_mot_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96    kbrd/plyr_mot_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    kbrd/ps2/debounce/Iv0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    kbrd/ps2/debounce/Iv1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    kbrd/ps2/debounce/O0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96    kbrd/ps2/debounce/O1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    kbrd/ps2/debounce/cnt0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    kbrd/ps2/debounce/cnt0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y95    kbrd/ps2/debounce/cnt0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 1.657ns (27.258%)  route 4.422ns (72.742%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    vga_dtg/MAZE/vid_addr_reg[11]_i_1_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    vga_dtg/MAZE/vid_addr_reg[15]_i_1_n_0
    SLICE_X68Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.697 r  vga_dtg/MAZE/vid_addr_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.697    prvdr_inst/MAZE/p_0_in[17]
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.499    11.502    prvdr_inst/MAZE/sysclk
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[17]/C
                         clock pessimism             -0.101    11.400    
                         clock uncertainty           -0.215    11.186    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.062    11.248    prvdr_inst/MAZE/vid_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.562ns (26.103%)  route 4.422ns (73.897%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    vga_dtg/MAZE/vid_addr_reg[11]_i_1_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    vga_dtg/MAZE/vid_addr_reg[15]_i_1_n_0
    SLICE_X68Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.602 r  vga_dtg/MAZE/vid_addr_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.602    prvdr_inst/MAZE/p_0_in[18]
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.499    11.502    prvdr_inst/MAZE/sysclk
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[18]/C
                         clock pessimism             -0.101    11.400    
                         clock uncertainty           -0.215    11.186    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.062    11.248    prvdr_inst/MAZE/vid_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 1.546ns (25.905%)  route 4.422ns (74.095%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    vga_dtg/MAZE/vid_addr_reg[11]_i_1_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.363 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.363    vga_dtg/MAZE/vid_addr_reg[15]_i_1_n_0
    SLICE_X68Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.586 r  vga_dtg/MAZE/vid_addr_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.586    prvdr_inst/MAZE/p_0_in[16]
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.499    11.502    prvdr_inst/MAZE/sysclk
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[16]/C
                         clock pessimism             -0.101    11.400    
                         clock uncertainty           -0.215    11.186    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.062    11.248    prvdr_inst/MAZE/vid_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 1.543ns (25.868%)  route 4.422ns (74.132%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    vga_dtg/MAZE/vid_addr_reg[11]_i_1_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.583 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.583    prvdr_inst/MAZE/p_0_in[13]
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/MAZE/sysclk
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[13]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.062    11.249    prvdr_inst/MAZE/vid_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.522ns (25.606%)  route 4.422ns (74.394%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    vga_dtg/MAZE/vid_addr_reg[11]_i_1_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.562 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.562    prvdr_inst/MAZE/p_0_in[15]
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/MAZE/sysclk
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[15]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.062    11.249    prvdr_inst/MAZE/vid_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 1.448ns (24.668%)  route 4.422ns (75.332%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    vga_dtg/MAZE/vid_addr_reg[11]_i_1_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.488 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.488    prvdr_inst/MAZE/p_0_in[14]
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/MAZE/sysclk
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[14]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.062    11.249    prvdr_inst/MAZE/vid_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 1.432ns (24.462%)  route 4.422ns (75.538%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.249 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.249    vga_dtg/MAZE/vid_addr_reg[11]_i_1_n_0
    SLICE_X68Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.472 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.472    prvdr_inst/MAZE/p_0_in[12]
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/MAZE/sysclk
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[12]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.062    11.249    prvdr_inst/MAZE/vid_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 1.429ns (24.424%)  route 4.422ns (75.576%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.469 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.469    prvdr_inst/MAZE/p_0_in[9]
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/MAZE/sysclk
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[9]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    11.249    prvdr_inst/MAZE/vid_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.408ns (24.151%)  route 4.422ns (75.849%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.448 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.448    prvdr_inst/MAZE/p_0_in[11]
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/MAZE/sysclk
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[11]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    11.249    prvdr_inst/MAZE/vid_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 vga_dtg/pixel_column_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.334ns (23.176%)  route 4.422ns (76.824%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.616     1.618    vga_dtg/disp_vga_clk
    SLICE_X49Y112        FDRE                                         r  vga_dtg/pixel_column_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  vga_dtg/pixel_column_reg[3]/Q
                         net (fo=62, routed)          4.421     6.495    vga_dtg/pixel_column[3]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.124     6.619 r  vga_dtg/MAZE/vid_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     6.619    vga_dtg/MAZE/vid_addr[3]_i_2_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.020 r  vga_dtg/MAZE/vid_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.021    vga_dtg/MAZE/vid_addr_reg[3]_i_1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.135 r  vga_dtg/MAZE/vid_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.135    vga_dtg/MAZE/vid_addr_reg[7]_i_1_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.374 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.374    prvdr_inst/MAZE/p_0_in[10]
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/MAZE/sysclk
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[10]/C
                         clock pessimism             -0.101    11.401    
                         clock uncertainty           -0.215    11.187    
    SLICE_X68Y101        FDRE (Setup_fdre_C_D)        0.062    11.249    prvdr_inst/MAZE/vid_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.249    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  3.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.251ns (20.668%)  route 0.963ns (79.332%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.563     0.565    vga_dtg/disp_vga_clk
    SLICE_X43Y109        FDRE                                         r  vga_dtg/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga_dtg/pixel_row_reg[3]/Q
                         net (fo=57, routed)          0.963     1.669    vga_dtg/pixel_row[3]
    SLICE_X68Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.779 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.779    prvdr_inst/MAZE/p_0_in[13]
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[13]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)         0.105     1.214    prvdr_inst/MAZE/vid_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.256ns (20.960%)  route 0.965ns (79.040%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.561     0.563    vga_dtg/disp_vga_clk
    SLICE_X47Y107        FDRE                                         r  vga_dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vga_dtg/pixel_row_reg[6]/Q
                         net (fo=40, routed)          0.965     1.669    vga_dtg/pixel_row[6]
    SLICE_X68Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.784 r  vga_dtg/MAZE/vid_addr_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.784    prvdr_inst/MAZE/p_0_in[16]
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.836     0.837    prvdr_inst/MAZE/sysclk
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[16]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.215     1.108    
    SLICE_X68Y103        FDRE (Hold_fdre_C_D)         0.105     1.213    prvdr_inst/MAZE/vid_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.249ns (20.205%)  route 0.983ns (79.795%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.563     0.565    vga_dtg/disp_vga_clk
    SLICE_X43Y109        FDRE                                         r  vga_dtg/pixel_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga_dtg/pixel_row_reg[1]/Q
                         net (fo=61, routed)          0.983     1.689    vga_dtg/pixel_row[1]
    SLICE_X68Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.797    prvdr_inst/MAZE/p_0_in[11]
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[11]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y101        FDRE (Hold_fdre_C_D)         0.105     1.214    prvdr_inst/MAZE/vid_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.292ns (23.550%)  route 0.948ns (76.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.561     0.563    vga_dtg/disp_vga_clk
    SLICE_X47Y107        FDRE                                         r  vga_dtg/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.128     0.691 r  vga_dtg/pixel_row_reg[7]/Q
                         net (fo=42, routed)          0.948     1.639    vga_dtg/pixel_row[7]
    SLICE_X68Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.164     1.803 r  vga_dtg/MAZE/vid_addr_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.803    prvdr_inst/MAZE/p_0_in[17]
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.836     0.837    prvdr_inst/MAZE/sysclk
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[17]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.215     1.108    
    SLICE_X68Y103        FDRE (Hold_fdre_C_D)         0.105     1.213    prvdr_inst/MAZE/vid_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.265ns (20.858%)  route 1.006ns (79.142%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.564     0.566    vga_dtg/disp_vga_clk
    SLICE_X44Y104        FDRE                                         r  vga_dtg/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga_dtg/pixel_column_reg[8]/Q
                         net (fo=42, routed)          1.006     1.712    vga_dtg/pixel_column[8]
    SLICE_X68Y101        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.836 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.836    prvdr_inst/MAZE/p_0_in[9]
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[9]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y101        FDRE (Hold_fdre_C_D)         0.105     1.214    prvdr_inst/MAZE/vid_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.256ns (19.915%)  route 1.029ns (80.085%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.564     0.566    vga_dtg/disp_vga_clk
    SLICE_X44Y104        FDRE                                         r  vga_dtg/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga_dtg/pixel_column_reg[8]/Q
                         net (fo=42, routed)          1.029     1.736    vga_dtg/pixel_column[8]
    SLICE_X68Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.781 r  vga_dtg/MAZE/vid_addr[11]_i_5/O
                         net (fo=1, routed)           0.000     1.781    vga_dtg/MAZE/vid_addr[11]_i_5_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.851 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    prvdr_inst/MAZE/p_0_in[8]
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[8]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y101        FDRE (Hold_fdre_C_D)         0.105     1.214    prvdr_inst/MAZE/vid_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_row_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.332ns (25.590%)  route 0.965ns (74.410%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.561     0.563    vga_dtg/disp_vga_clk
    SLICE_X47Y107        FDRE                                         r  vga_dtg/pixel_row_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  vga_dtg/pixel_row_reg[6]/Q
                         net (fo=40, routed)          0.965     1.669    vga_dtg/pixel_row[6]
    SLICE_X68Y103        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.860 r  vga_dtg/MAZE/vid_addr_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    prvdr_inst/MAZE/p_0_in[18]
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.836     0.837    prvdr_inst/MAZE/sysclk
    SLICE_X68Y103        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[18]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.215     1.108    
    SLICE_X68Y103        FDRE (Hold_fdre_C_D)         0.105     1.213    prvdr_inst/MAZE/vid_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.338ns (25.971%)  route 0.963ns (74.029%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.563     0.565    vga_dtg/disp_vga_clk
    SLICE_X43Y109        FDRE                                         r  vga_dtg/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga_dtg/pixel_row_reg[3]/Q
                         net (fo=57, routed)          0.963     1.669    vga_dtg/pixel_row[3]
    SLICE_X68Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     1.866 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    prvdr_inst/MAZE/p_0_in[14]
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[14]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)         0.105     1.214    prvdr_inst/MAZE/vid_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_column_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.298ns (22.861%)  route 1.006ns (77.139%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.564     0.566    vga_dtg/disp_vga_clk
    SLICE_X44Y104        FDRE                                         r  vga_dtg/pixel_column_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga_dtg/pixel_column_reg[8]/Q
                         net (fo=42, routed)          1.006     1.712    vga_dtg/pixel_column[8]
    SLICE_X68Y101        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.869 r  vga_dtg/MAZE/vid_addr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    prvdr_inst/MAZE/p_0_in[10]
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X68Y101        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[10]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y101        FDRE (Hold_fdre_C_D)         0.105     1.214    prvdr_inst/MAZE/vid_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 vga_dtg/pixel_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            prvdr_inst/MAZE/vid_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.358ns (27.092%)  route 0.963ns (72.908%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.563     0.565    vga_dtg/disp_vga_clk
    SLICE_X43Y109        FDRE                                         r  vga_dtg/pixel_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga_dtg/pixel_row_reg[3]/Q
                         net (fo=57, routed)          0.963     1.669    vga_dtg/pixel_row[3]
    SLICE_X68Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217     1.886 r  vga_dtg/MAZE/vid_addr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    prvdr_inst/MAZE/p_0_in[15]
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.837     0.839    prvdr_inst/MAZE/sysclk
    SLICE_X68Y102        FDRE                                         r  prvdr_inst/MAZE/vid_addr_reg[15]/C
                         clock pessimism              0.056     0.894    
                         clock uncertainty            0.215     1.109    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)         0.105     1.214    prvdr_inst/MAZE/vid_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.673    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/dth_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.890ns (23.745%)  route 2.858ns (76.255%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     5.507 f  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          1.363     6.870    kbrd/Plyr_motion_ctl[2]
    SLICE_X64Y98         LUT5 (Prop_lut5_I1_O)        0.124     6.994 r  kbrd/dth_i_5/O
                         net (fo=2, routed)           1.152     8.146    prvdr_inst/prvdr_pb_if/dth023_out
    SLICE_X62Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.270 r  prvdr_inst/prvdr_pb_if/dth_i_6/O
                         net (fo=1, routed)           0.343     8.613    prvdr_inst/prvdr_pb_if/dth3_out
    SLICE_X63Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.737 r  prvdr_inst/prvdr_pb_if/dth_i_1/O
                         net (fo=1, routed)           0.000     8.737    prvdr_inst/prvdr_pb_if_n_238
    SLICE_X63Y105        FDRE                                         r  prvdr_inst/dth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.498    11.501    prvdr_inst/sysclk
    SLICE_X63Y105        FDRE                                         r  prvdr_inst/dth_reg/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.173    11.328    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.029    11.357    prvdr_inst/dth_reg
  -------------------------------------------------------------------
                         required time                         11.357    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.903ns (31.836%)  route 1.933ns (68.164%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478     5.467 r  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          1.338     6.805    opp_mvmnt/Plyr_motion_ctl[1]
    SLICE_X65Y103        LUT6 (Prop_lut6_I5_O)        0.301     7.106 r  opp_mvmnt/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.595     7.701    prvdr_inst/prvdr_pb_if/motion_opp_3_reg[1]
    SLICE_X71Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.825 r  prvdr_inst/prvdr_pb_if/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     7.825    prvdr_inst/prvdr_pb_if/DataOut[1]_i_1_n_0
    SLICE_X71Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X71Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/DataOut_reg[1]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.173    11.330    
    SLICE_X71Y100        FDRE (Setup_fdre_C_D)        0.032    11.362    prvdr_inst/prvdr_pb_if/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         11.362    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.766ns (27.227%)  route 2.047ns (72.773%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     5.507 r  kbrd/plyr_mot_reg[0]/Q
                         net (fo=13, routed)          1.573     7.079    opp_mvmnt/Plyr_motion_ctl[0]
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.124     7.203 r  opp_mvmnt/DataOut[0]_i_2/O
                         net (fo=1, routed)           0.475     7.678    prvdr_inst/prvdr_pb_if/motion_opp_3_reg[0]
    SLICE_X71Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.802 r  prvdr_inst/prvdr_pb_if/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     7.802    prvdr_inst/prvdr_pb_if/DataOut[0]_i_1_n_0
    SLICE_X71Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.500    11.503    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X71Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/DataOut_reg[0]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.173    11.330    
    SLICE_X71Y100        FDRE (Setup_fdre_C_D)        0.031    11.361    prvdr_inst/prvdr_pb_if/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         11.361    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  3.559    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.766ns (30.075%)  route 1.781ns (69.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     5.507 r  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          1.271     6.777    opp_mvmnt/Plyr_motion_ctl[2]
    SLICE_X65Y103        LUT6 (Prop_lut6_I5_O)        0.124     6.901 r  opp_mvmnt/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.510     7.412    prvdr_inst/PROVIDERCPU/motion_opp_3_reg[2]
    SLICE_X66Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.536 r  prvdr_inst/PROVIDERCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     7.536    prvdr_inst/prvdr_pb_if/MapY_reg[7]_0[0]
    SLICE_X66Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.510    11.513    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X66Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/DataOut_reg[2]/C
                         clock pessimism              0.000    11.513    
                         clock uncertainty           -0.173    11.340    
    SLICE_X66Y99         FDRE (Setup_fdre_C_D)        0.077    11.417    prvdr_inst/prvdr_pb_if/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.779ns (45.592%)  route 0.930ns (54.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478     5.467 r  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          0.930     6.396    kbrd/Plyr_motion_ctl[1]
    SLICE_X63Y98         LUT3 (Prop_lut3_I1_O)        0.301     6.697 r  kbrd/seg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.697    SSB/Digit4/plyr_mot_reg[0][0]
    SLICE_X63Y98         FDRE                                         r  SSB/Digit4/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.509    11.512    SSB/Digit4/sysclk
    SLICE_X63Y98         FDRE                                         r  SSB/Digit4/seg_reg[2]/C
                         clock pessimism              0.000    11.512    
                         clock uncertainty           -0.173    11.339    
    SLICE_X63Y98         FDRE (Setup_fdre_C_D)        0.029    11.368    SSB/Digit4/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.368    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/plyr_blnk_flg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.805ns (46.407%)  route 0.930ns (53.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 11.512 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478     5.467 f  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          0.930     6.396    kbrd/Plyr_motion_ctl[1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I2_O)        0.327     6.723 r  kbrd/plyr_blnk_flg_i_1/O
                         net (fo=1, routed)           0.000     6.723    prvdr_inst/pbtn_db_reg[0]
    SLICE_X63Y98         FDRE                                         r  prvdr_inst/plyr_blnk_flg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.509    11.512    prvdr_inst/sysclk
    SLICE_X63Y98         FDRE                                         r  prvdr_inst/plyr_blnk_flg_reg/C
                         clock pessimism              0.000    11.512    
                         clock uncertainty           -0.173    11.339    
    SLICE_X63Y98         FDRE (Setup_fdre_C_D)        0.075    11.414    prvdr_inst/plyr_blnk_flg_reg
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.779ns (47.148%)  route 0.873ns (52.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 11.509 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478     5.467 r  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          0.873     6.340    SSB/Digit4/Plyr_motion_ctl[1]
    SLICE_X60Y94         LUT3 (Prop_lut3_I1_O)        0.301     6.641 r  SSB/Digit4/seg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.641    SSB/Digit4/seg[1]_i_1__0_n_0
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.506    11.509    SSB/Digit4/sysclk
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[1]/C
                         clock pessimism              0.000    11.509    
                         clock uncertainty           -0.173    11.336    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.081    11.417    SSB/Digit4/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.807ns (48.029%)  route 0.873ns (51.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 11.509 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478     5.467 r  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          0.873     6.340    SSB/Digit4/Plyr_motion_ctl[1]
    SLICE_X60Y94         LUT3 (Prop_lut3_I1_O)        0.329     6.669 r  SSB/Digit4/seg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.669    SSB/Digit4/seg[5]_i_1__0_n_0
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.506    11.509    SSB/Digit4/sysclk
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[5]/C
                         clock pessimism              0.000    11.509    
                         clock uncertainty           -0.173    11.336    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.118    11.454    SSB/Digit4/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.642ns (40.088%)  route 0.959ns (59.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 11.509 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     5.507 r  kbrd/plyr_mot_reg[0]/Q
                         net (fo=13, routed)          0.959     6.466    SSB/Digit4/Plyr_motion_ctl[0]
    SLICE_X60Y94         LUT3 (Prop_lut3_I1_O)        0.124     6.590 r  SSB/Digit4/seg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.590    SSB/Digit4/seg[3]_i_1__0_n_0
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.506    11.509    SSB/Digit4/sysclk
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[3]/C
                         clock pessimism              0.000    11.509    
                         clock uncertainty           -0.173    11.336    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.079    11.415    SSB/Digit4/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.671ns (41.154%)  route 0.959ns (58.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 11.509 - 10.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630     4.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     5.507 r  kbrd/plyr_mot_reg[0]/Q
                         net (fo=13, routed)          0.959     6.466    SSB/Digit4/Plyr_motion_ctl[0]
    SLICE_X60Y94         LUT3 (Prop_lut3_I2_O)        0.153     6.619 r  SSB/Digit4/seg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.619    SSB/Digit4/seg[4]_i_1__0_n_0
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    11.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.506    11.509    SSB/Digit4/sysclk
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[4]/C
                         clock pessimism              0.000    11.509    
                         clock uncertainty           -0.173    11.336    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.118    11.454    SSB/Digit4/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         11.454    
                         arrival time                          -6.619    
  -------------------------------------------------------------------
                         slack                                  4.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.210ns (50.871%)  route 0.203ns (49.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.203     1.766    SSB/Digit4/Plyr_motion_ctl[2]
    SLICE_X59Y95         LUT3 (Prop_lut3_I1_O)        0.046     1.812 r  SSB/Digit4/seg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    SSB/Digit4/seg[6]_i_1__0_n_0
    SLICE_X59Y95         FDRE                                         r  SSB/Digit4/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.835     0.837    SSB/Digit4/sysclk
    SLICE_X59Y95         FDRE                                         r  SSB/Digit4/seg_reg[6]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X59Y95         FDRE (Hold_fdre_C_D)         0.107     1.117    SSB/Digit4/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.752%)  route 0.203ns (49.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.203     1.766    SSB/Digit4/Plyr_motion_ctl[2]
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.811 r  SSB/Digit4/seg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    SSB/Digit4/seg[0]_i_1__0_n_0
    SLICE_X59Y95         FDRE                                         r  SSB/Digit4/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.835     0.837    SSB/Digit4/sysclk
    SLICE_X59Y95         FDRE                                         r  SSB/Digit4/seg_reg[0]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X59Y95         FDRE (Hold_fdre_C_D)         0.091     1.101    SSB/Digit4/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.251ns (54.420%)  route 0.210ns (45.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.148     1.547 f  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          0.210     1.758    SSB/Digit4/Plyr_motion_ctl[1]
    SLICE_X60Y94         LUT3 (Prop_lut3_I0_O)        0.103     1.861 r  SSB/Digit4/seg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    SSB/Digit4/seg[4]_i_1__0_n_0
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.835     0.837    SSB/Digit4/sysclk
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[4]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.131     1.141    SSB/Digit4/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.207ns (44.610%)  route 0.257ns (55.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.257     1.820    SSB/Digit4/Plyr_motion_ctl[2]
    SLICE_X60Y94         LUT3 (Prop_lut3_I0_O)        0.043     1.863 r  SSB/Digit4/seg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    SSB/Digit4/seg[5]_i_1__0_n_0
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.835     0.837    SSB/Digit4/sysclk
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[5]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.131     1.141    SSB/Digit4/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.247ns (54.021%)  route 0.210ns (45.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.148     1.547 r  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          0.210     1.758    SSB/Digit4/Plyr_motion_ctl[1]
    SLICE_X60Y94         LUT3 (Prop_lut3_I2_O)        0.099     1.857 r  SSB/Digit4/seg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    SSB/Digit4/seg[3]_i_1__0_n_0
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.835     0.837    SSB/Digit4/sysclk
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[3]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.121     1.131    SSB/Digit4/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.847%)  route 0.257ns (55.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.257     1.820    SSB/Digit4/Plyr_motion_ctl[2]
    SLICE_X60Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  SSB/Digit4/seg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    SSB/Digit4/seg[1]_i_1__0_n_0
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.835     0.837    SSB/Digit4/sysclk
    SLICE_X60Y94         FDRE                                         r  SSB/Digit4/seg_reg[1]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.173     1.010    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.121     1.131    SSB/Digit4/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/plyr_blnk_flg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.212ns (39.012%)  route 0.331ns (60.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.331     1.895    kbrd/Plyr_motion_ctl[2]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.048     1.943 r  kbrd/plyr_blnk_flg_i_1/O
                         net (fo=1, routed)           0.000     1.943    prvdr_inst/pbtn_db_reg[0]
    SLICE_X63Y98         FDRE                                         r  prvdr_inst/plyr_blnk_flg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.838     0.840    prvdr_inst/sysclk
    SLICE_X63Y98         FDRE                                         r  prvdr_inst/plyr_blnk_flg_reg/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.173     1.013    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.107     1.120    prvdr_inst/plyr_blnk_flg_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit4/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.674%)  route 0.331ns (61.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.331     1.895    kbrd/Plyr_motion_ctl[2]
    SLICE_X63Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.940 r  kbrd/seg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.940    SSB/Digit4/plyr_mot_reg[0][0]
    SLICE_X63Y98         FDRE                                         r  SSB/Digit4/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.838     0.840    SSB/Digit4/sysclk
    SLICE_X63Y98         FDRE                                         r  SSB/Digit4/seg_reg[2]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.173     1.013    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.091     1.104    SSB/Digit4/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 opp_mvmnt/player_death_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/dth_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.231ns (28.089%)  route 0.591ns (71.911%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.569     1.402    opp_mvmnt/clk_BUFG
    SLICE_X64Y98         FDRE                                         r  opp_mvmnt/player_death_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  opp_mvmnt/player_death_reg/Q
                         net (fo=1, routed)           0.162     1.705    kbrd/dthgen
    SLICE_X64Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.750 r  kbrd/dth_i_5/O
                         net (fo=2, routed)           0.430     2.180    prvdr_inst/prvdr_pb_if/dth023_out
    SLICE_X63Y105        LUT6 (Prop_lut6_I3_O)        0.045     2.225 r  prvdr_inst/prvdr_pb_if/dth_i_1/O
                         net (fo=1, routed)           0.000     2.225    prvdr_inst/prvdr_pb_if_n_238
    SLICE_X63Y105        FDRE                                         r  prvdr_inst/dth_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.834     0.836    prvdr_inst/sysclk
    SLICE_X63Y105        FDRE                                         r  prvdr_inst/dth_reg/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.173     1.009    
    SLICE_X63Y105        FDRE (Hold_fdre_C_D)         0.091     1.100    prvdr_inst/dth_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prvdr_inst/prvdr_pb_if/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.254ns (25.174%)  route 0.755ns (74.826%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.558     2.121    opp_mvmnt/Plyr_motion_ctl[2]
    SLICE_X65Y103        LUT6 (Prop_lut6_I5_O)        0.045     2.166 r  opp_mvmnt/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.197     2.363    prvdr_inst/PROVIDERCPU/motion_opp_3_reg[2]
    SLICE_X66Y99         LUT6 (Prop_lut6_I5_O)        0.045     2.408 r  prvdr_inst/PROVIDERCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     2.408    prvdr_inst/prvdr_pb_if/MapY_reg[7]_0[0]
    SLICE_X66Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.839     0.841    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X66Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/DataOut_reg[2]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.173     1.014    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.120     1.134    prvdr_inst/prvdr_pb_if/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  1.275    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clrzr/COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        7.106ns  (logic 2.336ns (32.874%)  route 4.770ns (67.126%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 31.644 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.642    31.644    prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    32.672 r  prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    32.738    prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/CASCADEINB
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    33.163 r  prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.924    35.087    prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_7[0]
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.124    35.211 r  prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    35.211    prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X72Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    35.423 r  prvdr_inst/MAZE/MAP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=6, routed)           1.225    36.647    icon/vid_pixel_out[1]
    SLICE_X43Y112        LUT6 (Prop_lut6_I5_O)        0.299    36.946 r  icon/COLOR[8]_i_5/O
                         net (fo=1, routed)           1.135    38.081    icon/COLOR[8]_i_5_n_0
    SLICE_X64Y115        LUT6 (Prop_lut6_I3_O)        0.124    38.205 r  icon/COLOR[8]_i_2/O
                         net (fo=1, routed)           0.421    38.626    icon/COLOR[8]_i_2_n_0
    SLICE_X64Y116        LUT5 (Prop_lut5_I0_O)        0.124    38.750 r  icon/COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    38.750    clrzr/D[3]
    SLICE_X64Y116        FDRE                                         r  clrzr/COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.492    41.495    clrzr/disp_vga_clk
    SLICE_X64Y116        FDRE                                         r  clrzr/COLOR_reg[8]/C
                         clock pessimism             -0.101    41.393    
                         clock uncertainty           -0.215    41.179    
    SLICE_X64Y116        FDRE (Setup_fdre_C_D)        0.031    41.210    clrzr/COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         41.210    
                         arrival time                         -38.750    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.436ns  (logic 1.580ns (24.548%)  route 4.856ns (75.452%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.708    38.063    icon/SR[0]
    SLICE_X62Y115        FDRE                                         r  icon/pixel_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.492    41.495    icon/disp_vga_clk
    SLICE_X62Y115        FDRE                                         r  icon/pixel_address_reg[9]/C
                         clock pessimism             -0.101    41.393    
                         clock uncertainty           -0.215    41.179    
    SLICE_X62Y115        FDRE (Setup_fdre_C_R)       -0.524    40.655    icon/pixel_address_reg[9]
  -------------------------------------------------------------------
                         required time                         40.655    
                         arrival time                         -38.063    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.301ns  (logic 1.580ns (25.076%)  route 4.721ns (74.924%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.572    37.927    icon/SR[0]
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[0]/C
                         clock pessimism             -0.101    41.394    
                         clock uncertainty           -0.215    41.180    
    SLICE_X62Y113        FDRE (Setup_fdre_C_R)       -0.524    40.656    icon/pixel_address_reg[0]
  -------------------------------------------------------------------
                         required time                         40.656    
                         arrival time                         -37.927    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.301ns  (logic 1.580ns (25.076%)  route 4.721ns (74.924%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.572    37.927    icon/SR[0]
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[1]/C
                         clock pessimism             -0.101    41.394    
                         clock uncertainty           -0.215    41.180    
    SLICE_X62Y113        FDRE (Setup_fdre_C_R)       -0.524    40.656    icon/pixel_address_reg[1]
  -------------------------------------------------------------------
                         required time                         40.656    
                         arrival time                         -37.927    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.301ns  (logic 1.580ns (25.076%)  route 4.721ns (74.924%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.572    37.927    icon/SR[0]
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[2]/C
                         clock pessimism             -0.101    41.394    
                         clock uncertainty           -0.215    41.180    
    SLICE_X62Y113        FDRE (Setup_fdre_C_R)       -0.524    40.656    icon/pixel_address_reg[2]
  -------------------------------------------------------------------
                         required time                         40.656    
                         arrival time                         -37.927    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.301ns  (logic 1.580ns (25.076%)  route 4.721ns (74.924%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.572    37.927    icon/SR[0]
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[3]/C
                         clock pessimism             -0.101    41.394    
                         clock uncertainty           -0.215    41.180    
    SLICE_X62Y113        FDRE (Setup_fdre_C_R)       -0.524    40.656    icon/pixel_address_reg[3]
  -------------------------------------------------------------------
                         required time                         40.656    
                         arrival time                         -37.927    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.301ns  (logic 1.580ns (25.076%)  route 4.721ns (74.924%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.572    37.927    icon/SR[0]
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[4]/C
                         clock pessimism             -0.101    41.394    
                         clock uncertainty           -0.215    41.180    
    SLICE_X62Y113        FDRE (Setup_fdre_C_R)       -0.524    40.656    icon/pixel_address_reg[4]
  -------------------------------------------------------------------
                         required time                         40.656    
                         arrival time                         -37.927    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.301ns  (logic 1.580ns (25.076%)  route 4.721ns (74.924%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.572    37.927    icon/SR[0]
    SLICE_X63Y113        FDRE                                         r  icon/pixel_address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X63Y113        FDRE                                         r  icon/pixel_address_reg[5]/C
                         clock pessimism             -0.101    41.394    
                         clock uncertainty           -0.215    41.180    
    SLICE_X63Y113        FDRE (Setup_fdre_C_R)       -0.429    40.751    icon/pixel_address_reg[5]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                         -37.927    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.301ns  (logic 1.580ns (25.076%)  route 4.721ns (74.924%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.572    37.927    icon/SR[0]
    SLICE_X63Y113        FDRE                                         r  icon/pixel_address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X63Y113        FDRE                                         r  icon/pixel_address_reg[6]/C
                         clock pessimism             -0.101    41.394    
                         clock uncertainty           -0.215    41.180    
    SLICE_X63Y113        FDRE (Setup_fdre_C_R)       -0.429    40.751    icon/pixel_address_reg[6]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                         -37.927    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.301ns  (logic 1.580ns (25.076%)  route 4.721ns (74.924%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.626ns = ( 31.626 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809    31.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    27.888 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    29.906    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    30.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.624    31.626    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    32.082 f  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[1]/Q
                         net (fo=31, routed)          1.496    33.578    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][1]
    SLICE_X63Y109        LUT3 (Prop_lut3_I1_O)        0.124    33.702 f  prvdr_inst/prvdr_pb_if/dth_i_29/O
                         net (fo=6, routed)           0.750    34.452    prvdr_inst/prvdr_pb_if/dth_i_29_n_0
    SLICE_X60Y105        LUT5 (Prop_lut5_I2_O)        0.124    34.576 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42/O
                         net (fo=2, routed)           0.552    35.128    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_42_n_0
    SLICE_X60Y105        LUT6 (Prop_lut6_I2_O)        0.124    35.252 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13/O
                         net (fo=1, routed)           0.606    35.858    prvdr_inst/prvdr_pb_if/pixel_address[9]_i_13_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    36.237 f  prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_i_4/CO[0]
                         net (fo=2, routed)           0.745    36.982    prvdr_inst/prvdr_pb_if/pixel_address_reg[9]_0[0]
    SLICE_X62Y112        LUT5 (Prop_lut5_I3_O)        0.373    37.355 r  prvdr_inst/prvdr_pb_if/pixel_address[9]_i_1/O
                         net (fo=10, routed)          0.572    37.927    icon/SR[0]
    SLICE_X63Y113        FDRE                                         r  icon/pixel_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X63Y113        FDRE                                         r  icon/pixel_address_reg[7]/C
                         clock pessimism             -0.101    41.394    
                         clock uncertainty           -0.215    41.180    
    SLICE_X63Y113        FDRE (Setup_fdre_C_R)       -0.429    40.751    icon/pixel_address_reg[7]
  -------------------------------------------------------------------
                         required time                         40.751    
                         arrival time                         -37.927    
  -------------------------------------------------------------------
                         slack                                  2.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/opnt1_locX_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.654%)  route 0.615ns (81.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.561     0.563    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[9]/Q
                         net (fo=7, routed)           0.615     1.319    icon/Opnt1LocX_reg[9][9]
    SLICE_X49Y103        FDRE                                         r  icon/opnt1_locX_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.832     0.834    icon/disp_vga_clk
    SLICE_X49Y103        FDRE                                         r  icon/opnt1_locX_reg_reg[9]/C
                         clock pessimism              0.056     0.890    
                         clock uncertainty            0.215     1.105    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.055     1.160    icon/opnt1_locX_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrLocX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.201%)  route 0.623ns (74.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.561     0.563    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X50Y103        FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     0.727 r  prvdr_inst/prvdr_pb_if/PlyrLocX_reg[0]/Q
                         net (fo=32, routed)          0.623     1.350    prvdr_inst/prvdr_pb_if/locX_player_intreg_reg[9][0]
    SLICE_X63Y109        LUT4 (Prop_lut4_I3_O)        0.046     1.396 r  prvdr_inst/prvdr_pb_if/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.396    icon/PlyrLocX_reg[4][1]
    SLICE_X63Y109        FDRE                                         r  icon/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.833     0.835    icon/disp_vga_clk
    SLICE_X63Y109        FDRE                                         r  icon/x_reg[1]/C
                         clock pessimism              0.056     0.891    
                         clock uncertainty            0.215     1.106    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.105     1.211    icon/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/x1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.187ns (22.217%)  route 0.655ns (77.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.561     0.563    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X52Y101        FDSE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDSE (Prop_fdse_C_Q)         0.141     0.704 r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[4]/Q
                         net (fo=9, routed)           0.655     1.358    prvdr_inst/prvdr_pb_if/locX_opp_1_intreg_reg[9][4]
    SLICE_X53Y104        LUT5 (Prop_lut5_I3_O)        0.046     1.404 r  prvdr_inst/prvdr_pb_if/x1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.404    icon/Opnt1LocX_reg[3][4]
    SLICE_X53Y104        FDRE                                         r  icon/x1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.829     0.831    icon/disp_vga_clk
    SLICE_X53Y104        FDRE                                         r  icon/x1_reg[4]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.215     1.102    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.107     1.209    icon/x1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt3LocY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/y3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.187ns (22.106%)  route 0.659ns (77.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.563     0.565    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X71Y107        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt3LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  prvdr_inst/prvdr_pb_if/Opnt3LocY_reg[3]/Q
                         net (fo=12, routed)          0.659     1.365    prvdr_inst/prvdr_pb_if/locY_opp_3_intreg_reg[8][3]
    SLICE_X64Y112        LUT5 (Prop_lut5_I2_O)        0.046     1.411 r  prvdr_inst/prvdr_pb_if/y3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.411    icon/Opnt3LocY_reg[4][4]
    SLICE_X64Y112        FDRE                                         r  icon/y3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.832     0.834    icon/disp_vga_clk
    SLICE_X64Y112        FDRE                                         r  icon/y3_reg[4]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X64Y112        FDRE (Hold_fdre_C_D)         0.107     1.211    icon/y3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt3LocY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/y3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.014%)  route 0.659ns (77.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.563     0.565    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X71Y107        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt3LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  prvdr_inst/prvdr_pb_if/Opnt3LocY_reg[3]/Q
                         net (fo=12, routed)          0.659     1.365    prvdr_inst/prvdr_pb_if/locY_opp_3_intreg_reg[8][3]
    SLICE_X64Y112        LUT3 (Prop_lut3_I0_O)        0.045     1.410 r  prvdr_inst/prvdr_pb_if/y3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.410    icon/Opnt3LocY_reg[4][3]
    SLICE_X64Y112        FDRE                                         r  icon/y3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.832     0.834    icon/disp_vga_clk
    SLICE_X64Y112        FDRE                                         r  icon/y3_reg[3]/C
                         clock pessimism              0.056     0.889    
                         clock uncertainty            0.215     1.104    
    SLICE_X64Y112        FDRE (Hold_fdre_C_D)         0.091     1.195    icon/y3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/opnt1_locX_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.141ns (17.028%)  route 0.687ns (82.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.561     0.563    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[8]/Q
                         net (fo=7, routed)           0.687     1.391    icon/Opnt1LocX_reg[9][8]
    SLICE_X49Y103        FDRE                                         r  icon/opnt1_locX_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.832     0.834    icon/disp_vga_clk
    SLICE_X49Y103        FDRE                                         r  icon/opnt1_locX_reg_reg[8]/C
                         clock pessimism              0.056     0.890    
                         clock uncertainty            0.215     1.105    
    SLICE_X49Y103        FDRE (Hold_fdre_C_D)         0.070     1.175    icon/opnt1_locX_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.186ns (21.903%)  route 0.663ns (78.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.561     0.563    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y100        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  prvdr_inst/prvdr_pb_if/Opnt1LocX_reg[2]/Q
                         net (fo=12, routed)          0.663     1.367    vga_dtg/Opnt1LocX_reg[2][2]
    SLICE_X53Y104        LUT6 (Prop_lut6_I4_O)        0.045     1.412 r  vga_dtg/x1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.412    icon/Opnt1LocX_reg[3][2]
    SLICE_X53Y104        FDRE                                         r  icon/x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.829     0.831    icon/disp_vga_clk
    SLICE_X53Y104        FDRE                                         r  icon/x1_reg[2]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.215     1.102    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.092     1.194    icon/x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt2LocX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/opnt2_locX_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.914%)  route 0.693ns (83.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.561     0.563    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X53Y102        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt2LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  prvdr_inst/prvdr_pb_if/Opnt2LocX_reg[5]/Q
                         net (fo=7, routed)           0.693     1.396    icon/Opnt2LocX_reg[9][5]
    SLICE_X53Y104        FDRE                                         r  icon/opnt2_locX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.829     0.831    icon/disp_vga_clk
    SLICE_X53Y104        FDRE                                         r  icon/opnt2_locX_reg_reg[5]/C
                         clock pessimism              0.056     0.887    
                         clock uncertainty            0.215     1.102    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.076     1.178    icon/opnt2_locX_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt3LocX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/x3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.185ns (20.733%)  route 0.707ns (79.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.565     0.567    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X71Y102        FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt3LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.708 r  prvdr_inst/prvdr_pb_if/Opnt3LocX_reg[4]/Q
                         net (fo=11, routed)          0.707     1.415    prvdr_inst/prvdr_pb_if/locX_opp_3_intreg_reg[9][4]
    SLICE_X66Y104        LUT5 (Prop_lut5_I0_O)        0.044     1.459 r  prvdr_inst/prvdr_pb_if/x3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.459    icon/Opnt3LocX_reg[4][4]
    SLICE_X66Y104        FDRE                                         r  icon/x3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.836     0.837    icon/disp_vga_clk
    SLICE_X66Y104        FDRE                                         r  icon/x3_reg[4]/C
                         clock pessimism              0.056     0.893    
                         clock uncertainty            0.215     1.108    
    SLICE_X66Y104        FDRE (Hold_fdre_C_D)         0.131     1.239    icon/x3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/Opnt2LocX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/opnt2_locX_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.164ns (19.732%)  route 0.667ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.565     0.567    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X58Y99         FDRE                                         r  prvdr_inst/prvdr_pb_if/Opnt2LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  prvdr_inst/prvdr_pb_if/Opnt2LocX_reg[4]/Q
                         net (fo=9, routed)           0.667     1.398    icon/Opnt2LocX_reg[9][4]
    SLICE_X57Y104        FDRE                                         r  icon/opnt2_locX_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.831     0.832    icon/disp_vga_clk
    SLICE_X57Y104        FDRE                                         r  icon/opnt2_locX_reg_reg[4]/C
                         clock pessimism              0.056     0.888    
                         clock uncertainty            0.215     1.103    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.070     1.173    icon/opnt2_locX_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.799ns  (logic 0.903ns (23.769%)  route 2.896ns (76.231%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630    34.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478    35.467 r  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          1.342    36.809    kbrd/Plyr_motion_ctl[1]
    SLICE_X62Y104        LUT4 (Prop_lut4_I1_O)        0.301    37.110 r  kbrd/icon[1]_i_3/O
                         net (fo=2, routed)           1.554    38.664    icon/tgl_icn_reg_1
    SLICE_X62Y118        LUT6 (Prop_lut6_I1_O)        0.124    38.788 r  icon/0]_i_1/O
                         net (fo=1, routed)           0.000    38.788    icon/0]_i_1_n_0
    SLICE_X62Y118        FDRE                                         r  icon/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.488    41.491    icon/disp_vga_clk
    SLICE_X62Y118        FDRE                                         r  icon/icon_reg[0]/C
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.193    41.298    
    SLICE_X62Y118        FDRE (Setup_fdre_C_D)        0.077    41.375    icon/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         41.375    
                         arrival time                         -38.788    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.789ns  (logic 0.903ns (23.831%)  route 2.886ns (76.169%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630    34.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478    35.467 r  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          1.342    36.809    kbrd/Plyr_motion_ctl[1]
    SLICE_X62Y104        LUT4 (Prop_lut4_I1_O)        0.301    37.110 r  kbrd/icon[1]_i_3/O
                         net (fo=2, routed)           1.544    38.654    icon/tgl_icn_reg_1
    SLICE_X62Y118        LUT6 (Prop_lut6_I1_O)        0.124    38.778 r  icon/1]_i_2/O
                         net (fo=1, routed)           0.000    38.778    icon/1]_i_2_n_0
    SLICE_X62Y118        FDRE                                         r  icon/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.488    41.491    icon/disp_vga_clk
    SLICE_X62Y118        FDRE                                         r  icon/icon_reg[1]/C
                         clock pessimism              0.000    41.491    
                         clock uncertainty           -0.193    41.298    
    SLICE_X62Y118        FDRE (Setup_fdre_C_D)        0.081    41.379    icon/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         41.379    
                         arrival time                         -38.778    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             3.013ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.382ns  (logic 0.903ns (26.702%)  route 2.479ns (73.298%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630    34.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478    35.467 f  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          1.292    36.758    kbrd/Plyr_motion_ctl[1]
    SLICE_X62Y104        LUT6 (Prop_lut6_I0_O)        0.301    37.059 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           1.187    38.247    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.124    38.371 r  icon/pixel_address[1]_i_1/O
                         net (fo=1, routed)           0.000    38.371    icon/pixel_address[1]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[1]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.193    41.303    
    SLICE_X62Y113        FDRE (Setup_fdre_C_D)        0.081    41.384    icon/pixel_address_reg[1]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                         -38.371    
  -------------------------------------------------------------------
                         slack                                  3.013    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.371ns  (logic 0.903ns (26.789%)  route 2.468ns (73.211%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630    34.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478    35.467 f  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          1.292    36.758    kbrd/Plyr_motion_ctl[1]
    SLICE_X62Y104        LUT6 (Prop_lut6_I0_O)        0.301    37.059 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           1.176    38.236    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.124    38.360 r  icon/pixel_address[0]_i_1/O
                         net (fo=1, routed)           0.000    38.360    icon/pixel_address[0]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[0]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.193    41.303    
    SLICE_X62Y113        FDRE (Setup_fdre_C_D)        0.077    41.380    icon/pixel_address_reg[0]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                         -38.360    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.375ns  (logic 0.896ns (26.550%)  route 2.479ns (73.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630    34.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478    35.467 f  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          1.292    36.758    kbrd/Plyr_motion_ctl[1]
    SLICE_X62Y104        LUT6 (Prop_lut6_I0_O)        0.301    37.059 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           1.187    38.247    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.117    38.364 r  icon/pixel_address[3]_i_1/O
                         net (fo=1, routed)           0.000    38.364    icon/pixel_address[3]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[3]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.193    41.303    
    SLICE_X62Y113        FDRE (Setup_fdre_C_D)        0.118    41.421    icon/pixel_address_reg[3]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                         -38.363    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.363ns  (logic 0.895ns (26.615%)  route 2.468ns (73.385%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630    34.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478    35.467 f  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          1.292    36.758    kbrd/Plyr_motion_ctl[1]
    SLICE_X62Y104        LUT6 (Prop_lut6_I0_O)        0.301    37.059 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           1.176    38.236    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.116    38.352 r  icon/pixel_address[4]_i_1/O
                         net (fo=1, routed)           0.000    38.352    icon/pixel_address[4]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[4]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.193    41.303    
    SLICE_X62Y113        FDRE (Setup_fdre_C_D)        0.118    41.421    icon/pixel_address_reg[4]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                         -38.352    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 kbrd/plyr_mot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.181ns  (logic 0.903ns (28.383%)  route 2.278ns (71.617%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    33.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.630    34.989    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.478    35.467 f  kbrd/plyr_mot_reg[1]/Q
                         net (fo=13, routed)          1.292    36.758    kbrd/Plyr_motion_ctl[1]
    SLICE_X62Y104        LUT6 (Prop_lut6_I0_O)        0.301    37.059 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           0.987    38.046    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.124    38.170 r  icon/pixel_address[2]_i_1/O
                         net (fo=1, routed)           0.000    38.170    icon/pixel_address[2]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683    41.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         1.493    41.496    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[2]/C
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.193    41.303    
    SLICE_X62Y113        FDRE (Setup_fdre_C_D)        0.079    41.382    icon/pixel_address_reg[2]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                         -38.170    
  -------------------------------------------------------------------
                         slack                                  3.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.334ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.323ns (30.012%)  route 0.753ns (69.988%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.428     1.991    kbrd/Plyr_motion_ctl[2]
    SLICE_X62Y104        LUT4 (Prop_lut4_I3_O)        0.048     2.039 r  kbrd/icon[1]_i_4/O
                         net (fo=2, routed)           0.325     2.365    icon/PlyrOrnt_reg[1]
    SLICE_X62Y118        LUT6 (Prop_lut6_I3_O)        0.111     2.476 r  icon/1]_i_2/O
                         net (fo=1, routed)           0.000     2.476    icon/1]_i_2_n_0
    SLICE_X62Y118        FDRE                                         r  icon/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.825     0.827    icon/disp_vga_clk
    SLICE_X62Y118        FDRE                                         r  icon/icon_reg[1]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.193     1.021    
    SLICE_X62Y118        FDRE (Hold_fdre_C_D)         0.121     1.142    icon/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.323ns (29.956%)  route 0.755ns (70.044%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 r  kbrd/plyr_mot_reg[2]/Q
                         net (fo=13, routed)          0.428     1.991    kbrd/Plyr_motion_ctl[2]
    SLICE_X62Y104        LUT4 (Prop_lut4_I3_O)        0.048     2.039 r  kbrd/icon[1]_i_4/O
                         net (fo=2, routed)           0.327     2.367    icon/PlyrOrnt_reg[1]
    SLICE_X62Y118        LUT6 (Prop_lut6_I3_O)        0.111     2.478 r  icon/0]_i_1/O
                         net (fo=1, routed)           0.000     2.478    icon/0]_i_1_n_0
    SLICE_X62Y118        FDRE                                         r  icon/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.825     0.827    icon/disp_vga_clk
    SLICE_X62Y118        FDRE                                         r  icon/icon_reg[0]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.193     1.021    
    SLICE_X62Y118        FDRE (Hold_fdre_C_D)         0.120     1.141    icon/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.254ns (21.688%)  route 0.917ns (78.312%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  kbrd/plyr_mot_reg[0]/Q
                         net (fo=13, routed)          0.535     2.099    kbrd/Plyr_motion_ctl[0]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           0.382     2.525    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.570 r  icon/pixel_address[2]_i_1/O
                         net (fo=1, routed)           0.000     2.570    icon/pixel_address[2]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.829     0.831    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.193     1.025    
    SLICE_X62Y113        FDRE (Hold_fdre_C_D)         0.121     1.146    icon/pixel_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.257ns (20.700%)  route 0.985ns (79.300%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  kbrd/plyr_mot_reg[0]/Q
                         net (fo=13, routed)          0.535     2.099    kbrd/Plyr_motion_ctl[0]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           0.449     2.593    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.048     2.641 r  icon/pixel_address[4]_i_1/O
                         net (fo=1, routed)           0.000     2.641    icon/pixel_address[4]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.829     0.831    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[4]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.193     1.025    
    SLICE_X62Y113        FDRE (Hold_fdre_C_D)         0.131     1.156    icon/pixel_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.257ns (20.634%)  route 0.989ns (79.366%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  kbrd/plyr_mot_reg[0]/Q
                         net (fo=13, routed)          0.535     2.099    kbrd/Plyr_motion_ctl[0]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           0.453     2.597    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.048     2.645 r  icon/pixel_address[3]_i_1/O
                         net (fo=1, routed)           0.000     2.645    icon/pixel_address[3]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.829     0.831    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.193     1.025    
    SLICE_X62Y113        FDRE (Hold_fdre_C_D)         0.131     1.156    icon/pixel_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.254ns (20.508%)  route 0.985ns (79.492%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  kbrd/plyr_mot_reg[0]/Q
                         net (fo=13, routed)          0.535     2.099    kbrd/Plyr_motion_ctl[0]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           0.449     2.593    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.638 r  icon/pixel_address[0]_i_1/O
                         net (fo=1, routed)           0.000     2.638    icon/pixel_address[0]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.829     0.831    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.193     1.025    
    SLICE_X62Y113        FDRE (Hold_fdre_C_D)         0.120     1.145    icon/pixel_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 kbrd/plyr_mot_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            icon/pixel_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.254ns (20.442%)  route 0.989ns (79.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.399    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.164     1.563 f  kbrd/plyr_mot_reg[0]/Q
                         net (fo=13, routed)          0.535     2.099    kbrd/Plyr_motion_ctl[0]
    SLICE_X62Y104        LUT6 (Prop_lut6_I1_O)        0.045     2.144 r  kbrd/pixel_address[4]_i_2/O
                         net (fo=5, routed)           0.453     2.597    icon/plyr_mot_reg[1]
    SLICE_X62Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.642 r  icon/pixel_address[1]_i_1/O
                         net (fo=1, routed)           0.000     2.642    icon/pixel_address[1]_i_1_n_0
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.898     0.898    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  instance_name/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  instance_name/inst/clkout2_buf/O
                         net (fo=385, routed)         0.829     0.831    icon/disp_vga_clk
    SLICE_X62Y113        FDRE                                         r  icon/pixel_address_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.193     1.025    
    SLICE_X62Y113        FDRE (Hold_fdre_C_D)         0.121     1.146    icon/pixel_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  1.496    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/plyr_mot_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 0.642ns (6.236%)  route 9.653ns (93.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.629     1.631    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X60Y98         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.518     2.149 r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[1]/Q
                         net (fo=3, routed)           9.653    11.803    kbrd/ps2/PlyrSrfc_reg[1][1]
    SLICE_X60Y96         LUT4 (Prop_lut4_I3_O)        0.124    11.927 r  kbrd/ps2/plyr_mot[2]_i_1/O
                         net (fo=1, routed)           0.000    11.927    kbrd/ps2_n_9
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.695    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.173    14.522    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.077    14.599    kbrd/plyr_mot_reg[2]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             6.267ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/plyr_mot_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.580ns (8.650%)  route 6.125ns (91.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.628     1.630    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X59Y96         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.456     2.086 r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/Q
                         net (fo=3, routed)           6.125     8.212    kbrd/ps2/PlyrSrfc_reg[1][0]
    SLICE_X60Y96         LUT5 (Prop_lut5_I3_O)        0.124     8.336 r  kbrd/ps2/plyr_mot[0]_i_1/O
                         net (fo=1, routed)           0.000     8.336    kbrd/ps2_n_10
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.695    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.173    14.522    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.081    14.603    kbrd/plyr_mot_reg[0]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.267    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/plyr_mot_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.606ns (9.003%)  route 6.125ns (90.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns = ( 14.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.628     1.630    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X59Y96         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.456     2.086 f  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/Q
                         net (fo=3, routed)           6.125     8.212    kbrd/ps2/PlyrSrfc_reg[1][0]
    SLICE_X60Y96         LUT5 (Prop_lut5_I3_O)        0.150     8.362 r  kbrd/ps2/plyr_mot[1]_i_1/O
                         net (fo=1, routed)           0.000     8.362    kbrd/ps2_n_8
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.695    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
                         clock pessimism              0.000    14.695    
                         clock uncertainty           -0.173    14.522    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)        0.118    14.640    kbrd/plyr_mot_reg[1]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opp_mvmnt/player_death_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.580ns (11.706%)  route 4.375ns (88.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.809     1.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.625     1.627    DB/sysclk
    SLICE_X41Y104        FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.456     2.083 r  DB/pbtn_db_reg[0]/Q
                         net (fo=15, routed)          4.375     6.458    opp_mvmnt/db_btns
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.124     6.582 r  opp_mvmnt/player_death_i_1/O
                         net (fo=1, routed)           0.000     6.582    opp_mvmnt/player_death_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  opp_mvmnt/player_death_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.513    14.699    opp_mvmnt/clk_BUFG
    SLICE_X64Y98         FDRE                                         r  opp_mvmnt/player_death_reg/C
                         clock pessimism              0.000    14.699    
                         clock uncertainty           -0.173    14.526    
    SLICE_X64Y98         FDRE (Setup_fdre_C_D)        0.029    14.555    opp_mvmnt/player_death_reg
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  7.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 DB/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            opp_mvmnt/player_death_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.467ns (11.229%)  route 3.692ns (88.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.683     1.683    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         1.505     1.508    DB/sysclk
    SLICE_X41Y104        FDRE                                         r  DB/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y104        FDRE (Prop_fdre_C_Q)         0.367     1.875 r  DB/pbtn_db_reg[0]/Q
                         net (fo=15, routed)          3.692     5.567    opp_mvmnt/db_btns
    SLICE_X64Y98         LUT2 (Prop_lut2_I1_O)        0.100     5.667 r  opp_mvmnt/player_death_i_1/O
                         net (fo=1, routed)           0.000     5.667    opp_mvmnt/player_death_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  opp_mvmnt/player_death_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=19, routed)          1.634     4.993    opp_mvmnt/clk_BUFG
    SLICE_X64Y98         FDRE                                         r  opp_mvmnt/player_death_reg/C
                         clock pessimism              0.000     4.993    
                         clock uncertainty            0.173     5.166    
    SLICE_X64Y98         FDRE (Hold_fdre_C_D)         0.269     5.435    opp_mvmnt/player_death_reg
  -------------------------------------------------------------------
                         required time                         -5.435    
                         arrival time                           5.667    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/plyr_mot_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.186ns (7.814%)  route 2.194ns (92.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.564     0.566    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X59Y96         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/Q
                         net (fo=3, routed)           2.194     2.901    kbrd/ps2/PlyrSrfc_reg[1][0]
    SLICE_X60Y96         LUT4 (Prop_lut4_I2_O)        0.045     2.946 r  kbrd/ps2/plyr_mot[2]_i_1/O
                         net (fo=1, routed)           0.000     2.946    kbrd/ps2_n_9
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.906    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[2]/C
                         clock pessimism              0.000     1.906    
                         clock uncertainty            0.173     2.079    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.120     2.199    kbrd/plyr_mot_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/plyr_mot_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.184ns (7.571%)  route 2.246ns (92.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.564     0.566    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X59Y96         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/Q
                         net (fo=3, routed)           2.246     2.953    kbrd/ps2/PlyrSrfc_reg[1][0]
    SLICE_X60Y96         LUT5 (Prop_lut5_I3_O)        0.043     2.996 r  kbrd/ps2/plyr_mot[1]_i_1/O
                         net (fo=1, routed)           0.000     2.996    kbrd/ps2_n_8
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.906    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[1]/C
                         clock pessimism              0.000     1.906    
                         clock uncertainty            0.173     2.079    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.131     2.210    kbrd/plyr_mot_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbrd/plyr_mot_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.186ns (7.647%)  route 2.246ns (92.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.624     0.624    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  instance_name/inst/clkout1_buf/O
                         net (fo=670, routed)         0.564     0.566    prvdr_inst/prvdr_pb_if/sysclk
    SLICE_X59Y96         FDRE                                         r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  prvdr_inst/prvdr_pb_if/PlyrSrfc_reg[0]/Q
                         net (fo=3, routed)           2.246     2.953    kbrd/ps2/PlyrSrfc_reg[1][0]
    SLICE_X60Y96         LUT5 (Prop_lut5_I3_O)        0.045     2.998 r  kbrd/ps2/plyr_mot[0]_i_1/O
                         net (fo=1, routed)           0.000     2.998    kbrd/ps2_n_10
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=19, routed)          0.837     1.906    kbrd/clk_BUFG
    SLICE_X60Y96         FDRE                                         r  kbrd/plyr_mot_reg[0]/C
                         clock pessimism              0.000     1.906    
                         clock uncertainty            0.173     2.079    
    SLICE_X60Y96         FDRE (Hold_fdre_C_D)         0.121     2.200    kbrd/plyr_mot_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.798    





