#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a1a0ea10 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 16;
 .timescale -9 -12;
v0x55a1aa20d0_0 .var "CLK", 0 0;
v0x55a1aa2190_0 .var "Reset_L", 0 0;
v0x55a1aa2250_0 .net "currentPC", 63 0, v0x55a1aa0e90_0;  1 drivers
v0x55a1aa22f0_0 .net "dMemOut", 63 0, v0x55a1a9dc40_0;  1 drivers
v0x55a1aa23e0_0 .var "passed", 7 0;
v0x55a1aa24f0_0 .var "startPC", 63 0;
v0x55a1aa25b0_0 .var "watchdog", 15 0;
E_0x55a1a09af0 .event edge, v0x55a1aa25b0_0;
S_0x55a1a0eb90 .scope task, "allPassed" "allPassed" 2 35, 2 35 0, S_0x55a1a0ea10;
 .timescale -9 -12;
v0x55a1a7af40_0 .var "numTests", 7 0;
v0x55a1a74a50_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x55a1a74a50_0;
    %load/vec4 v0x55a1a7af40_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 39 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 40 "$display", "Some tests failed: %d of %d passed", v0x55a1a74a50_0, v0x55a1a7af40_0 {0 0 0};
T_0.1 ;
    %end;
S_0x55a1a9b550 .scope task, "passTest" "passTest" 2 26, 2 26 0, S_0x55a1a0ea10;
 .timescale -9 -12;
v0x55a1a9b740_0 .var "actualOut", 63 0;
v0x55a1a9b820_0 .var "expectedOut", 63 0;
v0x55a1a9b900_0 .var "passed", 7 0;
v0x55a1a9b9c0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x55a1a9b740_0;
    %load/vec4 v0x55a1a9b820_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 31 "$display", "%s passed", v0x55a1a9b9c0_0 {0 0 0};
    %load/vec4 v0x55a1a9b900_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55a1a9b900_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 32 "$display", "%s failed: 0x%x should be 0x%x", v0x55a1a9b9c0_0, v0x55a1a9b740_0, v0x55a1a9b820_0 {0 0 0};
T_1.3 ;
    %end;
S_0x55a1a9baa0 .scope module, "uut" "singlecycle" 2 55, 3 2 0, S_0x55a1a0ea10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "dmemout"
    .port_info 4 /INPUT 1 "CLK"
v0x55a1aa0760_0 .net "CLK", 0 0, v0x55a1aa20d0_0;  1 drivers
v0x55a1aa0850_0 .net *"_s11", 4 0, L_0x55a1aa2bd0;  1 drivers
v0x55a1aa0930_0 .net *"_s9", 4 0, L_0x55a1aa2b30;  1 drivers
v0x55a1aa09f0_0 .net "aluctrl", 3 0, v0x55a1a9c870_0;  1 drivers
v0x55a1aa0b00_0 .net "aluout", 63 0, v0x55a1a9c310_0;  1 drivers
v0x55a1aa0c60_0 .net "alusrc", 0 0, v0x55a1a9c950_0;  1 drivers
v0x55a1aa0d00_0 .net "branch", 0 0, v0x55a1a9c9f0_0;  1 drivers
v0x55a1aa0df0_0 .net "busW", 63 0, L_0x55a1aa27f0;  1 drivers
v0x55a1aa0e90_0 .var "currentpc", 63 0;
v0x55a1aa0f30_0 .net "dmemout", 63 0, v0x55a1a9dc40_0;  alias, 1 drivers
v0x55a1aa0ff0_0 .net "extimm", 63 0, v0x55a1aa0430_0;  1 drivers
v0x55a1aa10e0_0 .net "inputB", 63 0, L_0x55a1aa2670;  1 drivers
v0x55a1aa11a0_0 .net "instruction", 31 0, v0x55a1a9e3f0_0;  1 drivers
v0x55a1aa1240_0 .net "mem2reg", 0 0, v0x55a1a9cac0_0;  1 drivers
v0x55a1aa12e0_0 .net "memread", 0 0, v0x55a1a9cb80_0;  1 drivers
v0x55a1aa13d0_0 .net "memwrite", 0 0, v0x55a1a9cc90_0;  1 drivers
v0x55a1aa14c0_0 .net "nextpc", 63 0, v0x55a1a9eb40_0;  1 drivers
v0x55a1aa1560_0 .net "opcode", 10 0, L_0x55a1aa2e40;  1 drivers
v0x55a1aa1600_0 .net "rd", 4 0, L_0x55a1aa2950;  1 drivers
v0x55a1aa16a0_0 .net "reg2loc", 0 0, v0x55a1a9ce30_0;  1 drivers
v0x55a1aa1770_0 .net "regoutA", 63 0, L_0x55a1a1b630;  1 drivers
v0x55a1aa1860_0 .net "regoutB", 63 0, L_0x55a1a1b510;  1 drivers
v0x55a1aa1970_0 .net "regwrite", 0 0, v0x55a1a9cef0_0;  1 drivers
v0x55a1aa1a60_0 .net "resetl", 0 0, v0x55a1aa2190_0;  1 drivers
v0x55a1aa1b20_0 .net "rm", 4 0, L_0x55a1aa2a40;  1 drivers
v0x55a1aa1be0_0 .net "rn", 4 0, L_0x55a1aa2cb0;  1 drivers
v0x55a1aa1c80_0 .net "signop", 1 0, v0x55a1a9cfb0_0;  1 drivers
v0x55a1aa1d70_0 .net "startpc", 63 0, v0x55a1aa24f0_0;  1 drivers
v0x55a1aa1e50_0 .net "uncond_branch", 0 0, v0x55a1a9d090_0;  1 drivers
v0x55a1aa1f40_0 .net "zero", 0 0, L_0x55a19d4b40;  1 drivers
L_0x55a1aa2670 .functor MUXZ 64, L_0x55a1a1b510, v0x55a1aa0430_0, v0x55a1a9c950_0, C4<>;
L_0x55a1aa27f0 .functor MUXZ 64, v0x55a1a9c310_0, v0x55a1a9dc40_0, v0x55a1a9cac0_0, C4<>;
L_0x55a1aa2950 .part v0x55a1a9e3f0_0, 0, 5;
L_0x55a1aa2a40 .part v0x55a1a9e3f0_0, 5, 5;
L_0x55a1aa2b30 .part v0x55a1a9e3f0_0, 0, 5;
L_0x55a1aa2bd0 .part v0x55a1a9e3f0_0, 16, 5;
L_0x55a1aa2cb0 .functor MUXZ 5, L_0x55a1aa2bd0, L_0x55a1aa2b30, v0x55a1a9ce30_0, C4<>;
L_0x55a1aa2e40 .part v0x55a1a9e3f0_0, 21, 11;
L_0x55a1aa35e0 .part v0x55a1a9e3f0_0, 0, 5;
L_0x55a1aa3680 .part v0x55a1a9e3f0_0, 0, 26;
S_0x55a1a9bcf0 .scope module, "alu" "ALU" 3 123, 4 10 0, S_0x55a1a9baa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_0x55a1a9bec0 .param/l "n" 0 4 12, +C4<00000000000000000000000001000000>;
L_0x55a19d4b40/d .functor BUFZ 1, v0x55a1a9c500_0, C4<0>, C4<0>, C4<0>;
L_0x55a19d4b40 .delay 1 (1000,1000,1000) L_0x55a19d4b40/d;
v0x55a1a9c040_0 .net "ALUCtrl", 3 0, v0x55a1a9c870_0;  alias, 1 drivers
v0x55a1a9c140_0 .net "BusA", 63 0, L_0x55a1a1b630;  alias, 1 drivers
v0x55a1a9c220_0 .net "BusB", 63 0, L_0x55a1aa2670;  alias, 1 drivers
v0x55a1a9c310_0 .var "BusW", 63 0;
v0x55a1a9c3f0_0 .net "Zero", 0 0, L_0x55a19d4b40;  alias, 1 drivers
v0x55a1a9c500_0 .var "other", 0 0;
E_0x55a1a09c30 .event edge, v0x55a1a9c310_0;
E_0x55a1a097a0 .event edge, v0x55a1a9c220_0, v0x55a1a9c140_0, v0x55a1a9c040_0;
S_0x55a1a9c660 .scope module, "control" "control" 3 71, 5 17 0, S_0x55a1a9baa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 2 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x55a1a9c870_0 .var "aluop", 3 0;
v0x55a1a9c950_0 .var "alusrc", 0 0;
v0x55a1a9c9f0_0 .var "branch", 0 0;
v0x55a1a9cac0_0 .var "mem2reg", 0 0;
v0x55a1a9cb80_0 .var "memread", 0 0;
v0x55a1a9cc90_0 .var "memwrite", 0 0;
v0x55a1a9cd50_0 .net "opcode", 10 0, L_0x55a1aa2e40;  alias, 1 drivers
v0x55a1a9ce30_0 .var "reg2loc", 0 0;
v0x55a1a9cef0_0 .var "regwrite", 0 0;
v0x55a1a9cfb0_0 .var "signop", 1 0;
v0x55a1a9d090_0 .var "uncond_branch", 0 0;
E_0x55a1a09f80 .event edge, v0x55a1a9cd50_0;
S_0x55a1a9d2b0 .scope module, "dmem" "DataMemory" 3 114, 6 3 0, S_0x55a1a9baa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x55a1a9d8c0_0 .net "Address", 63 0, v0x55a1a9c310_0;  alias, 1 drivers
v0x55a1a9d9d0_0 .net "Clock", 0 0, v0x55a1aa20d0_0;  alias, 1 drivers
v0x55a1a9da70_0 .net "MemoryRead", 0 0, v0x55a1a9cb80_0;  alias, 1 drivers
v0x55a1a9db70_0 .net "MemoryWrite", 0 0, v0x55a1a9cc90_0;  alias, 1 drivers
v0x55a1a9dc40_0 .var "ReadData", 63 0;
v0x55a1a9dd30_0 .net "WriteData", 63 0, L_0x55a1a1b510;  alias, 1 drivers
v0x55a1a9ddf0 .array "memBank", 0 1023, 7 0;
E_0x55a1a7eb90 .event posedge, v0x55a1a9d9d0_0;
S_0x55a1a9d4f0 .scope task, "initset" "initset" 6 14, 6 14 0, S_0x55a1a9d2b0;
 .timescale -9 -12;
v0x55a1a9d6e0_0 .var "addr", 63 0;
v0x55a1a9d7e0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dmem.initset ;
    %load/vec4 v0x55a1a9d7e0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x55a1a9d6e0_0;
    %store/vec4a v0x55a1a9ddf0, 4, 0;
    %load/vec4 v0x55a1a9d7e0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55a1a9d6e0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a1a9ddf0, 4, 0;
    %load/vec4 v0x55a1a9d7e0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55a1a9d6e0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a1a9ddf0, 4, 0;
    %load/vec4 v0x55a1a9d7e0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55a1a9d6e0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a1a9ddf0, 4, 0;
    %load/vec4 v0x55a1a9d7e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55a1a9d6e0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a1a9ddf0, 4, 0;
    %load/vec4 v0x55a1a9d7e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55a1a9d6e0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a1a9ddf0, 4, 0;
    %load/vec4 v0x55a1a9d7e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55a1a9d6e0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a1a9ddf0, 4, 0;
    %load/vec4 v0x55a1a9d7e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55a1a9d6e0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x55a1a9ddf0, 4, 0;
    %end;
S_0x55a1a9dfb0 .scope module, "imem" "InstructionMemory" 3 65, 7 1 0, S_0x55a1a9baa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x55a1a7be40 .param/l "MemSize" 0 7 3, +C4<00000000000000000000000000101000>;
P_0x55a1a7be80 .param/l "T_rd" 0 7 2, +C4<00000000000000000000000000010100>;
v0x55a1a9e2f0_0 .net "Address", 63 0, v0x55a1aa0e90_0;  alias, 1 drivers
v0x55a1a9e3f0_0 .var "Data", 31 0;
E_0x55a1a9e270 .event edge, v0x55a1a9e2f0_0;
S_0x55a1a9e530 .scope module, "npc" "NextPClogic" 3 98, 8 1 0, S_0x55a1a9baa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x55a1a9e8b0_0 .net "ALUZero", 0 0, L_0x55a19d4b40;  alias, 1 drivers
v0x55a1a9e970_0 .net "Branch", 0 0, v0x55a1a9c9f0_0;  alias, 1 drivers
v0x55a1a9ea40_0 .net "CurrentPC", 63 0, v0x55a1aa0e90_0;  alias, 1 drivers
v0x55a1a9eb40_0 .var "NextPC", 63 0;
v0x55a1a9ebe0_0 .net "SignExtImm64", 63 0, v0x55a1aa0430_0;  alias, 1 drivers
v0x55a1a9ecf0_0 .net "Uncondbranch", 0 0, v0x55a1a9d090_0;  alias, 1 drivers
v0x55a1a9ed90_0 .var *"_s0", 63 0; Local signal
v0x55a1a9ee50_0 .var *"_s1", 63 0; Local signal
v0x55a1a9ef30_0 .var "temp", 63 0;
E_0x55a1a9e830/0 .event edge, v0x55a1a9ebe0_0, v0x55a1a9d090_0, v0x55a1a9c9f0_0, v0x55a1a9c3f0_0;
E_0x55a1a9e830/1 .event edge, v0x55a1a9e2f0_0, v0x55a1a9ef30_0;
E_0x55a1a9e830 .event/or E_0x55a1a9e830/0, E_0x55a1a9e830/1;
S_0x55a1a9f110 .scope module, "rf" "RegisterFile" 3 87, 9 1 0, S_0x55a1a9baa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
L_0x55a1a1b630/d .functor BUFZ 64, L_0x55a1aa2f80, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55a1a1b630 .delay 64 (2000,2000,2000) L_0x55a1a1b630/d;
L_0x55a1a1b510/d .functor BUFZ 64, L_0x55a1aa3360, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55a1a1b510 .delay 64 (2000,2000,2000) L_0x55a1a1b510/d;
v0x55a1a9f3f0_0 .net "BusA", 63 0, L_0x55a1a1b630;  alias, 1 drivers
v0x55a1a9f500_0 .net "BusB", 63 0, L_0x55a1a1b510;  alias, 1 drivers
v0x55a1a9f5d0_0 .net "BusW", 63 0, L_0x55a1aa27f0;  alias, 1 drivers
v0x55a1a9f6a0_0 .net "Clk", 0 0, v0x55a1aa20d0_0;  alias, 1 drivers
v0x55a1a9f770_0 .net "RA", 4 0, L_0x55a1aa2a40;  alias, 1 drivers
v0x55a1a9f880_0 .net "RB", 4 0, L_0x55a1aa2cb0;  alias, 1 drivers
v0x55a1a9f960_0 .net "RW", 4 0, L_0x55a1aa35e0;  1 drivers
v0x55a1a9fa40_0 .net "RegWr", 0 0, v0x55a1a9cef0_0;  alias, 1 drivers
v0x55a1a9fae0_0 .net *"_s0", 63 0, L_0x55a1aa2f80;  1 drivers
v0x55a1a9fba0_0 .net *"_s10", 6 0, L_0x55a1aa3400;  1 drivers
L_0x7fa9d6a060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1a9fc80_0 .net *"_s13", 1 0, L_0x7fa9d6a060;  1 drivers
v0x55a1a9fd60_0 .net *"_s2", 6 0, L_0x55a1aa3020;  1 drivers
L_0x7fa9d6a018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a1a9fe40_0 .net *"_s5", 1 0, L_0x7fa9d6a018;  1 drivers
v0x55a1a9ff20_0 .net *"_s8", 63 0, L_0x55a1aa3360;  1 drivers
v0x55a1aa0000 .array "registers", 0 31, 63 0;
E_0x55a1a9e750 .event negedge, v0x55a1a9d9d0_0;
L_0x55a1aa2f80 .array/port v0x55a1aa0000, L_0x55a1aa3020;
L_0x55a1aa3020 .concat [ 5 2 0 0], L_0x55a1aa2a40, L_0x7fa9d6a018;
L_0x55a1aa3360 .array/port v0x55a1aa0000, L_0x55a1aa3400;
L_0x55a1aa3400 .concat [ 5 2 0 0], L_0x55a1aa2cb0, L_0x7fa9d6a060;
S_0x55a1aa01c0 .scope module, "se" "SignExtender" 3 108, 10 1 0, S_0x55a1a9baa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm26"
    .port_info 2 /INPUT 2 "Ctrl"
v0x55a1aa0430_0 .var "BusImm", 63 0;
v0x55a1aa0540_0 .net "Ctrl", 1 0, v0x55a1a9cfb0_0;  alias, 1 drivers
v0x55a1aa0610_0 .net "Imm26", 25 0, L_0x55a1aa3680;  1 drivers
E_0x55a1aa03b0 .event edge, v0x55a1a9cfb0_0, v0x55a1aa0610_0;
    .scope S_0x55a1a9dfb0;
T_3 ;
    %wait E_0x55a1a9e270;
    %load/vec4 v0x55a1a9e2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55a1a9e3f0_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a1a9c660;
T_4 ;
    %wait E_0x55a1a09f80;
    %load/vec4 v0x55a1a9cd50_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9ce30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9c950_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55a1a9cac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9cb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a1a9cc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9c9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a1a9d090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a1a9c870_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a1a9cfb0_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55a1a9f110;
T_5 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55a1aa0000, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x55a1a9f110;
T_6 ;
    %wait E_0x55a1a9e750;
    %load/vec4 v0x55a1a9fa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55a1a9fa40_0;
    %pad/u 32;
    %cmpi/ne 31, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55a1a9f5d0_0;
    %load/vec4 v0x55a1a9f960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a1aa0000, 0, 4;
T_6.2 ;
T_6.0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x55a1aa0000, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a1a9e530;
T_7 ;
    %wait E_0x55a1a9e830;
    %load/vec4 v0x55a1a9ebe0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55a1a9ef30_0, 0, 64;
    %load/vec4 v0x55a1a9ecf0_0;
    %load/vec4 v0x55a1a9e970_0;
    %load/vec4 v0x55a1a9e8b0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55a1a9ea40_0;
    %load/vec4 v0x55a1a9ef30_0;
    %add;
    %store/vec4 v0x55a1a9ed90_0, 0, 64;
    %pushi/vec4 3000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55a1a9ed90_0;
    %store/vec4 v0x55a1a9eb40_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55a1a9ea40_0;
    %addi 4, 0, 64;
    %store/vec4 v0x55a1a9ee50_0, 0, 64;
    %pushi/vec4 2000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55a1a9ee50_0;
    %store/vec4 v0x55a1a9eb40_0, 0, 64;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a1aa01c0;
T_8 ;
    %wait E_0x55a1aa03b0;
    %load/vec4 v0x55a1aa0540_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55a1aa0610_0;
    %parti/s 1, 21, 6;
    %replicate 52;
    %load/vec4 v0x55a1aa0610_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aa0430_0, 0, 64;
T_8.0 ;
    %load/vec4 v0x55a1aa0540_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55a1aa0610_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x55a1aa0610_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aa0430_0, 0, 64;
T_8.2 ;
    %load/vec4 v0x55a1aa0540_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x55a1aa0610_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0x55a1aa0610_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aa0430_0, 0, 64;
T_8.4 ;
    %load/vec4 v0x55a1aa0540_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x55a1aa0610_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x55a1aa0610_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a1aa0430_0, 0, 64;
T_8.6 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a1a9d2b0;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a1a9d6e0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x55a1a9d7e0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55a1a9d4f0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x55a1a9d6e0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x55a1a9d7e0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55a1a9d4f0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x55a1a9d6e0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x55a1a9d7e0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55a1a9d4f0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x55a1a9d6e0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x55a1a9d7e0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55a1a9d4f0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x55a1a9d6e0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a1a9d7e0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x55a1a9d4f0;
    %join;
    %end;
    .thread T_9;
    .scope S_0x55a1a9d2b0;
T_10 ;
    %wait E_0x55a1a7eb90;
    %load/vec4 v0x55a1a9da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x55a1a9d8c0_0;
    %load/vec4a v0x55a1a9ddf0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1a9dc40_0, 4, 5;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a1a9ddf0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1a9dc40_0, 4, 5;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a1a9ddf0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1a9dc40_0, 4, 5;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a1a9ddf0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1a9dc40_0, 4, 5;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a1a9ddf0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1a9dc40_0, 4, 5;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a1a9ddf0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1a9dc40_0, 4, 5;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a1a9ddf0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1a9dc40_0, 4, 5;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x55a1a9ddf0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a1a9dc40_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a1a9d2b0;
T_11 ;
    %wait E_0x55a1a7eb90;
    %load/vec4 v0x55a1a9db70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55a1a9dd30_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x55a1a9d8c0_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55a1a9ddf0, 0, 4;
    %load/vec4 v0x55a1a9dd30_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55a1a9ddf0, 0, 4;
    %load/vec4 v0x55a1a9dd30_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55a1a9ddf0, 0, 4;
    %load/vec4 v0x55a1a9dd30_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55a1a9ddf0, 0, 4;
    %load/vec4 v0x55a1a9dd30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55a1a9ddf0, 0, 4;
    %load/vec4 v0x55a1a9dd30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55a1a9ddf0, 0, 4;
    %load/vec4 v0x55a1a9dd30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55a1a9ddf0, 0, 4;
    %load/vec4 v0x55a1a9dd30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55a1a9d8c0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x55a1a9ddf0, 0, 4;
    %vpi_call 6 77 "$display", "Writing Address:%h Data:%h", v0x55a1a9d8c0_0, v0x55a1a9dd30_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a1a9bcf0;
T_12 ;
    %wait E_0x55a1a097a0;
    %load/vec4 v0x55a1a9c040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x55a1a9c140_0;
    %load/vec4 v0x55a1a9c220_0;
    %and;
    %assign/vec4 v0x55a1a9c310_0, 20000;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x55a1a9c140_0;
    %load/vec4 v0x55a1a9c220_0;
    %or;
    %assign/vec4 v0x55a1a9c310_0, 20000;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x55a1a9c140_0;
    %load/vec4 v0x55a1a9c220_0;
    %add;
    %assign/vec4 v0x55a1a9c310_0, 20000;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x55a1a9c140_0;
    %load/vec4 v0x55a1a9c220_0;
    %sub;
    %assign/vec4 v0x55a1a9c310_0, 20000;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x55a1a9c220_0;
    %assign/vec4 v0x55a1a9c310_0, 20000;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x55a1a9c140_0;
    %ix/getv 4, v0x55a1a9c220_0;
    %shiftl 4;
    %assign/vec4 v0x55a1a9c310_0, 20000;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x55a1a9c140_0;
    %ix/getv 4, v0x55a1a9c220_0;
    %shiftl 4;
    %assign/vec4 v0x55a1a9c310_0, 20000;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55a1a9bcf0;
T_13 ;
    %wait E_0x55a1a09c30;
    %load/vec4 v0x55a1a9c310_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1a9c500_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1a9c500_0, 0, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55a1a9baa0;
T_14 ;
    %wait E_0x55a1a9e750;
    %load/vec4 v0x55a1aa1a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55a1aa14c0_0;
    %assign/vec4 v0x55a1aa0e90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a1aa1d70_0;
    %assign/vec4 v0x55a1aa0e90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a1a0ea10;
T_15 ;
    %vpi_call 2 20 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55a1a0ea10;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aa2190_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a1aa24f0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a1aa23e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a1aa25b0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aa2190_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55a1aa24f0_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a1aa2190_0, 0, 1;
T_16.0 ;
    %load/vec4 v0x55a1aa2250_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_16.1, 5;
    %delay 120000, 0;
    %vpi_call 2 92 "$display", "CurrentPC:%h\012dMemOut:%h", v0x55a1aa2250_0, v0x55a1aa22f0_0 {0 0 0};
    %jmp T_16.0;
T_16.1 ;
    %delay 120000, 0;
    %load/vec4 v0x55a1aa22f0_0;
    %store/vec4 v0x55a1a9b740_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x55a1a9b820_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x55a1a9b9c0_0, 0, 257;
    %load/vec4 v0x55a1aa23e0_0;
    %store/vec4 v0x55a1a9b900_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x55a1a9b550;
    %join;
    %load/vec4 v0x55a1a9b900_0;
    %store/vec4 v0x55a1aa23e0_0, 0, 8;
    %load/vec4 v0x55a1aa23e0_0;
    %store/vec4 v0x55a1a74a50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55a1a7af40_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x55a1a0eb90;
    %join;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55a1a0ea10;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a1aa20d0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55a1a0ea10;
T_18 ;
    %delay 60000, 0;
    %load/vec4 v0x55a1aa20d0_0;
    %inv;
    %store/vec4 v0x55a1aa20d0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x55a1aa20d0_0;
    %inv;
    %store/vec4 v0x55a1aa20d0_0, 0, 1;
    %load/vec4 v0x55a1aa25b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x55a1aa25b0_0, 0, 16;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55a1a0ea10;
T_19 ;
    %wait E_0x55a1a09af0;
    %load/vec4 v0x55a1aa25b0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 2 122 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "./ALU.v";
    "./SingleCycleControl.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./NextPCLogic.v";
    "./RegisterFile.v";
    "./SignExtender.v";
