#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug  2 12:07:07 2020
# Process ID: 1660
# Current directory: E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.runs/synth_1
# Command line: vivado.exe -log anti_pinch_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source anti_pinch_top.tcl
# Log file: E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.runs/synth_1/anti_pinch_top.vds
# Journal file: E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source anti_pinch_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XILINX/Experiment-of-SEA/IP_Core/Frequency-Divider-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XILINX/Vivado/2020.1/data/ip'.
Command: synth_design -top anti_pinch_top -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'anti_pinch_top' [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.ip_user_files/anti_pinch_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division_0' [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.runs/synth_1/.Xil/Vivado-1660-DESKTOP-K1HP0BF/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division_0' (1#1) [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.runs/synth_1/.Xil/Vivado-1660-DESKTOP-K1HP0BF/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'anti_pinch' [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.ip_user_files/anti_pinch.v:4]
	Parameter IDLE bound to: 3'b000 
	Parameter START_UP bound to: 3'b001 
	Parameter STOP_UP bound to: 3'b010 
	Parameter WAIT_FOR_DOWN bound to: 3'b011 
	Parameter START_DOWN bound to: 3'b100 
	Parameter STOP_DOWN bound to: 3'b101 
	Parameter MODIFY_UP bound to: 3'b110 
	Parameter MODIFY_DOWN bound to: 3'b111 
	Parameter site bound to: 16'b0001001110001000 
	Parameter site_modify bound to: 100 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.ip_user_files/anti_pinch.v:71]
INFO: [Synth 8-6155] done synthesizing module 'anti_pinch' (2#1) [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.ip_user_files/anti_pinch.v:4]
INFO: [Synth 8-6157] synthesizing module 'removejoggle' [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.ip_user_files/removejoggle.v:24]
	Parameter T10ms bound to: 4'b1010 
	Parameter s0 bound to: 2'b00 
	Parameter s1 bound to: 2'b01 
	Parameter s2 bound to: 2'b10 
	Parameter s3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.ip_user_files/removejoggle.v:55]
INFO: [Synth 8-6155] done synthesizing module 'removejoggle' (3#1) [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.ip_user_files/removejoggle.v:24]
INFO: [Synth 8-6155] done synthesizing module 'anti_pinch_top' (4#1) [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.ip_user_files/anti_pinch_top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.066 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1036.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'u_Clk_Division_0'
Finished Parsing XDC File [e:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'u_Clk_Division_0'
Parsing XDC File [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/anti_pinch_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/anti_pinch_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1129.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.328 ; gain = 93.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.328 ; gain = 93.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_Clk_Division_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.328 ; gain = 93.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1129.328 ; gain = 93.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1129.328 ; gain = 93.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1129.328 ; gain = 93.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1129.328 ; gain = 93.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1141.008 ; gain = 104.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.008 ; gain = 104.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.008 ; gain = 104.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.008 ; gain = 104.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.008 ; gain = 104.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.008 ; gain = 104.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.008 ; gain = 104.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |Clk_Division_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Clk_Division |     1|
|2     |CARRY4       |     4|
|3     |LUT1         |     3|
|4     |LUT2         |    18|
|5     |LUT3         |    17|
|6     |LUT4         |    15|
|7     |LUT5         |    15|
|8     |LUT6         |    27|
|9     |FDCE         |     4|
|10    |FDPE         |     1|
|11    |FDRE         |    32|
|12    |FDSE         |     5|
|13    |IBUF         |     5|
|14    |OBUF         |     2|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.008 ; gain = 104.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1141.008 ; gain = 11.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.008 ; gain = 104.941
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1141.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1148.617 ; gain = 112.551
INFO: [Common 17-1381] The checkpoint 'E:/XILINX/savefiles/anti_pinch/anti_pinch_system/anti_pinch_system.runs/synth_1/anti_pinch_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file anti_pinch_top_utilization_synth.rpt -pb anti_pinch_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  2 12:07:42 2020...
