Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Sep  2 11:59:49 2024
| Host         : prince-ThinkPad-E14-Gen-5 running 64-bit Ubuntu 24.04 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-2-i
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+-----------------------------+------------+
| Rule   | Severity | Description                 | Violations |
+--------+----------+-----------------------------+------------+
| RTGT-1 | Advisory | RAM retargeting possibility | 1          |
+--------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
RTGT-1#1 Advisory
RAM retargeting possibility  
Identified 14 RAM32X1D primitives that could be retargeted to RAM32M16. Retargeting will save approximately 6 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_0_0,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_10_10,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_11_11,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_12_12,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_13_13,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_14_14,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_15_15,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_16_16,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_17_17,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_18_18,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_19_19,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_1_1,
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_20_20
design_1_i/gesture_model_0/inst/dense_out_0_V_U/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore_U/ram_reg_0_31_21_21
Related violations: <none>


