Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Aug  4 00:36:46 2019
| Host         : travis-job-a92e6576-d960-44df-930d-89c180aa41ed running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.219        0.000                      0                 6246        0.035        0.000                      0                 6245        3.000        0.000                       0                  1968  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  crg_pll_fb   {0.000 5.000}      10.000          100.000         
  crg_pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  crg_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  
  crg_pll_sys                                                                                                                                                    7.845        0.000                       0                     2  
sys_clk              1.219        0.000                      0                 6245        0.035        0.000                      0                 6245        3.750        0.000                       0                  1963  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.354        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 1.620ns (20.006%)  route 6.478ns (79.994%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.551     1.551    sys_clk
    SLICE_X38Y60         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     2.069 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.820     2.889    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.013 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.865     3.878    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.002 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.581     4.583    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.707 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.657     5.364    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.488 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.716     6.203    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.150     6.353 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           0.499     6.853    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.185 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.409     8.594    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/load_x_reg
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.718 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_2__2/O
                         net (fo=2, routed)           0.931     9.649    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_0[6]
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.491    11.491    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.057    11.434    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.868    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 3.793ns (45.011%)  route 4.634ns (54.989%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.610     1.610    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.064 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.283     5.347    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.471 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.471    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_26
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.021 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.249 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.096     7.344    lm32_cpu/instruction_unit/icache/way_match
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.313     7.657 f  lm32_cpu/instruction_unit/icache/refill_address[31]_i_2/O
                         net (fo=3, routed)           1.241     8.898    lm32_cpu/instruction_unit/icache/refill_address[31]_i_2_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.022 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=30, routed)          1.014    10.037    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0
    SLICE_X48Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/instruction_unit/icache/out
    SLICE_X48Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X48Y37         FDRE (Setup_fdre_C_CE)      -0.205    11.280    lm32_cpu/instruction_unit/icache/refill_address_reg[20]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 3.793ns (45.011%)  route 4.634ns (54.989%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.610     1.610    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.064 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.283     5.347    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.471 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.471    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_26
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.021 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.249 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.096     7.344    lm32_cpu/instruction_unit/icache/way_match
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.313     7.657 f  lm32_cpu/instruction_unit/icache/refill_address[31]_i_2/O
                         net (fo=3, routed)           1.241     8.898    lm32_cpu/instruction_unit/icache/refill_address[31]_i_2_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.022 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=30, routed)          1.014    10.037    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0
    SLICE_X48Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/instruction_unit/icache/out
    SLICE_X48Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[22]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X48Y37         FDRE (Setup_fdre_C_CE)      -0.205    11.280    lm32_cpu/instruction_unit/icache/refill_address_reg[22]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 3.793ns (45.011%)  route 4.634ns (54.989%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.610     1.610    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.064 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.283     5.347    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.471 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.471    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_26
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.021 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.249 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.096     7.344    lm32_cpu/instruction_unit/icache/way_match
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.313     7.657 f  lm32_cpu/instruction_unit/icache/refill_address[31]_i_2/O
                         net (fo=3, routed)           1.241     8.898    lm32_cpu/instruction_unit/icache/refill_address[31]_i_2_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.022 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=30, routed)          1.014    10.037    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0
    SLICE_X48Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/instruction_unit/icache/out
    SLICE_X48Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X48Y37         FDRE (Setup_fdre_C_CE)      -0.205    11.280    lm32_cpu/instruction_unit/icache/refill_address_reg[26]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.427ns  (logic 3.793ns (45.011%)  route 4.634ns (54.989%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.610     1.610    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.064 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.283     5.347    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.471 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.471    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_26
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.021 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.249 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.096     7.344    lm32_cpu/instruction_unit/icache/way_match
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.313     7.657 f  lm32_cpu/instruction_unit/icache/refill_address[31]_i_2/O
                         net (fo=3, routed)           1.241     8.898    lm32_cpu/instruction_unit/icache/refill_address[31]_i_2_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.022 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=30, routed)          1.014    10.037    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0
    SLICE_X48Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/instruction_unit/icache/out
    SLICE_X48Y37         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[30]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.057    11.485    
    SLICE_X48Y37         FDRE (Setup_fdre_C_CE)      -0.205    11.280    lm32_cpu/instruction_unit/icache/refill_address_reg[30]
  -------------------------------------------------------------------
                         required time                         11.280    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.620ns (20.332%)  route 6.348ns (79.668%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.551     1.551    sys_clk
    SLICE_X38Y60         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     2.069 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.820     2.889    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.013 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.865     3.878    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.002 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.581     4.583    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.707 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.657     5.364    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.488 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.716     6.203    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.150     6.353 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           0.499     6.853    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.185 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.313     8.497    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/load_x_reg
    SLICE_X48Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.621 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_6__2/O
                         net (fo=2, routed)           0.897     9.519    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_0[2]
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.491    11.491    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.057    11.434    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.868    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 3.793ns (45.725%)  route 4.502ns (54.275%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.610     1.610    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.064 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.283     5.347    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.471 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.471    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_26
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.021 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.249 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.096     7.344    lm32_cpu/instruction_unit/icache/way_match
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.313     7.657 f  lm32_cpu/instruction_unit/icache/refill_address[31]_i_2/O
                         net (fo=3, routed)           0.921     8.578    lm32_cpu/instruction_unit/icache/refill_address[31]_i_2_n_0
    SLICE_X47Y31         LUT4 (Prop_lut4_I3_O)        0.124     8.702 r  lm32_cpu/instruction_unit/icache/state[3]_i_1/O
                         net (fo=4, routed)           1.203     9.905    lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  lm32_cpu/instruction_unit/icache/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.447    11.447    lm32_cpu/instruction_unit/icache/out
    SLICE_X41Y46         FDRE                                         r  lm32_cpu/instruction_unit/icache/state_reg[3]/C
                         clock pessimism              0.080    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205    11.266    lm32_cpu/instruction_unit/icache/state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.266    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 basesoc_uart_eventmanager_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 1.620ns (20.444%)  route 6.304ns (79.556%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.551     1.551    sys_clk
    SLICE_X38Y60         FDRE                                         r  basesoc_uart_eventmanager_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.518     2.069 f  basesoc_uart_eventmanager_storage_full_reg[0]/Q
                         net (fo=3, routed)           0.820     2.889    lm32_cpu/multiplier/basesoc_uart_eventmanager_storage_full_reg[0]
    SLICE_X38Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.013 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           0.865     3.878    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.002 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.581     4.583    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y45         LUT5 (Prop_lut5_I2_O)        0.124     4.707 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.657     5.364    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X40Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.488 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.716     6.203    lm32_cpu/mc_arithmetic/direction_m_reg
    SLICE_X39Y46         LUT4 (Prop_lut4_I0_O)        0.150     6.353 f  lm32_cpu/mc_arithmetic/b[31]_i_7/O
                         net (fo=2, routed)           0.499     6.853    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.185 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         1.357     8.542    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/load_x_reg
    SLICE_X51Y30         LUT3 (Prop_lut3_I1_O)        0.124     8.666 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_4__2/O
                         net (fo=2, routed)           0.809     9.475    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_0[4]
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.491    11.491    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.057    11.434    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.868    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 3.793ns (45.870%)  route 4.476ns (54.130%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.610     1.610    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.064 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.283     5.347    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.471 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.471    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_26
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.021 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.249 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.096     7.344    lm32_cpu/instruction_unit/icache/way_match
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.313     7.657 f  lm32_cpu/instruction_unit/icache/refill_address[31]_i_2/O
                         net (fo=3, routed)           1.241     8.898    lm32_cpu/instruction_unit/icache/refill_address[31]_i_2_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.022 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=30, routed)          0.857     9.879    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0
    SLICE_X48Y34         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.445    11.445    lm32_cpu/instruction_unit/icache/out
    SLICE_X48Y34         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[13]/C
                         clock pessimism              0.094    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X48Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.278    lm32_cpu/instruction_unit/icache/refill_address_reg[13]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 3.793ns (45.870%)  route 4.476ns (54.130%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        1.610     1.610    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y14         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     4.064 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[4]
                         net (fo=1, routed)           1.283     5.347    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[4]
    SLICE_X47Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.471 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_3/O
                         net (fo=1, routed)           0.000     5.471    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_26
    SLICE_X47Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.021 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.021    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.249 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=33, routed)          1.096     7.344    lm32_cpu/instruction_unit/icache/way_match
    SLICE_X42Y46         LUT6 (Prop_lut6_I4_O)        0.313     7.657 f  lm32_cpu/instruction_unit/icache/refill_address[31]_i_2/O
                         net (fo=3, routed)           1.241     8.898    lm32_cpu/instruction_unit/icache/refill_address[31]_i_2_n_0
    SLICE_X46Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.022 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0/O
                         net (fo=30, routed)          0.857     9.879    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0
    SLICE_X48Y34         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1964, routed)        1.445    11.445    lm32_cpu/instruction_unit/icache/out
    SLICE_X48Y34         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[14]/C
                         clock pessimism              0.094    11.539    
                         clock uncertainty           -0.057    11.483    
    SLICE_X48Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.278    lm32_cpu/instruction_unit/icache/refill_address_reg[14]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                          -9.879    
  -------------------------------------------------------------------
                         slack                                  1.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X43Y66         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X43Y66         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X43Y66         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X43Y66         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X43Y66         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X43Y66         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y66         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X43Y66         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y66         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y66         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X42Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.879    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.556     0.556    sys_clk
    SLICE_X43Y66         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.914    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y66         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.824     0.824    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y66         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X42Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.879    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lm32_cpu/store_operand_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/store_data_m_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.189ns (44.144%)  route 0.239ns (55.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.559     0.559    lm32_cpu/out
    SLICE_X36Y36         FDRE                                         r  lm32_cpu/store_operand_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  lm32_cpu/store_operand_x_reg[0]/Q
                         net (fo=4, routed)           0.239     0.939    lm32_cpu/load_store_unit/store_operand_x[0]
    SLICE_X31Y38         LUT3 (Prop_lut3_I2_O)        0.048     0.987 r  lm32_cpu/load_store_unit/store_data_m[8]_i_1/O
                         net (fo=1, routed)           0.000     0.987    lm32_cpu/load_store_unit/store_data_x[8]
    SLICE_X31Y38         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.830     0.830    lm32_cpu/load_store_unit/out
    SLICE_X31Y38         FDRE                                         r  lm32_cpu/load_store_unit/store_data_m_reg[8]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.107     0.932    lm32_cpu/load_store_unit/store_data_m_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/i_adr_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiflash_sr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.890%)  route 0.228ns (55.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.558     0.558    lm32_cpu/instruction_unit/out
    SLICE_X36Y33         FDRE                                         r  lm32_cpu/instruction_unit/i_adr_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  lm32_cpu/instruction_unit/i_adr_o_reg[21]/Q
                         net (fo=2, routed)           0.228     0.927    lm32_cpu/load_store_unit/i_adr_o_reg[30][17]
    SLICE_X32Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.972 r  lm32_cpu/load_store_unit/spiflash_sr[29]_i_1/O
                         net (fo=1, routed)           0.000     0.972    lm32_cpu_n_40
    SLICE_X32Y33         FDRE                                         r  spiflash_sr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1964, routed)        0.825     0.825    sys_clk
    SLICE_X32Y33         FDRE                                         r  spiflash_sr_reg[29]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.092     0.912    spiflash_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   memadr_reg_2/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y38  lm32_cpu/registers_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  lm32_cpu/registers_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y39  lm32_cpu/registers_reg_r2_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl_rst_meta
    SLICE_X28Y47         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1964, routed)        0.564     2.564    sys_clk
    SLICE_X28Y47         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.129     2.434    
    SLICE_X28Y47         FDPE (Setup_fdpe_C_D)       -0.005     2.429    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.429    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.354    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     3.017 (r) | SLOW    |    -0.624 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.700 (r) | SLOW    |    -0.238 (r) | FAST    |          |
sys_clk   | user_btn         | FDPE    | -     |     4.232 (r) | SLOW    |    -1.135 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      9.296 (r) | SLOW    |      2.987 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |     10.130 (r) | SLOW    |      3.187 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |      9.970 (r) | SLOW    |      3.060 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.781 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



