=====
SETUP
1.596
16.054
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[5]_s15
16.054
=====
SETUP
1.679
15.971
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[13]_s15
15.971
=====
SETUP
1.730
15.920
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[9]_s15
15.920
=====
SETUP
1.730
15.920
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[4]_s15
15.920
=====
SETUP
2.015
15.635
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[12]_s15
15.635
=====
SETUP
2.044
15.606
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[8]_s15
15.606
=====
SETUP
2.044
15.606
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[0]_s15
15.606
=====
SETUP
2.048
15.602
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[11]_s15
15.602
=====
SETUP
2.048
15.602
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[10]_s15
15.602
=====
SETUP
2.048
15.602
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[7]_s15
15.602
=====
SETUP
2.048
15.602
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[2]_s15
15.602
=====
SETUP
2.071
15.579
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5841
10.557
11.379
spi_pwm_1/regs_data_s5852
12.520
13.581
spi_pwm_1/regs_data_regs_data_RAMREG_11_G[5]_s15
15.579
=====
SETUP
2.108
15.542
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5841
10.557
11.379
spi_pwm_1/regs_data_s5852
12.520
13.581
spi_pwm_1/regs_data_regs_data_RAMREG_11_G[13]_s15
15.542
=====
SETUP
2.108
15.542
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5841
10.557
11.379
spi_pwm_1/regs_data_s5852
12.520
13.581
spi_pwm_1/regs_data_regs_data_RAMREG_11_G[4]_s15
15.542
=====
SETUP
2.281
15.369
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5843
10.577
11.399
spi_pwm_1/regs_data_s5850
12.702
13.504
spi_pwm_1/regs_data_regs_data_RAMREG_9_G[12]_s15
15.369
=====
SETUP
2.281
15.369
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5843
10.577
11.399
spi_pwm_1/regs_data_s5850
12.702
13.504
spi_pwm_1/regs_data_regs_data_RAMREG_9_G[4]_s15
15.369
=====
SETUP
2.365
15.285
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5845
12.697
13.322
spi_pwm_1/regs_data_regs_data_RAMREG_12_G[13]_s15
15.285
=====
SETUP
2.365
15.285
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5845
12.697
13.322
spi_pwm_1/regs_data_regs_data_RAMREG_12_G[5]_s15
15.285
=====
SETUP
2.370
15.280
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5853
12.697
13.322
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[13]_s15
15.280
=====
SETUP
2.370
15.280
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5853
12.697
13.322
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[5]_s15
15.280
=====
SETUP
2.414
14.879
17.293
spi_pwm_1/pwm_sub_pwms_0_counter_2_s0
1.027
1.485
spi_pwm_1/n1910_s2
2.968
4.067
spi_pwm_1/n1907_s2
5.372
6.194
spi_pwm_1/n1905_s2
7.669
8.768
spi_pwm_1/n1902_s2
10.563
11.385
spi_pwm_1/n1900_s2
13.014
14.046
spi_pwm_1/n1900_s3
14.057
14.879
spi_pwm_1/pwm_sub_pwms_0_counter_14_s0
14.879
=====
SETUP
2.414
14.879
17.293
spi_pwm_1/pwm_sub_pwms_0_counter_2_s0
1.027
1.485
spi_pwm_1/n1910_s2
2.968
4.067
spi_pwm_1/n1907_s2
5.372
6.194
spi_pwm_1/n1905_s2
7.669
8.768
spi_pwm_1/n1902_s2
10.563
11.385
spi_pwm_1/n1900_s2
13.014
14.046
spi_pwm_1/n1899_s1
14.057
14.879
spi_pwm_1/pwm_sub_pwms_0_counter_15_s0
14.879
=====
SETUP
2.443
15.207
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5841
10.557
11.379
spi_pwm_1/regs_data_s5852
12.520
13.581
spi_pwm_1/regs_data_regs_data_RAMREG_11_G[12]_s15
15.207
=====
SETUP
2.443
15.207
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5841
10.557
11.379
spi_pwm_1/regs_data_s5852
12.520
13.581
spi_pwm_1/regs_data_regs_data_RAMREG_11_G[2]_s15
15.207
=====
SETUP
2.454
15.195
17.650
spi_pwm_1/spi_fsm_being_written_fsm_ptr_3_s1
1.027
1.485
spi_pwm_1/regs_data_s5831
2.321
3.347
spi_pwm_1/regs_data_s5824
3.766
4.792
spi_pwm_1/regs_data_s5828
5.217
6.039
spi_pwm_1/regs_data_s5821
7.498
8.597
spi_pwm_1/regs_data_s5844
10.577
11.399
spi_pwm_1/regs_data_s5849
13.030
14.056
spi_pwm_1/regs_data_regs_data_RAMREG_8_G[15]_s15
15.195
=====
HOLD
0.572
1.303
0.731
spi_slave_ctrl/spiCtrl/buffer_1_5_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/buffer_1_6_s0
1.303
=====
HOLD
0.572
1.303
0.731
spi_pwm_1/regs_data_regs_data_RAMREG_0_G[13]_s15
0.731
1.064
spi_pwm_1/pwm_sub_pwms_0_period_buf_13_s0
1.303
=====
HOLD
0.573
1.304
0.731
spi_slave_ctrl/spiCtrl/buffer_1_0_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/buffer_1_1_s0
1.304
=====
HOLD
0.573
1.304
0.731
spi_slave_ctrl/spiCtrl/buffer_1_1_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/buffer_1_2_s0
1.304
=====
HOLD
0.573
1.304
0.731
spi_slave_ctrl/spiCtrl/buffer_1_6_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/buffer_1_7_s0
1.304
=====
HOLD
0.577
1.308
0.731
spi_pwm_1/spi_fsm_being_written_fsm_temp_data_8_s0
0.731
1.064
spi_pwm_1/regs_data_regs_data_RAMREG_10_G[8]_s15
1.308
=====
HOLD
0.577
1.308
0.731
spi_slave_ctrl/spiCtrl/io_spi_ss_buffercc/buffers_1_s0
0.731
1.064
spi_pwm_1/ss_sync_regNext_s0
1.308
=====
HOLD
0.708
1.438
0.731
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s0
0.731
1.064
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_pushing_s0
1.066
1.438
spi_slave_ctrl/bridge_txLogic_streamUnbuffered_queueWithAvailability/logic_risingOccupancy_s0
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1
0.731
1.064
spi_pwm_1/n1800_s1
1.066
1.438
spi_pwm_1/pwm_pwm_area_timeout_area_counter_31_s1
1.438
=====
HOLD
0.708
1.438
0.731
spi_pwm_1/apb_operation_phase_0_s0
0.731
1.064
spi_pwm_1/n2005_s6
1.066
1.438
spi_pwm_1/apb_operation_phase_0_s0
1.438
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1
0.731
1.064
spi_pwm_1/n2085_s5
1.068
1.440
spi_pwm_1/spi_fsm_being_written_fsm_ptr_0_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1
0.731
1.064
spi_pwm_1/n2083_s5
1.068
1.440
spi_pwm_1/spi_fsm_being_written_fsm_ptr_2_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1
0.731
1.064
spi_pwm_1/n1829_s3
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_2_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1
0.731
1.064
spi_pwm_1/n1826_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_5_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_12_s1
0.731
1.064
spi_pwm_1/n1819_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_12_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1
0.731
1.064
spi_pwm_1/n1814_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_17_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1
0.731
1.064
spi_pwm_1/n1811_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_20_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_29_s1
0.731
1.064
spi_pwm_1/n1802_s1
1.068
1.440
spi_pwm_1/pwm_pwm_area_timeout_area_counter_29_s1
1.440
=====
HOLD
0.709
1.440
0.731
spi_pwm_1/pwm_pre_divicder_counter_0_s0
0.731
1.064
spi_pwm_1/n1766_s1
1.068
1.440
spi_pwm_1/pwm_pre_divicder_counter_0_s0
1.440
=====
HOLD
0.710
1.441
0.731
spi_slave_ctrl/spiCtrl/counter_value_2_s0
0.731
1.064
spi_slave_ctrl/spiCtrl/counter_valueNext_2_s1
1.069
1.441
spi_slave_ctrl/spiCtrl/counter_value_2_s0
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/apb_m_PWRITE_s4
0.731
1.064
spi_pwm_1/n2357_s7
1.069
1.441
spi_pwm_1/apb_m_PWRITE_s4
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3
0.731
1.064
spi_pwm_1/n1831_s4
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_0_s3
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_1_s1
0.731
1.064
spi_pwm_1/n1830_s2
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_1_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_11_s1
0.731
1.064
spi_pwm_1/n1820_s1
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_11_s1
1.441
=====
HOLD
0.710
1.441
0.731
spi_pwm_1/pwm_pwm_area_timeout_area_counter_28_s1
0.731
1.064
spi_pwm_1/n1803_s4
1.069
1.441
spi_pwm_1/pwm_pwm_area_timeout_area_counter_28_s1
1.441
