
Designed a Verilog-based IÂ²C master controller implementing start/stop conditions, address/data sequencing, ACK/NACK handling, and open-drain SDA/SCL timing using an FSM.
