/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:        allregs_v.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080172,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011900,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080147,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011800,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x630b0000,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d18,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x530c0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x630b0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080173,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080148,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d19,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011900,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d19,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080174,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d1a,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011a00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFI_1_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d1a,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFI_ECC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011600,
        0,
        2,
        soc_EGR_MASK_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFI_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508016f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFI_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080144,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFI_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011500,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFI_PARITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x630a0000,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFI_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d15,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VFI_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x530b0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFI_PARITY_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x630a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080170,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080145,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d16,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011600,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d16,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080171,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d17,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011700,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFI_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d17,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFI_PDA_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010d00,
        0,
        4,
        soc_VFI_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_VFI_PDA_CONTROL_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010d00,
        0,
        1,
        soc_VFI_PDA_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080117,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570f0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_DST_COMPRESSION_CAM_BIST_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570d0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_2_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570f0000,
        0,
        8,
        soc_DST_COMPRESSION_CAM_BIST_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_2_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570f0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_DST_COMPRESSION_CAM_BIST_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_2_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570f0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_DST_COMPRESSION_CAM_BIST_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_2_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570f0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_DST_COMPRESSION_CAM_BIST_CONFIG_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570d0000,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570d0000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570d0000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570d0000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011d00,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011a00,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408012a,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011900,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130e0000,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080149,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010c00,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c35,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d18,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13100000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130e0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330c0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570e0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330c0000,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330c0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330c0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330c0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570e0000,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570e0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570e0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONFIG_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570e0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001a,
        0,
        17,
        soc_VFP_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011a00,
        0,
        8,
        soc_VFP_CAM_BIST_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011700,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080127,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011600,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130b0000,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080114,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080146,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010800,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c2c,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d15,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130d0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130b0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33090000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57090000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        18,
        soc_VFP_CAM_BIST_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33090000,
        0,
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33090000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33090000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33090000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_VFP_CAM_BIST_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57090000,
        0,
        18,
        soc_VFP_CAM_BIST_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57090000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        18,
        soc_VFP_CAM_BIST_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57090000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        18,
        soc_VFP_CAM_BIST_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_CONTROL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57090000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        18,
        soc_VFP_CAM_BIST_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080116,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011c00,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011900,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080129,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011800,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130d0000,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080148,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010b00,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c2e,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d17,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130f0000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130d0000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330b0000,
        SOC_REG_FLAG_WO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570c0000,
        SOC_REG_FLAG_WO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330b0000,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330b0000,
        SOC_REG_FLAG_WO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330b0000,
        SOC_REG_FLAG_WO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330b0000,
        SOC_REG_FLAG_WO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570c0000,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570c0000,
        SOC_REG_FLAG_WO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570c0000,
        SOC_REG_FLAG_WO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570c0000,
        SOC_REG_FLAG_WO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S10_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080015,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S12_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080016,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S14_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080017,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S14_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S15_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080018,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S15_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S2_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080010,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S3_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080011,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S5_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080012,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S6_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080013,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_S8_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080014,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080019,
        SOC_REG_FLAG_RO,
        2,
        soc_EFP_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011900,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011600,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080126,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011500,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130a0000,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080113,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080145,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010700,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c23,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d14,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130c0000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130a0000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33080000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57080000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33080000,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33080000,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33080000,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33080000,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57080000,
        SOC_REG_FLAG_RO,
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57080000,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57080000,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_BIST_STATUS_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57080000,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_EFP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_3_THRU_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001c,
        0,
        4,
        soc_VFP_CAM_CONTROL_3_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080115,
        0,
        8,
        soc_VFP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011b00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_VFP_CAM_CONTROL_SLICE_3_0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011800,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080128,
        0,
        8,
        soc_VFP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011700,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130c0000,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080147,
        0,
        8,
        soc_VFP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010a00,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c2d,
        0,
        8,
        soc_VFP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d16,
        0,
        1,
        soc_FP_CAM_CONTROL_SLICE_3_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130e0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130c0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_CONTROL_SLICE_11_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330a0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570a0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330a0000,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330a0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330a0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330a0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570a0000,
        0,
        2,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570a0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570a0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570a0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080118,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011e00,
        0,
        1,
        soc_VFP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408012b,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408014a,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c37,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_DEBUG_DATA_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001d,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_DEBUG_DATA_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001e,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_DEBUG_DATA_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001f,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_DEBUG_DATA_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080020,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_DEBUG_DATA_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080021,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_DEBUG_DATA_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080022,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_DEBUG_GLOBAL_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080023,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_CAM_DEBUG_SENDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080024,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_CAM_SER_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x570b0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IFP_TCAM_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080025,
        0,
        16,
        soc_VFP_KEY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000300,
        SOC_REG_FLAG_64_BITS,
        22,
        soc_VFP_KEY_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080022,
        0,
        4,
        soc_VFP_KEY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000300,
        SOC_REG_FLAG_64_BITS,
        22,
        soc_VFP_KEY_CONTROL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000300,
        SOC_REG_FLAG_64_BITS,
        22,
        soc_VFP_KEY_CONTROL_1_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002100,
        SOC_REG_FLAG_64_BITS,
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002100,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000300,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        SOC_REG_FLAG_64_BITS,
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000300,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000300,
        SOC_REG_FLAG_64_BITS,
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000300,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000300,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_1_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000300,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        22,
        soc_VFP_KEY_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x003fffff)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000400,
        0,
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080622,
        0,
        8,
        soc_VFP_KEY_CONTROL_2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000400,
        0,
        4,
        soc_VFP_KEY_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002200,
        0,
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000400,
        0,
        4,
        soc_VFP_KEY_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080603,
        0,
        4,
        soc_VFP_KEY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080622,
        0,
        4,
        soc_VFP_KEY_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000400,
        0,
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000400,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000400,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000400,
        0,
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000400,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000400,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_2_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000400,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_KEY_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe000200,
        0,
        10,
        soc_VFP_KEY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000200,
        0,
        10,
        soc_VFP_KEY_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080021,
        0,
        18,
        soc_VFP_KEY_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080602,
        0,
        18,
        soc_VFP_KEY_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_KEY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080621,
        0,
        18,
        soc_VFP_KEY_CONTROL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_POLICY_ECC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011300,
        0,
        2,
        soc_EGR_MASK_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080142,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011400,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011000,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080121,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011200,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d11,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080143,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTR_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011500,
        0,
        3,
        soc_EGR_ETAG_PCP_DE_MAPPING_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTR_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011100,
        0,
        3,
        soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080122,
        0,
        3,
        soc_EGR_IP_TUNNEL_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011300,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d12,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080144,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011400,
        0,
        3,
        soc_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_POLICY_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d13,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c07,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c08,
        SOC_REG_FLAG_RO,
        2,
        soc_VFP_POLICY_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_PDAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010e00,
        0,
        4,
        soc_EFP_POLICY_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080119,
        0,
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011f00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_64_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330d0000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330d0000,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330d0000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330d0000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x330d0000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_64_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011b00,
        0,
        5,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408012c,
        0,
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011a00,
        0,
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130f0000,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408014b,
        0,
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010d00,
        0,
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c38,
        0,
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d19,
        0,
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13110000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130f0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57100000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57100000,
        0,
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57100000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57100000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57100000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VFP_POLICY_TABLE_RAM_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408001b,
        0,
        8,
        soc_VFP_SLICE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe000100,
        0,
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000100,
        0,
        8,
        soc_VFP_SLICE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000200,
        0,
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000200,
        0,
        8,
        soc_VFP_SLICE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002000,
        0,
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080020,
        0,
        8,
        soc_VFP_SLICE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000200,
        0,
        8,
        soc_VFP_SLICE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080601,
        0,
        8,
        soc_VFP_SLICE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080620,
        0,
        8,
        soc_VFP_SLICE_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12002000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000200,
        0,
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000200,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000200,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000200,
        0,
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000200,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000200,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_CONTROL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000200,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VFP_SLICE_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VFP_SLICE_MAPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080036,
        0,
        8,
        soc_EFP_SLICE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe000300,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000300,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000500,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000500,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12003600,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000500,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080604,
        0,
        8,
        soc_VFP_SLICE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080636,
        0,
        8,
        soc_EFP_SLICE_MAPr_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12003600,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000500,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000500,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000500,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000500,
        0,
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000500,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000500,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VFP_SLICE_MAP_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000500,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_EFP_SLICE_MAP_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000e4e4, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VFP_TCAM_BLKSELr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010900,
        0,
        8,
        soc_VFP_TCAM_BLKSELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080279,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d48,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d46,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe08027a,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d49,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d47,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe08027b,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d4a,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d48,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_CTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080002,
        0,
        3,
        soc_VLAN_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080003,
        0,
        3,
        soc_VLAN_CTRL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x10201001, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000300,
        0,
        3,
        soc_VLAN_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000300,
        0,
        3,
        soc_VLAN_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000200,
        0,
        3,
        soc_VLAN_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000200,
        0,
        3,
        soc_VLAN_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080003,
        0,
        3,
        soc_VLAN_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000200,
        0,
        3,
        soc_VLAN_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1080603,
        0,
        3,
        soc_VLAN_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_CTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2a000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_CTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4e000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10200000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080c00,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_DBGCTRL_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010600,
        0,
        3,
        soc_VLAN_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_DBGCTRL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010700,
        0,
        2,
        soc_VLAN_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_DBGCTRL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010000,
        0,
        2,
        soc_VLAN_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_DBGCTRL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010000,
        0,
        2,
        soc_VLAN_DBGCTRL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_DBGCTRL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508012d,
        0,
        2,
        soc_VLAN_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_DBGCTRL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508011a,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_DBGCTRL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080c00,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_DEFAULT_PBMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000000,
        0,
        1,
        soc_VLAN_DEFAULT_PBMr_fields,
        SOC_RESET_VAL_DEC(0x3ffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_VLAN_DEFAULT_PBM_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000000,
        0,
        1,
        soc_VLAN_DEFAULT_PBM_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x3ffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_DEFAULT_PBM_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000000,
        0,
        1,
        soc_VLAN_DEFAULT_PBM_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_DEFAULT_PBM_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000100,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_DEFAULT_PBM_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_DEFAULT_PBM_LOr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000000,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_VLAN_DEFAULT_PBM_LOr_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_ECC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010000,
        0,
        2,
        soc_EGR_MASK_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080158,
        0,
        1,
        soc_VLAN_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_ING_PRI_CNG_MAP_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c44,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_MAC_AUX_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080010,
        0,
        2,
        soc_L2_AUX_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_VLAN_MAC_AUX_HASH_CONTROL_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080010,
        0,
        2,
        soc_L2_AUX_HASH_CONTROL_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000009, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_MAC_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c11,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_MAC_OR_XLATE_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c05,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_MAC_OR_XLATE_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c06,
        SOC_REG_FLAG_RO,
        4,
        soc_VLAN_MAC_OR_XLATE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080152,
        0,
        3,
        soc_VLAN_MEMORY_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b050000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_MEMORY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b060000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_MEMORY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f060000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_MEMORY_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b050000,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_VLAN_MEMORY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b050000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_MEMORY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b050000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_MEMORY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b050000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_MEMORY_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f060000,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_VLAN_MEMORY_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f060000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_MEMORY_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f060000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_MEMORY_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_0_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f060000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_MEMORY_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17060000,
        0,
        4,
        soc_VLAN_MEMORY_DBGCTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VLAN_MEMORY_DBGCTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f070000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_MEMORY_DBGCTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b060000,
        0,
        2,
        soc_VLAN_MEMORY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b060000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_MEMORY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b060000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_MEMORY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3b060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_MEMORY_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f070000,
        0,
        3,
        soc_VLAN_MEMORY_DBGCTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f070000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_MEMORY_DBGCTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f070000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_MEMORY_DBGCTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_1_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5f070000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_MEMORY_DBGCTRL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010000,
        0,
        6,
        soc_VLAN_MEMORY_DBGCTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17050000,
        0,
        4,
        soc_VLAN_MEMORY_DBGCTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010000,
        0,
        6,
        soc_VLAN_MEMORY_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d00,
        0,
        6,
        soc_VLAN_MEMORY_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_VLAN_MEMORY_DBGCTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_MEMORY_DBGCTRL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VLAN_MEMORY_DBGCTRL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508016c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011300,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011200,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63090000,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d12,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x530a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63090000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508016d,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011300,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d13,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508016e,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011400,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d14,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080196,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a011d00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080319,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a011a00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080197,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x608031a,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a011b00,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080198,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x608031b,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a011c00,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_ECC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a012000,
        0,
        2,
        soc_ING_DVP_TABLE_ECCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x7080199,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x608031c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a011d00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708019a,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x608031d,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a011e00,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x708019b,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x608031e,
        0,
        3,
        soc_EGR_MASK_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x1a011f00,
        0,
        3,
        soc_DSCP_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080c02,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010a00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010200,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010300,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080001,
        0,
        2,
        soc_L2_ENTRY_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508012f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010100,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17070000,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508011c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080153,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d01,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17040000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080c03,
        SOC_REG_FLAG_RO,
        2,
        soc_VLAN_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010300,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010b00,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010300,
        0,
        3,
        soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010400,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080002,
        SOC_REG_FLAG_RO,
        2,
        soc_ING_L3_NEXT_HOP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080130,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508011d,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080154,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010200,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d02,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080155,
        0,
        3,
        soc_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010300,
        0,
        3,
        soc_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d03,
        0,
        3,
        soc_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80801c9,
        0,
        1,
        soc_EP_CLASS_RESOLUTION_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080270,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012400,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42013000,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012800,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e014000,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e013200,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d3f,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e013f00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d3d,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012500,
        0,
        3,
        soc_VLAN_PROFILE_2_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42013100,
        0,
        3,
        soc_VLAN_PROFILE_2_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x42012900,
        0,
        3,
        soc_VLAN_PROFILE_2_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080271,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d40,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e014000,
        0,
        3,
        soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d3e,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe080272,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d41,
        0,
        3,
        soc_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x3e014100,
        0,
        3,
        soc_ING_PHYSICAL_PORT_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d3f,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_PROFILE_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010600,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c12,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010700,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010700,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010500,
        0,
        1,
        soc_ING_VLAN_TAG_ACTION_PROFILE_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010500,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080116,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13060000,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408010e,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408013a,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010600,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c42,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d07,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33060000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57060000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33060000,
        0,
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33060000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33060000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57060000,
        0,
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57060000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57060000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408011d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011000,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010c00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408011e,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011100,
        0,
        3,
        soc_EFP_METER_TABLE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011100,
        0,
        3,
        soc_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010d00,
        0,
        3,
        soc_EGR_FP_COUNTER_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_PROT_ECC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011c00,
        0,
        2,
        soc_EGR_MASK_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408014c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011b00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d1a,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408014d,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011c00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d1b,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408014e,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011d00,
        0,
        3,
        soc_EGR_OAM_LM_COUNTERS_0_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_PROT_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d1c,
        0,
        3,
        soc_CPB_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_VLAN_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16012200,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_VLAN_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_RAM_DBGCTRL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16012200,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_VLAN_RAM_DBGCTRL_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208011c,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa011600,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa010c00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080d0c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208011d,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080d0d,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa010d00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080d0d,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x208011e,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080d0e,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa010e00,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080d0e,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_STACKING_MODEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2080019,
        0,
        1,
        soc_VLAN_STACKING_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_STG_ADDR_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080000,
        0,
        1,
        soc_EGR_VLAN_STG_ADDR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x000001ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_STG_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080c01,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_STG_DBGCTRL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010100,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_STG_DBGCTRL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010800,
        0,
        2,
        soc_VLAN_STG_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_STG_DBGCTRL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010100,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_STG_DBGCTRL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508012e,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_STG_DBGCTRL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508011b,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_STG_DBGCTRL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080c01,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_STG_ECC_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080159,
        0,
        1,
        soc_VLAN_STG_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080156,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010400,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010c00,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010400,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010500,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010300,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080131,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010400,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17080000,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d04,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080132,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010500,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010d00,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010500,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_BCM56160_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010600,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080157,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d05,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010500,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d05,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080158,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d06,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010600,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_STG_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d06,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408010b,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_64r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57030000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_64_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57030000,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_64_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57030000,
        SOC_REG_FLAG_64_BITS |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_64_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57030000,
        SOC_REG_FLAG_64_BITS |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_64_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57030000,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_CPU_COS_CAM_BIST_CONFIG_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010400,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010400,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080002,
        0,
        2,
        soc_FP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010200,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080113,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13030000,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080137,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010200,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080048,
        0,
        4,
        soc_VLAN_SUBNET_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d04,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13030000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33030000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080172,
        0,
        4,
        soc_VLAN_SUBNET_CAM_BIST_CONFIG_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33030000,
        0,
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33030000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33030000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33030000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_CPU_COS_CAM_BIST_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080000,
        0,
        4,
        soc_L3_DEFIP_128_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080046,
        0,
        4,
        soc_L3_DEFIP_128_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONTROL_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080170,
        0,
        4,
        soc_VLAN_SUBNET_CAM_BIST_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408010c,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010500,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010500,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080005,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010300,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080114,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13040000,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080138,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010300,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408004b,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d05,
        SOC_REG_FLAG_WO,
        1,
        soc_FP_CAM_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13040000,
        SOC_REG_FLAG_WO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33040000,
        SOC_REG_FLAG_WO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57040000,
        SOC_REG_FLAG_WO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080173,
        0,
        1,
        soc_VLAN_SUBNET_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33040000,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33040000,
        SOC_REG_FLAG_WO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33040000,
        SOC_REG_FLAG_WO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33040000,
        SOC_REG_FLAG_WO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57040000,
        SOC_REG_FLAG_WO,
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57040000,
        SOC_REG_FLAG_WO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57040000,
        SOC_REG_FLAG_WO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57040000,
        SOC_REG_FLAG_WO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_CPU_COS_CAM_BIST_DBG_DATA_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080004,
        0,
        1,
        soc_FP_CAM_BIST_DBG_DATA_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DEBUG_SENDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080003,
        0,
        1,
        soc_VLAN_SUBNET_CAM_BIST_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S10_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080007,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S10_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080007,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S10_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c07,
        SOC_REG_FLAG_RO,
        2,
        soc_FP_CAM_BIST_S10_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S2_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080002,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S2_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080002,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S2_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c02,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S3_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080003,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S3_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080003,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S3_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c03,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S5_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080004,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S5_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080004,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S5_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c04,
        SOC_REG_FLAG_RO,
        3,
        soc_L2_USER_ENTRY_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S6_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080005,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S6_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080005,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S6_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c05,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S8_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080006,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S8_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080006,
        SOC_REG_FLAG_RO,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S8_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c06,
        SOC_REG_FLAG_RO,
        4,
        soc_FP_CAM_BIST_S12_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080001,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010300,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010300,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080001,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010100,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080112,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13020000,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408010a,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080136,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010100,
        SOC_REG_FLAG_RO,
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c01,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080047,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d03,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13020000,
        SOC_REG_FLAG_RO |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_ESM_PKT_TYPE_ID_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33020000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57020000,
        SOC_REG_FLAG_RO |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080171,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33020000,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33020000,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33020000,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33020000,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57020000,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57020000,
        SOC_REG_FLAG_RO |
                          (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57020000,
        SOC_REG_FLAG_RO |
                          (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57020000,
        SOC_REG_FLAG_RO |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FP_CAM_BIST_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080000,
        0,
        3,
        soc_VLAN_SUBNET_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c00,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010200,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010200,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010000,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010000,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080111,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13010000,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080109,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080135,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010000,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c40,
        0,
        2,
        soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d02,
        0,
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13010000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33010000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57010000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33010000,
        0,
        5,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33010000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33010000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33010000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57010000,
        0,
        8,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57010000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57010000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57010000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_SUBNET_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c10,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010600,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010600,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010400,
        0,
        1,
        soc_VFP_CAM_CONTROL_TM_7_THRU_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010400,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080115,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13050000,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56624_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408010d,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080139,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56450_B1) || \
    defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010400,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c41,
        0,
        2,
        soc_CFAPMEMDEBUG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d06,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13050000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33050000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57050000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33050000,
        0,
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33050000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33050000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33050000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57050000,
        0,
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57050000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57050000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57050000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_PROTOCOL_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408011f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011200,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010e00,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080120,
        0,
        3,
        soc_CPU_TS_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_PARITY_STATUS_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011300,
        0,
        3,
        soc_EGR_MOD_MAP_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_DATA_PARITY_STATUS_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010f00,
        0,
        3,
        soc_FP_FIELD_SEL_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408014f,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011f00,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011e00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d1d,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080150,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12012000,
        0,
        4,
        soc_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d1e,
        0,
        4,
        soc_VLAN_SUBNET_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011f00,
        0,
        4,
        soc_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d1e,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080151,
        0,
        3,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACK_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12012100,
        0,
        4,
        soc_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d1f,
        0,
        4,
        soc_VLAN_SUBNET_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12012000,
        0,
        4,
        soc_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d1f,
        0,
        3,
        soc_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_VLAN_TAG_ACTION_PROFILE_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010500,
        0,
        2,
        soc_IFP_ING_DVP_2_CONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_CONFIGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080008,
        0,
        2,
        soc_FP_CAM_BIST_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080006,
        0,
        2,
        soc_CPU_COS_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_DBG_DATAr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000b,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000a,
        0,
        1,
        soc_FP_CAM_BIST_DBG_DATA_VALIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_DEBUG_SENDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080009,
        0,
        1,
        soc_VLAN_SUBNET_CAM_BIST_DEBUG_SENDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S10_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c0f,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S2_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000a,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S2_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000a,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S2_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S2_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c0a,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S3_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000b,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S3_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000b,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S3_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S3_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c0b,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S5_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000c,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S5_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000c,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S5_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S5_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c0c,
        SOC_REG_FLAG_RO,
        3,
        soc_EGR_VXLT_CAM_BIST_S2_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S6_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000d,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S6_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000d,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S6_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S6_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c0d,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S8_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000e,
        SOC_REG_FLAG_RO,
        2,
        soc_EGR_VXLT_CAM_BIST_S8_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S8_STATUS_BCM56504_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408000e,
        SOC_REG_FLAG_RO,
        1,
        soc_EGR_VXLT_CAM_BIST_S8_STATUS_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_S8_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c0e,
        SOC_REG_FLAG_RO,
        4,
        soc_EGR_VXLT_CAM_BIST_S3_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080009,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_STATUS_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080007,
        SOC_REG_FLAG_RO,
        1,
        soc_FP_CAM_BIST_STATUS_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_BIST_STATUS_BCM56800_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c09,
        0,
        2,
        soc_L2_USER_ENTRY_CAM_BIST_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080008,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_CAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c08,
        0,
        2,
        soc_EGR_VXLT_CAM_CONTROL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c13,
        0,
        1,
        soc_CFAPMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408010f,
        0,
        4,
        soc_VLAN_XLATE_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080110,
        0,
        4,
        soc_VLAN_XLATE_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0a,
        0,
        4,
        soc_VLAN_XLATE_DATA_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0b,
        0,
        16,
        soc_VLAN_XLATE_DATA_DBGCTRL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010900,
        0,
        3,
        soc_VLAN_XLATE_DATA_DBGCTRL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010a00,
        0,
        3,
        soc_VLAN_XLATE_DATA_DBGCTRL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010b00,
        0,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010c00,
        0,
        16,
        soc_VLAN_XLATE_DATA_DBGCTRL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010800,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010800,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_0_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010800,
        0,
        2,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010600,
        0,
        1,
        soc_VLAN_XLATE_DATA_DBGCTRL_0_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010600,
        0,
        1,
        soc_VLAN_XLATE_DATA_DBGCTRL_0_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080117,
        0,
        4,
        soc_VLAN_XLATE_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010500,
        0,
        3,
        soc_IFP_METER_TABLE_TM_SLICE_0_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408013b,
        0,
        4,
        soc_VLAN_XLATE_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d08,
        0,
        3,
        soc_VLAN_XLATE_DATA_DBGCTRL_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010900,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010900,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010900,
        0,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010700,
        0,
        1,
        soc_VLAN_XLATE_DATA_DBGCTRL_1_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010700,
        0,
        1,
        soc_VLAN_XLATE_DATA_DBGCTRL_1_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080118,
        0,
        4,
        soc_VLAN_XLATE_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010600,
        0,
        3,
        soc_IFP_METER_TABLE_TM_SLICE_3_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408013c,
        0,
        4,
        soc_VLAN_XLATE_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d09,
        0,
        3,
        soc_VLAN_XLATE_DATA_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010a00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010a00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_0_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010a00,
        0,
        2,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010800,
        0,
        3,
        soc_VLAN_XLATE_DATA_DBGCTRL_2_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2_BCM56270_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010800,
        0,
        3,
        soc_VLAN_XLATE_DATA_DBGCTRL_2_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010700,
        0,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_2_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13070000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_ING_DNAT_ADDRESS_TYPE_B0_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010b00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe010b00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_1_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010b00,
        0,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_1_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010900,
        0,
        16,
        soc_VLAN_XLATE_DATA_DBGCTRL_3_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010800,
        0,
        16,
        soc_VLAN_XLATE_DATA_DBGCTRL_3_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_ING_DNAT_ADDRESS_TYPE_B0_PDAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_4_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010a00,
        0,
        3,
        soc_VLAN_XLATE_DATA_DBGCTRL_4_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_5_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010b00,
        0,
        3,
        soc_VLAN_XLATE_DATA_DBGCTRL_5_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_6_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010c00,
        0,
        2,
        soc_VLAN_XLATE_DATA_DBGCTRL_6_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_7_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010d00,
        0,
        16,
        soc_VLAN_XLATE_DATA_DBGCTRL_7_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080c43,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13170000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VLAN_XLATE_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13160000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_XLATE_DBGCTRL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13160000,
        0,
        5,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13150000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33100000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57130000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33100000,
        0,
        5,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33100000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33100000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33100000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        5,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57130000,
        0,
        6,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57130000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57130000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_0_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57130000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_VLAN_XLATE_DBGCTRL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13150000,
        0,
        1,
        soc_VLAN_XLATE_DBGCTRL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DBGCTRL_1_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13140000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VLAN_XLATE_DBGCTRL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DEBUG_DATA_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080168,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VLAN_XLATE_DEBUG_DATA_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_XLATE_DEBUG_DATA_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080169,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VLAN_XLATE_DEBUG_DATA_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_ECC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010e00,
        0,
        2,
        soc_EGR_MASK_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080008,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe000000,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000000,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000100,
        0,
        3,
        soc_VLAN_XLATE_HASH_CONTROL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000100,
        0,
        3,
        soc_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000800,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080600,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080608,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x32000100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x56000100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_EGR_VLAN_XLATE_HASH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM88732_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408005f,
        0,
        2,
        soc_EGR_VLAN_XLATE_HASH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000000a, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13090000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x130b0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13070000,
        0,
        1,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13070000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33070000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57070000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33070000,
        0,
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33070000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33070000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x33070000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57070000,
        0,
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57070000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57070000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_0_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x57070000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_MPLS_ENTRY_LP_DATA_DBGCTRL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13080000,
        0,
        1,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_1_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_2_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13090000,
        0,
        4,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_2_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VLAN_XLATE_LP_DATA_DBGCTRL_2_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x13090000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VLAN_XLATE_LP_DATA_DBGCTRL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080111,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011600,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011200,
        0,
        1,
        soc_DEVICE_STREAM_ID_TO_PP_PORT_MAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080123,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010d00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408013d,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0c,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080112,
        0,
        4,
        soc_EGR_VLAN_XLATE_PARITY_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080124,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080125,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_0_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011700,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_0_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011300,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_53570_A0) || \
    defined(BCM_56160_A0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_1_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xe011800,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_1_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011400,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408013e,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408013f,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0d,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010e00,
        0,
        3,
        soc_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0d,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0e,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12010f00,
        0,
        3,
        soc_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0e,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080140,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080141,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0f,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011000,
        0,
        3,
        soc_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d0f,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d10,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12011100,
        0,
        3,
        soc_VLAN_XLATE_PARITY_STATUS_INTR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080d10,
        0,
        3,
        soc_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VMON_ADC_CTRL0r */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0x1800f394,
        0,
        8,
        soc_VMON_ADC_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00003003, 0x00000000)
        SOC_RESET_MASK_DEC(0x7ff777f3, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VMON_CTRL0r */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0x1800f39c,
        0,
        2,
        soc_VMON_CTRL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ff03ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VMON_CTRL1r */
        soc_block_list[1],
        soc_iprocreg,
        1,
        0x1800f3a0,
        0,
        3,
        soc_VMON_CTRL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x8001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_CNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080200,
        0,
        1,
        soc_VOQFC_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_MSG_PORT_SEL0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080080,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_MSG_PORT_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_MSG_PORT_SEL1r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080090,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_MSG_PORT_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_MSG_PORT_SEL2r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x150800a0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_MSG_PORT_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_MSG_PORT_SEL3r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x150800b0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_MSG_PORT_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_MSG_PORT_SEL4r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x150800c0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_MSG_PORT_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_MSG_PORT_SEL5r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x150800d0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_MSG_PORT_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_MSG_PORT_SEL6r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x150800e0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_MSG_PORT_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_MSG_PORT_SEL7r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x150800f0,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_MSG_PORT_SEL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_MERGE_GRP0r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080100,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_STATE_MERGE_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_MERGE_GRP1r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080110,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_STATE_MERGE_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_MERGE_GRP2r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080120,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_STATE_MERGE_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_MERGE_GRP3r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080130,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_STATE_MERGE_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_MERGE_GRP4r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080140,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_STATE_MERGE_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_MERGE_GRP5r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080150,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_STATE_MERGE_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_MERGE_GRP6r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080160,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_STATE_MERGE_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_MERGE_GRP7r */
        soc_block_list[4],
        soc_genreg,
        16,
        0x15080170,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_VOQFC_STATE_MERGE_GRP0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_PORT0_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080180,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VOQFC_STATE_PORT0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_PORT1_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080181,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VOQFC_STATE_PORT0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_PORT2_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080182,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VOQFC_STATE_PORT0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_PORT3_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080183,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VOQFC_STATE_PORT0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_PORT4_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080184,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VOQFC_STATE_PORT0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_PORT5_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080185,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VOQFC_STATE_PORT0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_PORT6_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080186,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VOQFC_STATE_PORT0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQFC_STATE_PORT7_64r */
        soc_block_list[4],
        soc_genreg,
        1,
        0x15080187,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VOQFC_STATE_PORT0_64r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQ_COS_MAP_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d4f,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQ_COS_MAP_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d50,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQ_COS_MAP_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xf080d51,
        0,
        3,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VOQ_WRED_AVG_QSIZEr */
        soc_block_list[4],
        soc_portreg,
        72,
        0x17000200,
        SOC_REG_FLAG_ARRAY,
        3,
        soc_GLOBAL_SP_WRED_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        45,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x53000000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_CAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000000,
        0,
        2,
        soc_VP_CAM_DBGCTRL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63000000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_CAM_DBGCTRL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37010000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b010000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37010000,
        0,
        2,
        soc_VP_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37010000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37010000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37010000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_CAM_DBGCTRL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b010000,
        0,
        3,
        soc_VP_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b010000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b010000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_CAM_DBGCTRL_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b010000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_CAM_DBGCTRL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VP_GROUP_CHECK_ENABLEr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16005800,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_GROUP_CHECK_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VP_GROUP_CHECK_ENABLE_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16005800,
        0,
        1,
        soc_VP_GROUP_CHECK_ENABLE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x53060000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VP_RAM_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x53070000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_VP_RAM_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x53080000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_VP_RAM_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37090000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370a0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370b0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370c0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370d0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370e0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63060000,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_VP_RAM_CONTROL_0_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63060000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        8,
        soc_VP_RAM_CONTROL_0_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37060000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b060000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37060000,
        0,
        3,
        soc_VP_RAM_CONTROL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37060000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37060000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_0_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b060000,
        0,
        3,
        soc_VP_RAM_CONTROL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b060000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b060000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_0_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b060000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63070000,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_VP_RAM_CONTROL_1_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63070000,
        SOC_REG_FLAG_64_BITS |
                          (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        6,
        soc_VP_RAM_CONTROL_1_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37070000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b070000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37070000,
        0,
        1,
        soc_VP_RAM_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37070000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37070000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37070000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_1_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b070000,
        0,
        1,
        soc_VP_RAM_CONTROL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b070000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b070000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_1_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b070000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_1_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37080000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b080000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37080000,
        0,
        2,
        soc_VP_RAM_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37080000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37080000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37080000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_2_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b080000,
        0,
        2,
        soc_VP_RAM_CONTROL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b080000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b080000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_2_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b080000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_2_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b090000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37090000,
        0,
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37090000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37090000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x37090000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b090000,
        0,
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b090000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b090000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_3_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b090000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0a0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370a0000,
        0,
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370a0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370a0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370a0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0a0000,
        0,
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0a0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0a0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_4_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0a0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_4r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0b0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370b0000,
        0,
        1,
        soc_VP_RAM_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370b0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370b0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370b0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_5r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0b0000,
        0,
        1,
        soc_VP_RAM_CONTROL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0b0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0b0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_5_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0b0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_5_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0c0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370c0000,
        0,
        3,
        soc_VP_RAM_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370c0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370c0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370c0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_6r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0c0000,
        0,
        3,
        soc_VP_RAM_CONTROL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0c0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0c0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_6_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0c0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        3,
        soc_VP_RAM_CONTROL_6_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0d0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370d0000,
        0,
        2,
        soc_VP_RAM_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370d0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370d0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370d0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_7r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0d0000,
        0,
        2,
        soc_VP_RAM_CONTROL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0d0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0d0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_7_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0d0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        2,
        soc_VP_RAM_CONTROL_7_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0e0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_8_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_PIPE0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370e0000,
        0,
        1,
        soc_VP_RAM_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_PIPE1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370e0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_PIPE2r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370e0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_PIPE3r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370e0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_8r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_PIPE0_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0e0000,
        0,
        1,
        soc_VP_RAM_CONTROL_8_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_PIPE1_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0e0000,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_8_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_PIPE2_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0e0000,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_8_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_RAM_CONTROL_8_PIPE3_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0e0000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VP_RAM_CONTROL_8_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VP_SER_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x53090000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        16,
        soc_VP_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VP_SER_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63080000,
        0,
        9,
        soc_VP_SER_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VP_SER_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x63080000,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_VP_SER_CONTROL_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VP_SER_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x370f0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        10,
        soc_VP_SER_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VP_SER_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5b0f0000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        9,
        soc_VP_SER_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_VRF_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x608000b,
        0,
        1,
        soc_VRF_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM53570_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x12000200,
        0,
        1,
        soc_CFAP_ARBITER_MASK_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000a00,
        0,
        1,
        soc_VRF_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_VRF_MASK_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x608000b,
        0,
        1,
        soc_VRF_MASK_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000900,
        0,
        1,
        soc_VRF_MASK_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VRF_MASK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508060b,
        0,
        1,
        soc_VRF_MASK_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VRF_MASK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000a00,
        0,
        1,
        soc_VRF_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000b00,
        0,
        1,
        soc_VRF_MASK_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_REG_INT_VRF_MASK_BCM56560_B0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000b00,
        0,
        2,
        soc_VRF_MASK_BCM56560_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VRF_MASK_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508000b,
        0,
        1,
        soc_VRF_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56640_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000900,
        0,
        1,
        soc_VRF_MASK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56820_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080604,
        0,
        1,
        soc_L2_ENTRY_ADDR_MASK_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VRF_MASK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x508060b,
        0,
        1,
        soc_VRF_MASK_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VRF_MASK_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16000b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VRF_MASK_BCM56860_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VRF_MASK_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VRF_MASK_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_VRF_MASK_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VRF_PARITY_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080175,
        0,
        1,
        soc_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_REG_INT_VRF_PARITY_CONTROL_BCM56260_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011c00,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VRF_PARITY_CONTROL_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011b00,
        0,
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VRF_PARITY_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x170a0000,
        0,
        1,
        soc_L2_USER_ENTRY_DATA_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VRF_PARITY_CONTROL_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d1b,
        0,
        1,
        soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VRF_PARITY_CONTROL_BCM56850_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x17070000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VRF_PARITY_CONTROL_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x170a0000,
        (6 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_FT_CNTR_SER_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VRF_PARITY_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080176,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VRF_PARITY_STATUS_INTR_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d1c,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VRF_PARITY_STATUS_INTR_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011c00,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VRF_PARITY_STATUS_INTR_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d1c,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_VRF_PARITY_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080177,
        0,
        3,
        soc_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_VRF_PARITY_STATUS_NACK_BCM56440_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d1d,
        0,
        3,
        soc_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_VRF_PARITY_STATUS_NACK_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16011d00,
        0,
        3,
        soc_EFP_METER_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_VRF_PARITY_STATUS_NACK_BCM56840_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5080d1d,
        0,
        3,
        soc_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_VRF_PDA_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010e00,
        0,
        1,
        soc_VRF_PDA_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_VRF_PDA_CONTROL_BCM56340_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x16010e00,
        0,
        1,
        soc_VRF_PDA_CONTROL_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_VXLAN_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa00a100,
        SOC_REG_FLAG_64_BITS |
                          (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VXLAN_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VXLAN_CONTROL_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0xa00a100,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_VXLAN_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VXLAN_CONTROL_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2e002000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VXLAN_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VXLAN_CONTROL_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52002000,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        4,
        soc_VXLAN_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_VXLAN_DEFAULT_NETWORK_SVPr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x52000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MIM_DEFAULT_NETWORK_SVP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_VXLAN_DEFAULT_NETWORK_SVP_BCM56560_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000300,
        0,
        1,
        soc_L2GRE_DEFAULT_NETWORK_SVPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_VXLAN_DEFAULT_NETWORK_SVP_BCM56860_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x62000300,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_MIM_DEFAULT_NETWORK_SVP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_VXLAN_DEFAULT_NETWORK_SVP_BCM56960_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x36000300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L2GRE_DEFAULT_NETWORK_SVPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_VXLAN_DEFAULT_NETWORK_SVP_BCM56970_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x5a000200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        1,
        soc_L2GRE_DEFAULT_NETWORK_SVPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
        0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_CONTROL_0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408015f,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_VXLT_DEBUG_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_CONTROL_1r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080160,
        0,
        18,
        soc_VXLT_DEBUG_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_EVENTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080161,
        SOC_REG_FLAG_64_BITS,
        42,
        soc_VXLT_DEBUG_EVENTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_EVENT_MASKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080162,
        SOC_REG_FLAG_64_BITS,
        42,
        soc_VXLT_DEBUG_EVENT_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_STATUSr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080163,
        0,
        3,
        soc_VXLT_DEBUG_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_STATUS_XLATE_0_Ar */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080164,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_VXLT_DEBUG_STATUS_XLATE_0_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_STATUS_XLATE_0_Br */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080166,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_VXLT_DEBUG_STATUS_XLATE_0_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_STATUS_XLATE_1_Ar */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080165,
        0,
        1,
        soc_VXLT_DEBUG_STATUS_XLATE_1_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_DEBUG_STATUS_XLATE_1_Br */
        soc_block_list[5],
        soc_genreg,
        1,
        0x4080167,
        0,
        1,
        soc_VXLT_DEBUG_STATUS_XLATE_1_Ar_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_PROTOCOL_INIT_DATA_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408016f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VXLT_PROTOCOL_INIT_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_RAM_CONTROL_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408016a,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_VXLT_RAM_CONTROL_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_SUBNET_DATA_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408016c,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VXLT_PROTOCOL_INIT_DATA_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_SUBNET_ECC_RAM_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408016b,
        0,
        1,
        soc_VXLT_SUBNET_ECC_RAM_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_XLATE_INIT_DATA_0_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408016d,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_VXLT_XLATE_INIT_DATA_0_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_VXLT_XLATE_INIT_DATA_1_DBGCTRLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x408016e,
        0,
        1,
        soc_VXLT_XLATE_INIT_DATA_1_DBGCTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

