/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [18:0] _02_;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~((_00_ | in_data[75]) & in_data[47]);
  reg [18:0] _04_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _04_ <= 19'h00000;
    else _04_ <= in_data[41:23];
  assign { _02_[18:1], _00_ } = _04_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[148:132] === in_data[168:152];
  assign celloutsig_1_7z = in_data[142:140] === in_data[99:97];
  assign celloutsig_1_2z = in_data[128:124] > { celloutsig_1_1z[4:2], celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign celloutsig_1_18z = in_data[109:105] > { celloutsig_1_10z[7:4], celloutsig_1_7z };
  assign celloutsig_0_4z = celloutsig_0_2z ? { celloutsig_0_3z[3:0], 1'h1 } : { celloutsig_0_1z[4:1], 1'h0 };
  assign { celloutsig_1_10z[9:3], celloutsig_1_10z[1:0] } = in_data[155] ? { in_data[180:175], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z } : { celloutsig_1_6z[1:0], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z[4:2], celloutsig_1_1z[2], celloutsig_1_7z };
  assign celloutsig_0_5z = { _02_[13:2], celloutsig_0_2z } != { _02_[17:11], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_4z = - { in_data[143:139], celloutsig_1_1z[4:2], celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign celloutsig_0_1z = - in_data[20:11];
  assign celloutsig_1_12z = ~ { in_data[146:144], celloutsig_1_2z };
  assign celloutsig_1_19z = ~ celloutsig_1_12z;
  assign celloutsig_0_3z = in_data[41:37] << { _02_[5:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = in_data[176:174] << { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_5z = ~((celloutsig_1_4z[1] & _01_[0]) | (celloutsig_1_0z & celloutsig_1_2z));
  assign { celloutsig_1_1z[2], celloutsig_1_1z[4:3] } = ~ { celloutsig_1_0z, in_data[101:100] };
  assign _02_[0] = _00_;
  assign celloutsig_1_10z[2] = celloutsig_1_10z[3];
  assign celloutsig_1_1z[1:0] = { celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign { out_data[128], out_data[99:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
