
*** Running vivado
    with args -log i2s_playback.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2s_playback.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source i2s_playback.tcl -notrace
Command: synth_design -top i2s_playback -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 396.750 ; gain = 103.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2s_playback' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Top/i2s_playback.vhd:56]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_1' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.runs/synth_1/.Xil/Vivado-9496-DESKTOP-IG2A35I/realtime/clk_wiz_1_stub.vhdl:5' bound to instance 'unit_clk_wiz_1' of component 'clk_wiz_1' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Top/i2s_playback.vhd:73]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.runs/synth_1/.Xil/Vivado-9496-DESKTOP-IG2A35I/realtime/clk_wiz_1_stub.vhdl:13]
	Parameter g_ms_ratio_w bound to: 3 - type: integer 
	Parameter g_sw_ratio_w bound to: 6 - type: integer 
	Parameter g_data_w bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'i2s_transceiver' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Driver_i2s/i2s_transceiver.vhd:15' bound to instance 'unit_i2s_transceiver' of component 'i2s_transceiver' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Top/i2s_playback.vhd:80]
INFO: [Synth 8-638] synthesizing module 'i2s_transceiver' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Driver_i2s/i2s_transceiver.vhd:41]
	Parameter g_ms_ratio_w bound to: 3 - type: integer 
	Parameter g_sw_ratio_w bound to: 6 - type: integer 
	Parameter g_data_w bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_transceiver' (1#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Driver_i2s/i2s_transceiver.vhd:41]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'digital_efects' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:16' bound to instance 'unit_digital_efects' of component 'digital_efects' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Top/i2s_playback.vhd:98]
INFO: [Synth 8-638] synthesizing module 'digital_efects' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:53]
	Parameter d_width bound to: 16 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoES' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/ES/EfectoES.vhd:35' bound to instance 'Unit_EfectES' of component 'EfectoES' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:85]
INFO: [Synth 8-638] synthesizing module 'EfectoES' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/ES/EfectoES.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoES' (2#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/ES/EfectoES.vhd:50]
	Parameter n bound to: 4000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoDELAY' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Delay/EfectoDELAY.vhd:36' bound to instance 'Unit_EfectDELAY' of component 'EfectoDELAY' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:99]
INFO: [Synth 8-638] synthesizing module 'EfectoDELAY' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Delay/EfectoDELAY.vhd:52]
	Parameter n bound to: 4000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoDELAY' (3#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Delay/EfectoDELAY.vhd:52]
	Parameter n bound to: 1000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoCHORUS' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Chorus/EfectoCHORUS.vhd:37' bound to instance 'Unit_EfectCHORUS' of component 'EfectoCHORUS' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:113]
INFO: [Synth 8-638] synthesizing module 'EfectoCHORUS' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Chorus/EfectoCHORUS.vhd:53]
	Parameter n bound to: 1000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'sine_wave_chorus' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/sine_wave_2_55_hz.vhd:36' bound to instance 'Unit_sine_wave_chorus' of component 'sine_wave_chorus' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Chorus/EfectoCHORUS.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sine_wave_chorus' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/sine_wave_2_55_hz.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sine_wave_chorus' (4#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/sine_wave_2_55_hz.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'EfectoCHORUS' (5#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Chorus/EfectoCHORUS.vhd:53]
	Parameter n bound to: 500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoVIBRATO' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Vibrato/EfectoVIBRATO.vhd:36' bound to instance 'Unit_EfectVIBRATO' of component 'EfectoVIBRATO' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:127]
INFO: [Synth 8-638] synthesizing module 'EfectoVIBRATO' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Vibrato/EfectoVIBRATO.vhd:52]
	Parameter n bound to: 500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'sine_wave' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/sine_wave_5_1_hz.vhd:31' bound to instance 'Unit_sine_wave' of component 'sine_wave' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Vibrato/EfectoVIBRATO.vhd:64]
INFO: [Synth 8-638] synthesizing module 'sine_wave' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/sine_wave_5_1_hz.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'sine_wave' (6#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/sine_wave_5_1_hz.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'EfectoVIBRATO' (7#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Vibrato/EfectoVIBRATO.vhd:52]
	Parameter n bound to: 500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoREVERB' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB.vhd:36' bound to instance 'Unit_EfectREVERB' of component 'EfectoREVERB' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:140]
INFO: [Synth 8-638] synthesizing module 'EfectoREVERB' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB.vhd:52]
	Parameter n bound to: 500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoREVERB' (8#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB.vhd:52]
	Parameter n bound to: 5000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoECO' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Eco/EfectoECO.vhd:35' bound to instance 'Unit_EfectECO' of component 'EfectoECO' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:153]
INFO: [Synth 8-638] synthesizing module 'EfectoECO' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Eco/EfectoECO.vhd:51]
	Parameter n bound to: 5000 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoECO' (9#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Eco/EfectoECO.vhd:51]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectCOMPRESSOR' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:34' bound to instance 'Unit_EfectCOMPRESSOR' of component 'EfectCOMPRESSOR' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:166]
INFO: [Synth 8-638] synthesizing module 'EfectCOMPRESSOR' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectCOMPRESSOR' (10#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoOVERDRIVE' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Overdrive/EfectoOVERDRIVE.vhd:34' bound to instance 'Unit_EfectOVERDRIVE' of component 'EfectoOVERDRIVE' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:179]
INFO: [Synth 8-638] synthesizing module 'EfectoOVERDRIVE' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Overdrive/EfectoOVERDRIVE.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoOVERDRIVE' (11#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Overdrive/EfectoOVERDRIVE.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
	Parameter d_deep bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'EfectoLOOPER' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Looper/EfectoLOOPER.vhd:35' bound to instance 'Unit_EfectLOOPER' of component 'EfectoLOOPER' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:192]
INFO: [Synth 8-638] synthesizing module 'EfectoLOOPER' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Looper/EfectoLOOPER.vhd:54]
	Parameter d_width bound to: 16 - type: integer 
	Parameter d_deep bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.runs/synth_1/.Xil/Vivado-9496-DESKTOP-IG2A35I/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'Unit_RAM' of component 'blk_mem_gen_1' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Looper/EfectoLOOPER.vhd:81]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.runs/synth_1/.Xil/Vivado-9496-DESKTOP-IG2A35I/realtime/blk_mem_gen_1_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'EfectoLOOPER' (12#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Looper/EfectoLOOPER.vhd:54]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoBANKFILTER' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/EfectoBankFilter.vhd:35' bound to instance 'Unit_EfectBANKFILTER' of component 'EfectoBANKFILTER' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:208]
INFO: [Synth 8-638] synthesizing module 'EfectoBANKFILTER' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/EfectoBankFilter.vhd:51]
	Parameter d_width bound to: 16 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Fir_Filter_bankfilter' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Fir_Filter_Autowah.vhd:34' bound to instance 'Unit_FIR_Filter_bankfilter_L' of component 'Fir_Filter_bankfilter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/EfectoBankFilter.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Fir_Filter_bankfilter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Fir_Filter_Autowah.vhd:48]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Ruta_datos_Fir_bankfilter' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:35' bound to instance 'U0' of component 'Ruta_datos_Fir_bankfilter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Fir_Filter_Autowah.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Ruta_datos_Fir_bankfilter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:50]
	Parameter d_width bound to: 16 - type: integer 
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_0' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:77]
INFO: [Synth 8-638] synthesizing module 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:30]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_d' (13#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:30]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_1' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:86]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_2' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:95]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_3' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:104]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_4' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:113]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_5' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:122]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_6' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:131]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_7' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:140]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_8' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:149]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_9' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:158]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_10' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:167]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_11' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:176]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_12' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:185]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_13' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:194]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_14' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:203]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'register_d' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/register.vhd:15' bound to instance 'register_d_15' of component 'register_d' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:212]
WARNING: [Synth 8-3936] Found unconnected internal register 'mult_aux_reg' and it is trimmed from '32' to '31' bits. [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'Ruta_datos_Fir_bankfilter' (14#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Ruta_datos_FIR_WAH.vhd:50]
INFO: [Synth 8-3491] module 'controlador_fir_bankfilter' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/controlador_fir_WAH.vhd:34' bound to instance 'U1' of component 'controlador_fir_bankfilter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Fir_Filter_Autowah.vhd:91]
INFO: [Synth 8-638] synthesizing module 'controlador_fir_bankfilter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/controlador_fir_WAH.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'controlador_fir_bankfilter' (15#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/controlador_fir_WAH.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Fir_Filter_bankfilter' (16#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Fir_Filter_Autowah.vhd:48]
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Fir_Filter_bankfilter' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/Fir_Filter_Autowah.vhd:34' bound to instance 'Unit_FIR_Filter_bankfilter_R' of component 'Fir_Filter_bankfilter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/EfectoBankFilter.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'EfectoBANKFILTER' (17#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/EfectoBankFilter.vhd:51]
	Parameter n1 bound to: 1500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'EfectoREVERB_PARAMETRIZADO' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:36' bound to instance 'Unit_EfectREVERB_PARAMETRIZADO' of component 'EfectoREVERB_PARAMETRIZADO' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:222]
INFO: [Synth 8-638] synthesizing module 'EfectoREVERB_PARAMETRIZADO' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:56]
	Parameter n1 bound to: 1500 - type: integer 
	Parameter d_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EfectoREVERB_PARAMETRIZADO' (18#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:56]
WARNING: [Synth 8-3848] Net enable_out in module/entity digital_efects does not have driver. [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'digital_efects' (19#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/digital_efects.vhd:53]
INFO: [Synth 8-3491] module 'display_interface' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_interface.vhd:16' bound to instance 'unit_display_interface' of component 'display_interface' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Top/i2s_playback.vhd:130]
INFO: [Synth 8-638] synthesizing module 'display_interface' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_interface.vhd:29]
INFO: [Synth 8-3491] module 'display_counter' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_counter.vhd:15' bound to instance 'unit_display_counter' of component 'display_counter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_interface.vhd:59]
INFO: [Synth 8-638] synthesizing module 'display_counter' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_counter.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'display_counter' (20#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_counter.vhd:26]
INFO: [Synth 8-3491] module 'display_states' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_states.vhd:15' bound to instance 'unit_display_states' of component 'display_states' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_interface.vhd:67]
INFO: [Synth 8-638] synthesizing module 'display_states' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_states.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'display_states' (21#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_states.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_interface.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'display_interface' (22#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_interface.vhd:29]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'leds' declared at 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/leds.vhd:15' bound to instance 'unit_leds' of component 'leds' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Top/i2s_playback.vhd:140]
INFO: [Synth 8-638] synthesizing module 'leds' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/leds.vhd:32]
	Parameter g_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'leds' (23#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/leds.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'i2s_playback' (24#1) [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Top/i2s_playback.vhd:56]
WARNING: [Synth 8-3331] design digital_efects has unconnected port enable_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 1426.688 ; gain = 1132.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1426.688 ; gain = 1132.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1426.688 ; gain = 1132.977
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'unit_digital_efects/Unit_EfectLOOPER/Unit_RAM'
Finished Parsing XDC File [c:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'unit_digital_efects/Unit_EfectLOOPER/Unit_RAM'
Parsing XDC File [c:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'unit_clk_wiz_1'
Finished Parsing XDC File [c:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'unit_clk_wiz_1'
Parsing XDC File [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Constrains/i2s_playback.xdc]
Finished Parsing XDC File [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Constrains/i2s_playback.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Constrains/i2s_playback.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2s_playback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2s_playback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 3227.953 ; gain = 4.789
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3241.277 ; gain = 4.805
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.120 . Memory (MB): peak = 3241.277 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.638 . Memory (MB): peak = 3241.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:51 ; elapsed = 00:02:47 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_100MHZ. (constraint file  c:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_100MHZ. (constraint file  c:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for unit_digital_efects/Unit_EfectLOOPER/Unit_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for unit_clk_wiz_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_i2s_state_reg' in module 'i2s_transceiver'
INFO: [Synth 8-5544] ROM "en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_l_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_r_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_r_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_i2s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_i2s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_i2s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_i2s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_i2s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_i2s_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_i2s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_i2s_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/sine_wave_2_55_hz.vhd:89]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sine_wave_chorus'
INFO: [Synth 8-5546] ROM "enable_5HZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Genericos/sine_wave_5_1_hz.vhd:85]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sine_wave'
INFO: [Synth 8-5546] ROM "enable_5HZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'EfectoLOOPER'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Reverb/EfectoREVERB_PARAMETRIZADO.vhd:265]
INFO: [Synth 8-5544] ROM "enable_n1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_n4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_n3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_disp_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'r_display7_reg[6:0]' into 'r_display1_reg[6:0]' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_interface.vhd:88]
INFO: [Synth 8-4471] merging register 'r_display8_reg[6:0]' into 'r_display1_reg[6:0]' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/LEDs_Displays/display_interface.vhd:89]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                      l0 |                              001 |                              001
                      l1 |                              010 |                              010
                      r0 |                              011 |                              011
                      r1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_i2s_state_reg' using encoding 'sequential' in module 'i2s_transceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             counting_up |                               00 |                               00
             change_down |                               01 |                               01
           counting_down |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sine_wave_chorus'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             counting_up |                               00 |                               00
             change_down |                               01 |                               01
           counting_down |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sine_wave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  inicio |                               00 |                               00
                     rec |                               01 |                               01
                 play_fw |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'EfectoLOOPER'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:15:10 ; elapsed = 00:15:07 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |EfectoDELAY__GB0                |           1|     32064|
|2     |EfectoDELAY__GB1                |           1|     32002|
|3     |EfectoDELAY__GB2                |           1|     32064|
|4     |EfectoDELAY__GB3                |           1|     32001|
|5     |EfectoCHORUS__GB0               |           1|     32980|
|6     |EfectoCHORUS__GB1               |           1|     32067|
|7     |EfectoECO__GB0                  |           1|     32065|
|8     |EfectoECO__GB1                  |           1|     32048|
|9     |EfectoECO__GB2                  |           1|     16219|
|10    |EfectoECO__GB3                  |           1|     20080|
|11    |EfectoECO__GB4                  |           1|     19905|
|12    |EfectoECO__GB5                  |           1|     20096|
|13    |EfectoECO__GB6                  |           1|     20048|
|14    |EfectoECO__GB7                  |           1|     20176|
|15    |EfectoECO__GB8                  |           1|     19980|
|16    |EfectoECO__GB9                  |           1|     20176|
|17    |EfectoECO__GB10                 |           1|     20160|
|18    |EfectoECO__GB11                 |           1|     20000|
|19    |EfectoECO__GB12                 |           1|     19984|
|20    |EfectoECO__GB13                 |           1|     20000|
|21    |EfectoECO__GB14                 |           1|     19984|
|22    |EfectoREVERB_PARAMETRIZADO__GB0 |           1|     27536|
|23    |EfectoREVERB_PARAMETRIZADO__GB1 |           1|      8144|
|24    |EfectoREVERB_PARAMETRIZADO__GB2 |           1|     15856|
|25    |EfectoREVERB_PARAMETRIZADO__GB3 |           1|     26806|
|26    |EfectoREVERB_PARAMETRIZADO__GB4 |           1|     24324|
|27    |EfectoREVERB                    |           1|     32921|
|28    |digital_efects__GCB1            |           1|      7436|
|29    |digital_efects__GCB2            |           1|     33015|
|30    |i2s_playback__GC0               |           1|      7058|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 16    
	   4 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 39060 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 6     
	   3 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 70    
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	  15 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 6     
	  12 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module EfectoDELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8002  
	                1 Bit    Registers := 1     
Module sine_wave_chorus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module EfectoCHORUS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2002  
	                1 Bit    Registers := 1     
Module EfectoREVERB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2002  
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module EfectoECO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 20002 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module EfectoREVERB_PARAMETRIZADO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 6002  
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module EfectoES 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module EfectCOMPRESSOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module EfectoOVERDRIVE 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module EfectoLOOPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 6     
	   3 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
Module register_d__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Ruta_datos_Fir_bankfilter__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module controlador_fir_bankfilter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module register_d__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module register_d 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Ruta_datos_Fir_bankfilter 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module controlador_fir_bankfilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module EfectoBANKFILTER 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module sine_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module EfectoVIBRATO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1002  
	                1 Bit    Registers := 1     
Module digital_efects 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 26    
Module i2s_transceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module display_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module display_states 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module display_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP l_data_out_aux0, operation Mode is: A*(B:0x50).
DSP Report: operator l_data_out_aux0 is absorbed into DSP l_data_out_aux0.
DSP Report: Generating DSP r_data_out_aux0, operation Mode is: A*(B:0x50).
DSP Report: operator r_data_out_aux0 is absorbed into DSP r_data_out_aux0.
INFO: [Synth 8-4471] merging register 'Unit_FIR_Filter_bankfilter_R/U1/state_reg_reg' into 'Unit_FIR_Filter_bankfilter_L/U1/state_reg_reg' [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Filters/controlador_fir_WAH.vhd:63]
DSP Report: Generating DSP Unit_FIR_Filter_bankfilter_L/U0/R2_reg_reg, operation Mode is: (A*B)'.
DSP Report: register Unit_FIR_Filter_bankfilter_L/U0/R2_reg_reg is absorbed into DSP Unit_FIR_Filter_bankfilter_L/U0/R2_reg_reg.
DSP Report: register Unit_FIR_Filter_bankfilter_L/U0/R1_reg_reg is absorbed into DSP Unit_FIR_Filter_bankfilter_L/U0/R2_reg_reg.
DSP Report: operator Unit_FIR_Filter_bankfilter_L/U0/R1_reg0 is absorbed into DSP Unit_FIR_Filter_bankfilter_L/U0/R2_reg_reg.
DSP Report: Generating DSP Unit_FIR_Filter_bankfilter_R/U0/R2_reg_reg, operation Mode is: (A*B)'.
DSP Report: register Unit_FIR_Filter_bankfilter_R/U0/R2_reg_reg is absorbed into DSP Unit_FIR_Filter_bankfilter_R/U0/R2_reg_reg.
DSP Report: register Unit_FIR_Filter_bankfilter_R/U0/R1_reg_reg is absorbed into DSP Unit_FIR_Filter_bankfilter_R/U0/R2_reg_reg.
DSP Report: operator Unit_FIR_Filter_bankfilter_R/U0/R1_reg0 is absorbed into DSP Unit_FIR_Filter_bankfilter_R/U0/R2_reg_reg.
INFO: [Synth 8-5544] ROM "unit_i2s_transceiver/s_r_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "unit_i2s_transceiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "unit_display_interface/unit_display_counter/s_disp_rate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (unit_digital_efectsi_27/Unit_EfectBANKFILTER/\Unit_FIR_Filter_bankfilter_L/U1/state_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\unit_i2s_transceiver/r_r_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display2_reg[0]' (FDR) to 'i_0/unit_display_interface/r_display2_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display1_reg[0]' (FDR) to 'i_0/unit_display_interface/r_display6_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display6_reg[0]' (FDR) to 'i_0/unit_display_interface/r_display4_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display5_reg[0]' (FDR) to 'i_0/unit_display_interface/r_display5_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display4_reg[1]' (FDR) to 'i_0/unit_display_interface/r_display6_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display2_reg[1]' (FDR) to 'i_0/unit_display_interface/r_display6_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display1_reg[1]' (FDR) to 'i_0/unit_display_interface/r_display6_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display6_reg[1]' (FDR) to 'i_0/unit_display_interface/r_display4_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display5_reg[1]' (FDR) to 'i_0/unit_display_interface/r_display5_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display4_reg[2]' (FDR) to 'i_0/unit_display_interface/r_display4_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display3_reg[2]' (FDR) to 'i_0/unit_display_interface/r_display4_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display2_reg[2]' (FDR) to 'i_0/unit_display_interface/r_display6_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display1_reg[2]' (FDR) to 'i_0/unit_display_interface/r_display6_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display6_reg[2]' (FDR) to 'i_0/unit_display_interface/r_display1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display3_reg[3]' (FDR) to 'i_0/unit_display_interface/r_display4_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display2_reg[3]' (FDR) to 'i_0/unit_display_interface/r_display2_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display1_reg[3]' (FDR) to 'i_0/unit_display_interface/r_display1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display6_reg[3]' (FDR) to 'i_0/unit_display_interface/r_display3_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display4_reg[4]' (FDR) to 'i_0/unit_display_interface/r_display3_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display2_reg[4]' (FDR) to 'i_0/unit_display_interface/r_display2_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display1_reg[4]' (FDR) to 'i_0/unit_display_interface/r_display1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display5_reg[4]' (FDR) to 'i_0/unit_display_interface/r_display3_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display4_reg[5]' (FDR) to 'i_0/unit_display_interface/r_display3_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\unit_display_interface/r_display3_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display1_reg[5]' (FDR) to 'i_0/unit_display_interface/r_display1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display5_reg[5]' (FDR) to 'i_0/unit_display_interface/r_display3_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display4_reg[0]' (FDR) to 'i_0/unit_display_interface/r_display5_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display3_reg[0]' (FDR) to 'i_0/unit_display_interface/r_display2_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display3_reg[1]' (FDR) to 'i_0/unit_display_interface/r_display4_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display5_reg[2]' (FDR) to 'i_0/unit_display_interface/r_display4_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display4_reg[3]' (FDR) to 'i_0/unit_display_interface/r_display2_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/unit_display_interface/r_display2_reg[6]' (FDR) to 'i_0/unit_display_interface/r_display5_reg[6]'
INFO: [Synth 8-5546] ROM "enable_5HZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enable_n1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "enable_5HZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'Unit_EfectVIBRATO/r_data_out_reg[14]' (FDCE) to 'Unit_EfectVIBRATO/r_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'Unit_EfectVIBRATO/l_data_out_reg[14]' (FDCE) to 'Unit_EfectVIBRATO/l_data_out_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:17:35 ; elapsed = 00:17:42 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-------------+---------------+----------------+
|Module Name      | RTL Object  | Depth x Width | Implemented As | 
+-----------------+-------------+---------------+----------------+
|sine_wave_chorus | table_value | 128x7         | LUT            | 
|sine_wave        | table_value | 128x7         | LUT            | 
+-----------------+-------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EfectCOMPRESSOR           | A*(B:0x50)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EfectCOMPRESSOR           | A*(B:0x50)  | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Ruta_datos_Fir_bankfilter | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Ruta_datos_Fir_bankfilter | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:65]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:66]

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |EfectoDELAY__GB0                |           1|     30060|
|2     |EfectoDELAY__GB1                |           1|     31975|
|3     |EfectoDELAY__GB2                |           1|     30060|
|4     |EfectoDELAY__GB3                |           1|     31974|
|5     |EfectoCHORUS__GB0               |           1|     20040|
|6     |EfectoCHORUS__GB1               |           1|     22360|
|7     |EfectoECO__GB0                  |           1|     32065|
|8     |EfectoECO__GB1                  |           1|     32048|
|9     |EfectoECO__GB2                  |           1|     15237|
|10    |EfectoECO__GB3                  |           1|     20080|
|11    |EfectoECO__GB4                  |           1|     19733|
|12    |EfectoECO__GB5                  |           1|     20096|
|13    |EfectoECO__GB6                  |           1|     20048|
|14    |EfectoECO__GB7                  |           1|     20176|
|15    |EfectoECO__GB8                  |           1|     19820|
|16    |EfectoECO__GB9                  |           1|     20176|
|17    |EfectoECO__GB10                 |           1|     20160|
|18    |EfectoECO__GB11                 |           1|     18750|
|19    |EfectoECO__GB12                 |           1|     19984|
|20    |EfectoECO__GB13                 |           1|     20000|
|21    |EfectoECO__GB14                 |           1|     19984|
|22    |EfectoREVERB_PARAMETRIZADO__GB0 |           1|     25021|
|23    |EfectoREVERB_PARAMETRIZADO__GB1 |           1|      8144|
|24    |EfectoREVERB_PARAMETRIZADO__GB2 |           1|     15856|
|25    |EfectoREVERB_PARAMETRIZADO__GB3 |           1|     25577|
|26    |EfectoREVERB_PARAMETRIZADO__GB4 |           1|     22721|
|27    |EfectoREVERB                    |           1|     31601|
|28    |digital_efects__GCB1            |           1|      4182|
|29    |digital_efects__GCB2            |           1|     30310|
|30    |i2s_playback__GC0               |           1|      1139|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'unit_clk_wiz_1/clk_out1' to pin 'unit_clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:17:57 ; elapsed = 00:18:05 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:19:44 ; elapsed = 00:19:52 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |EfectoDELAY__GB0                |           1|     30060|
|2     |EfectoDELAY__GB1                |           1|     29978|
|3     |EfectoDELAY__GB2                |           1|     30060|
|4     |EfectoDELAY__GB3                |           1|     29978|
|5     |EfectoCHORUS__GB0               |           1|     20040|
|6     |EfectoCHORUS__GB1               |           1|     22359|
|7     |EfectoECO__GB0                  |           1|     30061|
|8     |EfectoECO__GB1                  |           1|     30045|
|9     |EfectoECO__GB2                  |           1|     15237|
|10    |EfectoECO__GB3                  |           1|     20080|
|11    |EfectoECO__GB4                  |           1|     19733|
|12    |EfectoECO__GB5                  |           1|     20096|
|13    |EfectoECO__GB6                  |           1|     20048|
|14    |EfectoECO__GB7                  |           1|     20176|
|15    |EfectoECO__GB8                  |           1|     19819|
|16    |EfectoECO__GB9                  |           1|     20176|
|17    |EfectoECO__GB10                 |           1|     20160|
|18    |EfectoECO__GB11                 |           1|     18750|
|19    |EfectoECO__GB12                 |           1|     18735|
|20    |EfectoECO__GB13                 |           1|     18750|
|21    |EfectoECO__GB14                 |           1|     18735|
|22    |EfectoREVERB_PARAMETRIZADO__GB0 |           1|     25022|
|23    |EfectoREVERB_PARAMETRIZADO__GB1 |           1|      8144|
|24    |EfectoREVERB_PARAMETRIZADO__GB2 |           1|     15856|
|25    |EfectoREVERB_PARAMETRIZADO__GB4 |           1|     22720|
|26    |EfectoREVERB                    |           1|     31602|
|27    |digital_efects__GCB2            |           1|     30310|
|28    |i2s_playback_GT0                |           1|     30465|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\unit_i2s_transceiver/r_l_out_reg[1] )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:65]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:66]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:21:39 ; elapsed = 00:21:46 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |EfectoDELAY__GB0                |           1|     30060|
|2     |EfectoDELAY__GB1                |           1|     29976|
|3     |EfectoDELAY__GB2                |           1|     30060|
|4     |EfectoDELAY__GB3                |           1|     29976|
|5     |EfectoCHORUS__GB0               |           1|     17258|
|6     |EfectoCHORUS__GB1               |           1|     18427|
|7     |EfectoECO__GB0                  |           1|     30061|
|8     |EfectoECO__GB1                  |           1|     30045|
|9     |EfectoECO__GB2                  |           1|     15123|
|10    |EfectoECO__GB3                  |           1|     20080|
|11    |EfectoECO__GB4                  |           1|     19639|
|12    |EfectoECO__GB5                  |           1|     20096|
|13    |EfectoECO__GB6                  |           1|     20048|
|14    |EfectoECO__GB7                  |           1|     20176|
|15    |EfectoECO__GB8                  |           1|     19608|
|16    |EfectoECO__GB9                  |           1|     20176|
|17    |EfectoECO__GB10                 |           1|     20160|
|18    |EfectoECO__GB11                 |           1|     18750|
|19    |EfectoECO__GB12                 |           1|     18735|
|20    |EfectoECO__GB13                 |           1|     18750|
|21    |EfectoECO__GB14                 |           1|     18735|
|22    |EfectoREVERB_PARAMETRIZADO__GB0 |           1|     24569|
|23    |EfectoREVERB_PARAMETRIZADO__GB1 |           1|      8144|
|24    |EfectoREVERB_PARAMETRIZADO__GB2 |           1|     15856|
|25    |EfectoREVERB_PARAMETRIZADO__GB4 |           1|     22556|
|26    |EfectoREVERB                    |           1|     31180|
|27    |digital_efects__GCB2            |           1|     18336|
|28    |i2s_playback_GT0                |           1|     27976|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\unit_i2s_transceiver/r_l_out_reg[2] )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:65]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/Detailed_Design/Digital_Efects/Compressor/EfectCOMPRESSOR.vhd:66]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:22:43 ; elapsed = 00:22:51 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:22:43 ; elapsed = 00:22:51 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:22:49 ; elapsed = 00:22:57 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:22:50 ; elapsed = 00:22:58 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:22:51 ; elapsed = 00:22:59 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:22:52 ; elapsed = 00:23:00 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|i2s_playback | unit_digital_efects/Unit_EfectDELAY/l_data_reg_reg[3999][15]                    | 4000   | 15    | YES          | NO                 | YES               | 0      | 1875    | 
|i2s_playback | unit_digital_efects/Unit_EfectDELAY/r_data_reg_reg[3999][15]                    | 4000   | 15    | YES          | NO                 | YES               | 0      | 1875    | 
|i2s_playback | unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[639][7]                 | 640    | 2     | YES          | NO                 | YES               | 0      | 40      | 
|i2s_playback | unit_digital_efects/Unit_EfectCHORUS/l_data_reg_aux_reg[703][15]                | 704    | 13    | YES          | NO                 | YES               | 0      | 286     | 
|i2s_playback | unit_digital_efects/Unit_EfectCHORUS/r_data_reg_aux_reg[511][15]                | 512    | 15    | YES          | NO                 | YES               | 0      | 240     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB/l_data_reg_reg[499][15]                    | 500    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB/l_data_reg_aux_reg[499][15]                | 500    | 15    | YES          | NO                 | YES               | 0      | 240     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB/r_data_reg_reg[499][15]                    | 500    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB/r_data_reg_aux_reg[499][15]                | 500    | 15    | YES          | NO                 | YES               | 0      | 240     | 
|i2s_playback | unit_digital_efects/Unit_EfectECO/l_data_reg_reg[4999][15]                      | 5000   | 16    | YES          | NO                 | YES               | 0      | 2512    | 
|i2s_playback | unit_digital_efects/Unit_EfectECO/l_data_reg_aux_reg[4999][15]                  | 5000   | 15    | YES          | NO                 | YES               | 0      | 2355    | 
|i2s_playback | unit_digital_efects/Unit_EfectECO/r_data_reg_reg[4999][15]                      | 5000   | 16    | YES          | NO                 | YES               | 0      | 2512    | 
|i2s_playback | unit_digital_efects/Unit_EfectECO/r_data_reg_aux_reg[4999][15]                  | 5000   | 15    | YES          | NO                 | YES               | 0      | 2355    | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/l_data_reg_aux1_reg[499][15] | 498    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/l_data_reg_aux1_reg[999][15] | 500    | 32    | YES          | NO                 | YES               | 0      | 512     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/l_data_reg1_reg[499][15]     | 498    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/l_data_reg1_reg[1499][15]    | 500    | 32    | YES          | NO                 | YES               | 0      | 512     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/r_data_reg_aux1_reg[499][15] | 498    | 15    | YES          | NO                 | YES               | 0      | 240     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/r_data_reg_aux1_reg[999][15] | 500    | 30    | YES          | NO                 | YES               | 0      | 480     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/r_data_reg1_reg[499][15]     | 498    | 16    | YES          | NO                 | YES               | 0      | 256     | 
|i2s_playback | unit_digital_efects/Unit_EfectREVERB_PARAMETRIZADO/r_data_reg1_reg[999][15]     | 500    | 32    | YES          | NO                 | YES               | 0      | 512     | 
|i2s_playback | unit_digital_efects/Unit_EfectVIBRATO/l_data_reg_reg[191][15]                   | 192    | 15    | YES          | NO                 | YES               | 0      | 90      | 
|i2s_playback | unit_digital_efects/Unit_EfectVIBRATO/r_data_reg_reg[191][15]                   | 192    | 15    | YES          | NO                 | YES               | 0      | 90      | 
+-------------+---------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_1     |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_1_bbox_1 |     1|
|2     |clk_wiz_1_bbox_0     |     1|
|3     |CARRY4               |   458|
|4     |DSP48E1              |     2|
|5     |DSP48E1_1            |     2|
|6     |LUT1                 |   149|
|7     |LUT2                 |  2025|
|8     |LUT3                 |   891|
|9     |LUT4                 |   301|
|10    |LUT5                 |   467|
|11    |LUT6                 |  7130|
|12    |MUXF7                |  1311|
|13    |MUXF8                |   506|
|14    |SRLC32E              | 18246|
|15    |FDCE                 | 33035|
|16    |FDPE                 |     6|
|17    |FDRE                 |  1230|
|18    |FDSE                 |     1|
|19    |IBUF                 |    22|
|20    |OBUF                 |    38|
+------+---------------------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------+------+
|      |Instance                           |Module                        |Cells |
+------+-----------------------------------+------------------------------+------+
|1     |top                                |                              | 65829|
|2     |  unit_digital_efects              |digital_efects                | 63628|
|3     |    Unit_EfectBANKFILTER           |EfectoBANKFILTER              |   932|
|4     |      Unit_FIR_Filter_bankfilter_L |Fir_Filter_bankfilter         |   437|
|5     |        U0                         |Ruta_datos_Fir_bankfilter_16  |   405|
|6     |          register_d_0             |register_d_18                 |    16|
|7     |          register_d_1             |register_d_19                 |    16|
|8     |          register_d_10            |register_d_20                 |    16|
|9     |          register_d_11            |register_d_21                 |    48|
|10    |          register_d_12            |register_d_22                 |    16|
|11    |          register_d_13            |register_d_23                 |    16|
|12    |          register_d_14            |register_d_24                 |    16|
|13    |          register_d_15            |register_d_25                 |    32|
|14    |          register_d_2             |register_d_26                 |    16|
|15    |          register_d_3             |register_d_27                 |    64|
|16    |          register_d_4             |register_d_28                 |    16|
|17    |          register_d_5             |register_d_29                 |    16|
|18    |          register_d_6             |register_d_30                 |    16|
|19    |          register_d_7             |register_d_31                 |    32|
|20    |          register_d_8             |register_d_32                 |    16|
|21    |          register_d_9             |register_d_33                 |    16|
|22    |        U1                         |controlador_fir_bankfilter_17 |    32|
|23    |      Unit_FIR_Filter_bankfilter_R |Fir_Filter_bankfilter_0       |   436|
|24    |        U0                         |Ruta_datos_Fir_bankfilter     |   405|
|25    |          register_d_0             |register_d                    |    16|
|26    |          register_d_1             |register_d_1                  |    16|
|27    |          register_d_10            |register_d_2                  |    16|
|28    |          register_d_11            |register_d_3                  |    48|
|29    |          register_d_12            |register_d_4                  |    16|
|30    |          register_d_13            |register_d_5                  |    16|
|31    |          register_d_14            |register_d_6                  |    16|
|32    |          register_d_15            |register_d_7                  |    32|
|33    |          register_d_2             |register_d_8                  |    16|
|34    |          register_d_3             |register_d_9                  |    64|
|35    |          register_d_4             |register_d_10                 |    16|
|36    |          register_d_5             |register_d_11                 |    16|
|37    |          register_d_6             |register_d_12                 |    16|
|38    |          register_d_7             |register_d_13                 |    32|
|39    |          register_d_8             |register_d_14                 |    16|
|40    |          register_d_9             |register_d_15                 |    16|
|41    |        U1                         |controlador_fir_bankfilter    |    31|
|42    |    Unit_EfectCHORUS               |EfectoCHORUS                  | 18977|
|43    |      Unit_sine_wave_chorus        |sine_wave_chorus              |  5682|
|44    |    Unit_EfectCOMPRESSOR           |EfectCOMPRESSOR               |   295|
|45    |    Unit_EfectDELAY                |EfectoDELAY                   |  7875|
|46    |    Unit_EfectECO                  |EfectoECO                     | 14996|
|47    |    Unit_EfectES                   |EfectoES                      |    53|
|48    |    Unit_EfectLOOPER               |EfectoLOOPER                  |   232|
|49    |    Unit_EfectOVERDRIVE            |EfectoOVERDRIVE               |   288|
|50    |    Unit_EfectREVERB               |EfectoREVERB                  |  1776|
|51    |    Unit_EfectREVERB_PARAMETRIZADO |EfectoREVERB_PARAMETRIZADO    |  5155|
|52    |    Unit_EfectVIBRATO              |EfectoVIBRATO                 | 13036|
|53    |      Unit_sine_wave               |sine_wave                     |  3293|
|54    |  unit_display_interface           |display_interface             |    85|
|55    |    unit_display_counter           |display_counter               |    40|
|56    |    unit_display_states            |display_states                |    13|
|57    |  unit_i2s_transceiver             |i2s_transceiver               |  1642|
|58    |  unit_leds                        |leds                          |    21|
+------+-----------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:22:52 ; elapsed = 00:23:00 . Memory (MB): peak = 3245.367 ; gain = 2951.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:20:07 ; elapsed = 00:21:49 . Memory (MB): peak = 3245.367 ; gain = 1132.977
Synthesis Optimization Complete : Time (s): cpu = 00:22:52 ; elapsed = 00:23:00 . Memory (MB): peak = 3245.367 ; gain = 2951.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2279 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3245.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
199 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:23:05 ; elapsed = 00:23:14 . Memory (MB): peak = 3245.367 ; gain = 2963.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3245.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/eros_/Downloads/TFMPedalMultiefectosI2S_OPT/PROJECT/PROJECT.runs/synth_1/i2s_playback.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3245.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file i2s_playback_utilization_synth.rpt -pb i2s_playback_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 22:18:50 2022...
