
---------- Begin Simulation Statistics ----------
final_tick                                76499224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53396                       # Simulator instruction rate (inst/s)
host_mem_usage                                 968804                       # Number of bytes of host memory used
host_op_rate                                   107433                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1872.80                       # Real time elapsed on the host
host_tick_rate                               40847601                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076499                       # Number of seconds simulated
sim_ticks                                 76499224000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  98145478                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 57213018                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.529984                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.529984                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3251058                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1618166                       # number of floating regfile writes
system.cpu.idleCycles                         9129185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1439923                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22726404                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.474811                       # Inst execution rate
system.cpu.iew.exec_refs                     49933835                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18401690                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5291621                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33006597                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4568                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             83171                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             19343947                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           236606713                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31532145                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1859970                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             225643763                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  44434                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1947720                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1286384                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2005383                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26219                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1020951                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         418972                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 245427933                       # num instructions consuming a value
system.cpu.iew.wb_count                     224500883                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.636589                       # average fanout of values written-back
system.cpu.iew.wb_producers                 156236840                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.467341                       # insts written-back per cycle
system.cpu.iew.wb_sent                      224963337                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                348744370                       # number of integer regfile reads
system.cpu.int_regfile_writes               179954610                       # number of integer regfile writes
system.cpu.ipc                               0.653601                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.653601                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3006357      1.32%      1.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             172491968     75.82%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               281244      0.12%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                151527      0.07%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              120004      0.05%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23190      0.01%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               394174      0.17%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               123887      0.05%     77.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              369228      0.16%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              10896      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31272707     13.75%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17309854      7.61%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          645972      0.28%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1302382      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              227503733                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3232666                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6326864                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2976929                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4062017                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2984092                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013117                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2570260     86.13%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     11      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28413      0.95%     87.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     87.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    434      0.01%     87.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   945      0.03%     87.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     87.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     87.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  343      0.01%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 162873      5.46%     92.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                100257      3.36%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             47791      1.60%     97.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            72765      2.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              224248802                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          595692691                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    221523954                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         267976422                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  236583833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 227503733                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22880                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        35406030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            158733                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          15053                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     37698401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     143869264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.581323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.204208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            80451601     55.92%     55.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10887784      7.57%     63.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11522745      8.01%     71.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10938297      7.60%     79.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9631724      6.69%     85.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7609618      5.29%     91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7305037      5.08%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3829304      2.66%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1693154      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       143869264                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.486968                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1017401                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1706073                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33006597                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19343947                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                97541255                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        152998449                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1514250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       181945                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        372076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        47406                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           83                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4391148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2718                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8783861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2801                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                26451172                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18390890                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1664542                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11558590                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10199215                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             88.239266                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2481678                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38076                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1105010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             588351                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           516659                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       271251                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        35006635                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1250915                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    138659474                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.451041                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.425719                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        85366432     61.57%     61.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12255941      8.84%     70.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8060783      5.81%     76.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12802398      9.23%     85.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3620084      2.61%     88.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2325913      1.68%     89.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2110712      1.52%     91.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1295913      0.93%     92.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10821298      7.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    138659474                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10821298                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43769955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43769955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43806053                       # number of overall hits
system.cpu.dcache.overall_hits::total        43806053                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1330179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1330179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1332784                       # number of overall misses
system.cpu.dcache.overall_misses::total       1332784                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34257304977                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34257304977                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34257304977                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34257304977                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45100134                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45100134                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45138837                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45138837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029526                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029526                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25753.906036                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25753.906036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25703.568603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25703.568603                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       220037                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          681                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8299                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.513676                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   136.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       504393                       # number of writebacks
system.cpu.dcache.writebacks::total            504393                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       467262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       467262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       467262                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       467262                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       862917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       862917                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       864167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       864167                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20465139980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20465139980                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20518572980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20518572980                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019145                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019145                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23716.232245                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23716.232245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23743.758996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23743.758996                       # average overall mshr miss latency
system.cpu.dcache.replacements                 863241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     27342687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27342687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1087562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1087562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24940736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24940736000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28430249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28430249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22932.702687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22932.702687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       464973                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       464973                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       622589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       622589                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11440300500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11440300500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18375.365610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18375.365610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16427268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16427268                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       242617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       242617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9316568977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9316568977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38400.313980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38400.313980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       240328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       240328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9024839480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9024839480                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37552.176525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37552.176525                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36098                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36098                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2605                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2605                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        38703                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        38703                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.067307                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.067307                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     53433000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     53433000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032297                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032297                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42746.400000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42746.400000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.779226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44670364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            863753                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.716595                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.779226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91141427                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91141427                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86385528                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17948156                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  36847211                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1401985                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1286384                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10259028                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                421748                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              245277534                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1971704                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31528055                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18406443                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        288934                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         44085                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           89403307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      126062602                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    26451172                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13269244                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      52728768                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 3406444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        147                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4324                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         28653                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           64                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          779                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  19680129                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                993010                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          143869264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.762266                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.084193                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                103804555     72.15%     72.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2146930      1.49%     73.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2355636      1.64%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1931211      1.34%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2778881      1.93%     78.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2941408      2.04%     80.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2722109      1.89%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2779473      1.93%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 22409061     15.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            143869264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.172885                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.823947                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     15941962                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15941962                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15941962                       # number of overall hits
system.cpu.icache.overall_hits::total        15941962                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3738161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3738161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3738161                       # number of overall misses
system.cpu.icache.overall_misses::total       3738161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50636277972                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50636277972                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50636277972                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50636277972                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19680123                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19680123                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19680123                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19680123                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.189946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.189946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.189946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.189946                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13545.772366                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13545.772366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13545.772366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13545.772366                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15461                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               822                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.809002                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3527748                       # number of writebacks
system.cpu.icache.writebacks::total           3527748                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       209460                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       209460                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       209460                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       209460                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3528701                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3528701                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3528701                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3528701                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  45326744978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  45326744978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  45326744978                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  45326744978                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.179303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.179303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.179303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.179303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12845.164546                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12845.164546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12845.164546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12845.164546                       # average overall mshr miss latency
system.cpu.icache.replacements                3527748                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15941962                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15941962                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3738161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3738161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50636277972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50636277972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19680123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19680123                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.189946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.189946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13545.772366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13545.772366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       209460                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       209460                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3528701                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3528701                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  45326744978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  45326744978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.179303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.179303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12845.164546                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12845.164546                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.599517                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19470663                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3528701                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.517799                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.599517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42888947                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42888947                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    19685359                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        363654                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2982223                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4944311                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                14813                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26219                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2678377                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                57212                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6301                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  76499224000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1286384                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 87471979                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9274049                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4033                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  37059250                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8773569                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              242329420                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                135566                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 705163                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 584701                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7212856                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              52                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           258353649                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   597784520                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                379272971                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3638645                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 43773401                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     123                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  87                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5092730                       # count of insts added to the skid buffer
system.cpu.rob.reads                        363872625                       # The number of ROB reads
system.cpu.rob.writes                       477655977                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3489323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               712355                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4201678                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3489323                       # number of overall hits
system.l2.overall_hits::.cpu.data              712355                       # number of overall hits
system.l2.overall_hits::total                 4201678                       # number of overall hits
system.l2.demand_misses::.cpu.inst              38754                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             151398                       # number of demand (read+write) misses
system.l2.demand_misses::total                 190152                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             38754                       # number of overall misses
system.l2.overall_misses::.cpu.data            151398                       # number of overall misses
system.l2.overall_misses::total                190152                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3018559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11543997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14562556500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3018559500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11543997000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14562556500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3528077                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           863753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4391830                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3528077                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          863753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4391830                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.175279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043297                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.175279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043297                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77890.269392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76249.336187                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76583.767197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77890.269392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76249.336187                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76583.767197                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107260                       # number of writebacks
system.l2.writebacks::total                    107260                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         38739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        151398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            190137                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        38739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       151398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           190137                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2622839500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10004046750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12626886250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2622839500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10004046750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12626886250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.175279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043293                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.175279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043293                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67705.400243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66077.799905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66409.411372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67705.400243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66077.799905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66409.411372                       # average overall mshr miss latency
system.l2.replacements                         183910                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       504393                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           504393                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       504393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       504393                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3526041                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3526041                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3526041                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3526041                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          523                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           523                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              417                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  417                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            144559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144559                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95854                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95854                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7054925500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7054925500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        240413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            240413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.398706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.398706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73600.741753                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73600.741753                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95854                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6078625750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6078625750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.398706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.398706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63415.462579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63415.462579                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3489323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3489323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        38754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38754                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3018559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3018559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3528077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3528077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77890.269392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77890.269392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        38739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2622839500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2622839500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010980                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67705.400243                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67705.400243                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        567796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            567796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        55544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4489071500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4489071500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       623340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        623340                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089107                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80820.097580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80820.097580                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        55544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3925421000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3925421000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70672.277834                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70672.277834                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.251321                       # Cycle average of tags in use
system.l2.tags.total_refs                     8778524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    192102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.697203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     194.185950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3022.240912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4955.824458                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.368926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.604959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997589                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3252                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  70424606                       # Number of tag accesses
system.l2.tags.data_accesses                 70424606                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    151090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000553457750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              497345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101013                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      190137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107260                       # Number of write requests accepted
system.mem_ctrls.readBursts                    190137                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107260                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    308                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                190137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107260                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.981993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.935117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.069401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6328     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.938240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.906472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.044420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3420     54.02%     54.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      1.20%     55.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2676     42.27%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              133      2.10%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.30%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   19712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12168768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6864640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   76497569500                       # Total gap between requests
system.mem_ctrls.avgGap                     257223.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2479296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9669760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6863104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32409426.793662637472                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 126403373.712653607130                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 89714687.824807211757                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        38739                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       151398                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107260                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1344404750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5010638000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1814213813250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34704.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33095.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16914169.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2479296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9689472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12168768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2479296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2479296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6864640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6864640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        38739                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       151398                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         190137                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107260                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107260                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32409427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    126661050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159070476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32409427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32409427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     89734766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        89734766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     89734766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32409427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    126661050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       248805243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               189829                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107236                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13241                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6691                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7602                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2795749000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             949145000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6355042750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14727.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33477.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              109047                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55680                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       132337                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.664251                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.216841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.946060                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        75216     56.84%     56.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        38262     28.91%     85.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10033      7.58%     93.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3396      2.57%     95.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1521      1.15%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          834      0.63%     97.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          509      0.38%     98.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          354      0.27%     98.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2212      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       132337                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12149056                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6863104                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              158.812801                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               89.714688                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       476159460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       253084755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      687960420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276153660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6038223360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25832458710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7622052960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41186093325                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.385766                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19564702750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2554240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54380281250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       468733860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       249134160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      667418640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     283618260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6038223360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25934782260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7535885760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41177796300                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.277307                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19335036250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2554240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54609947750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              94283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107260                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74678                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95854                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95854                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         94283                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       562213                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       562213                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 562213                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19033408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19033408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19033408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            190138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  190138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              190138                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           200279000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          237671250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4152041                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       611653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3527748                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          435498                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             418                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           240413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          240413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3528701                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       623340                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10584526                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2591583                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13176109                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    451572800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     87561344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              539134144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          184534                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6904576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4576782                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4526518     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  50181      1.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     83      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4576782                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  76499224000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8424071500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5294474648                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1296854963                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
