var g_data = {"name":"C:/Users/arpit/OneDrive/Desktop/Project/I2C_VERIFICATION/sim/../common/i2c_assertions.sv","src":"module i2c_assertions (\n    input logic wb_clk_i,\n    input logic wb_rst_i,\n    input logic tip,\n    input logic scl_pad_i,\n    input logic sda_pad_i\n);\n	//to check data is changing only scl is high\n	property valid_bus_change;\n		@(posedge wb_clk_i)\n			(scl_pad_i && $changed(sda_pad_i)) |->\n			($fell(sda_pad_i) || $rose(sda_pad_i));\n	endproperty\n	//VALID_BUS_ASSERT: assert property (valid_bus_change)\n	//			else $error(\"valid bus change is violated\");\n	//VALID_BUS_COVER: cover property (valid_bus_change);\n\n	//start condition\n	property start_cond_prop;\n		@(posedge wb_clk_i) (scl_pad_i && $fell(sda_pad_i)) |-> $fell(sda_pad_i);\n	endproperty\n	\n	START_COND_ASSERT: assert property (start_cond_prop)\n		else $error(\"incorrect start condition\");\n\n	//stop condition\n	property stop_cond_prop;\n		@(posedge wb_clk_i) (scl_pad_i && $rose(sda_pad_i)) |-> $rose(sda_pad_i);\n	endproperty\n\n	STOP_COND_ASSERT: assert property (stop_cond_prop)\n		else $error(\"incorrect stop condition\");\nendmodule\n","lang":"verilog"};
processSrcData(g_data);