out:net1_1 9 0 0 #tgate[0]
net2_1 9 0 1 #int[1]
vcc 7 0 0 #int[0]
net5_1 9 0 2 #int[2]
out:net4_1 11 0 0 #tgate[0]
out:net6_1 12 0 0 #ana_buff_out[0]
out:net7_1 13 0 0 #ana_buff_out[0]
out:net8_1 12 0 3  #ana_buff_out[1]
