$date
  Sun May 30 16:33:08 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module inciso_c_tb $end
$var reg 4 ! bcd[3:0] $end
$var reg 7 " display[6:0] $end
$scope module incisoc $end
$var reg 4 # bcd[3:0] $end
$var reg 7 $ display[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b1111110 "
b0000 #
b1111110 $
#1000000
b0001 !
b0110000 "
b0001 #
b0110000 $
#2000000
b0010 !
b1101101 "
b0010 #
b1101101 $
#3000000
b0011 !
b1111001 "
b0011 #
b1111001 $
#4000000
b0100 !
b0110011 "
b0100 #
b0110011 $
#5000000
b0101 !
b1011011 "
b0101 #
b1011011 $
#6000000
b0110 !
b1110000 "
b0110 #
b1110000 $
#7000000
b0111 !
b0111 #
#8000000
b1000 !
b1111111 "
b1000 #
b1111111 $
#9000000
b1001 !
b1111011 "
b1001 #
b1111011 $
#10000000
b1010 !
b1110111 "
b1010 #
b1110111 $
#11000000
b1011 !
b0011111 "
b1011 #
b0011111 $
#12000000
b1100 !
b1001110 "
b1100 #
b1001110 $
#13000000
b1101 !
b0111101 "
b1101 #
b0111101 $
#14000000
b1110 !
b1001111 "
b1110 #
b1001111 $
#15000000
b1111 !
b1000111 "
b1111 #
b1000111 $
#16000000
