#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e2d330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e2d4c0 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x1e181a0 .functor NOT 1, L_0x1e5caa0, C4<0>, C4<0>, C4<0>;
L_0x1e5c800 .functor XOR 4, L_0x1e5c6a0, L_0x1e5c760, C4<0000>, C4<0000>;
L_0x1e5c990 .functor XOR 4, L_0x1e5c800, L_0x1e5c8c0, C4<0000>, C4<0000>;
v0x1e59db0_0 .net *"_ivl_10", 3 0, L_0x1e5c8c0;  1 drivers
v0x1e59eb0_0 .net *"_ivl_12", 3 0, L_0x1e5c990;  1 drivers
v0x1e59f90_0 .net *"_ivl_2", 3 0, L_0x1e5c600;  1 drivers
v0x1e5a050_0 .net *"_ivl_4", 3 0, L_0x1e5c6a0;  1 drivers
v0x1e5a130_0 .net *"_ivl_6", 3 0, L_0x1e5c760;  1 drivers
v0x1e5a260_0 .net *"_ivl_8", 3 0, L_0x1e5c800;  1 drivers
v0x1e5a340_0 .net "c", 0 0, v0x1e57fa0_0;  1 drivers
v0x1e5a3e0_0 .var "clk", 0 0;
v0x1e5a480_0 .net "d", 0 0, v0x1e580e0_0;  1 drivers
v0x1e5a520_0 .net "mux_in_dut", 3 0, L_0x1e5bf60;  1 drivers
v0x1e5a5c0_0 .net "mux_in_ref", 3 0, L_0x1e5adb0;  1 drivers
v0x1e5a660_0 .var/2u "stats1", 159 0;
v0x1e5a720_0 .var/2u "strobe", 0 0;
v0x1e5a7e0_0 .net "tb_match", 0 0, L_0x1e5caa0;  1 drivers
v0x1e5a8a0_0 .net "tb_mismatch", 0 0, L_0x1e181a0;  1 drivers
v0x1e5a960_0 .net "wavedrom_enable", 0 0, v0x1e58180_0;  1 drivers
v0x1e5aa30_0 .net "wavedrom_title", 511 0, v0x1e58220_0;  1 drivers
L_0x1e5c600 .concat [ 4 0 0 0], L_0x1e5adb0;
L_0x1e5c6a0 .concat [ 4 0 0 0], L_0x1e5adb0;
L_0x1e5c760 .concat [ 4 0 0 0], L_0x1e5bf60;
L_0x1e5c8c0 .concat [ 4 0 0 0], L_0x1e5adb0;
L_0x1e5caa0 .cmp/eeq 4, L_0x1e5c600, L_0x1e5c990;
S_0x1e2d650 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1e2d4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1e184a0 .functor OR 1, v0x1e57fa0_0, v0x1e580e0_0, C4<0>, C4<0>;
L_0x1e187e0 .functor NOT 1, v0x1e580e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2ddc0 .functor AND 1, v0x1e57fa0_0, v0x1e580e0_0, C4<1>, C4<1>;
v0x1e200a0_0 .net *"_ivl_10", 0 0, L_0x1e187e0;  1 drivers
v0x1e23b10_0 .net *"_ivl_15", 0 0, L_0x1e2ddc0;  1 drivers
v0x1e17f60_0 .net *"_ivl_2", 0 0, L_0x1e184a0;  1 drivers
L_0x7f4fd0168018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e18270_0 .net/2s *"_ivl_6", 0 0, L_0x7f4fd0168018;  1 drivers
v0x1e185b0_0 .net "c", 0 0, v0x1e57fa0_0;  alias, 1 drivers
v0x1e188f0_0 .net "d", 0 0, v0x1e580e0_0;  alias, 1 drivers
v0x1e57650_0 .net "mux_in", 3 0, L_0x1e5adb0;  alias, 1 drivers
L_0x1e5adb0 .concat8 [ 1 1 1 1], L_0x1e184a0, L_0x7f4fd0168018, L_0x1e187e0, L_0x1e2ddc0;
S_0x1e577b0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1e2d4c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1e57fa0_0 .var "c", 0 0;
v0x1e58040_0 .net "clk", 0 0, v0x1e5a3e0_0;  1 drivers
v0x1e580e0_0 .var "d", 0 0;
v0x1e58180_0 .var "wavedrom_enable", 0 0;
v0x1e58220_0 .var "wavedrom_title", 511 0;
E_0x1e27870/0 .event negedge, v0x1e58040_0;
E_0x1e27870/1 .event posedge, v0x1e58040_0;
E_0x1e27870 .event/or E_0x1e27870/0, E_0x1e27870/1;
E_0x1e27ae0 .event negedge, v0x1e58040_0;
E_0x1e27e80 .event posedge, v0x1e58040_0;
S_0x1e57aa0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1e577b0;
 .timescale -12 -12;
v0x1e57ca0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e57da0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1e577b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e583d0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1e2d4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1e23910 .functor NOT 1, v0x1e580e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5af40 .functor AND 1, v0x1e57fa0_0, L_0x1e23910, C4<1>, C4<1>;
L_0x1e5b020 .functor NOT 1, v0x1e57fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5b090 .functor AND 1, L_0x1e5b020, v0x1e580e0_0, C4<1>, C4<1>;
L_0x1e5b290 .functor OR 1, L_0x1e5af40, L_0x1e5b090, C4<0>, C4<0>;
L_0x1e5b3a0 .functor NOT 1, v0x1e580e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5b450 .functor AND 1, v0x1e57fa0_0, L_0x1e5b3a0, C4<1>, C4<1>;
L_0x1e5b620 .functor AND 1, v0x1e57fa0_0, v0x1e580e0_0, C4<1>, C4<1>;
L_0x1e5b6e0 .functor NOT 1, v0x1e57fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5b750 .functor AND 1, L_0x1e5b6e0, v0x1e580e0_0, C4<1>, C4<1>;
L_0x1e5b870 .functor OR 1, L_0x1e5b620, L_0x1e5b750, C4<0>, C4<0>;
L_0x1e5b930 .functor AND 1, v0x1e57fa0_0, v0x1e580e0_0, C4<1>, C4<1>;
L_0x1e5ba10 .functor NOT 1, v0x1e580e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5ba80 .functor AND 1, v0x1e57fa0_0, L_0x1e5ba10, C4<1>, C4<1>;
L_0x1e5b9a0 .functor OR 1, L_0x1e5b930, L_0x1e5ba80, C4<0>, C4<0>;
L_0x1e5bc90 .functor NOT 1, v0x1e57fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1e5bd90 .functor AND 1, L_0x1e5bc90, v0x1e580e0_0, C4<1>, C4<1>;
L_0x1e5be50 .functor OR 1, L_0x1e5b9a0, L_0x1e5bd90, C4<0>, C4<0>;
L_0x1e5c000 .functor BUFZ 1, L_0x1e5be50, C4<0>, C4<0>, C4<0>;
L_0x1e5c0c0 .functor BUFZ 1, L_0x1e5b450, C4<0>, C4<0>, C4<0>;
L_0x1e5c230 .functor BUFZ 1, L_0x1e5b870, C4<0>, C4<0>, C4<0>;
L_0x1e5c430 .functor BUFZ 1, L_0x1e5b290, C4<0>, C4<0>, C4<0>;
v0x1e585b0_0 .net *"_ivl_0", 0 0, L_0x1e23910;  1 drivers
v0x1e586b0_0 .net *"_ivl_10", 0 0, L_0x1e5b3a0;  1 drivers
v0x1e58790_0 .net *"_ivl_14", 0 0, L_0x1e5b620;  1 drivers
v0x1e58850_0 .net *"_ivl_16", 0 0, L_0x1e5b6e0;  1 drivers
v0x1e58930_0 .net *"_ivl_18", 0 0, L_0x1e5b750;  1 drivers
v0x1e58a60_0 .net *"_ivl_2", 0 0, L_0x1e5af40;  1 drivers
v0x1e58b40_0 .net *"_ivl_22", 0 0, L_0x1e5b930;  1 drivers
v0x1e58c20_0 .net *"_ivl_24", 0 0, L_0x1e5ba10;  1 drivers
v0x1e58d00_0 .net *"_ivl_26", 0 0, L_0x1e5ba80;  1 drivers
v0x1e58de0_0 .net *"_ivl_28", 0 0, L_0x1e5b9a0;  1 drivers
v0x1e58ec0_0 .net *"_ivl_30", 0 0, L_0x1e5bc90;  1 drivers
v0x1e58fa0_0 .net *"_ivl_32", 0 0, L_0x1e5bd90;  1 drivers
v0x1e59080_0 .net *"_ivl_39", 0 0, L_0x1e5c000;  1 drivers
v0x1e59160_0 .net *"_ivl_4", 0 0, L_0x1e5b020;  1 drivers
v0x1e59240_0 .net *"_ivl_43", 0 0, L_0x1e5c0c0;  1 drivers
v0x1e59320_0 .net *"_ivl_47", 0 0, L_0x1e5c230;  1 drivers
v0x1e59400_0 .net *"_ivl_52", 0 0, L_0x1e5c430;  1 drivers
v0x1e594e0_0 .net *"_ivl_6", 0 0, L_0x1e5b090;  1 drivers
v0x1e595c0_0 .net "c", 0 0, v0x1e57fa0_0;  alias, 1 drivers
v0x1e59660_0 .net "d", 0 0, v0x1e580e0_0;  alias, 1 drivers
v0x1e59750_0 .net "m1", 0 0, L_0x1e5b290;  1 drivers
v0x1e59810_0 .net "m2", 0 0, L_0x1e5b450;  1 drivers
v0x1e598d0_0 .net "m3", 0 0, L_0x1e5b870;  1 drivers
v0x1e59990_0 .net "m4", 0 0, L_0x1e5be50;  1 drivers
v0x1e59a50_0 .net "mux_in", 3 0, L_0x1e5bf60;  alias, 1 drivers
L_0x1e5bf60 .concat8 [ 1 1 1 1], L_0x1e5c000, L_0x1e5c0c0, L_0x1e5c230, L_0x1e5c430;
S_0x1e59bb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1e2d4c0;
 .timescale -12 -12;
E_0x1e119f0 .event anyedge, v0x1e5a720_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e5a720_0;
    %nor/r;
    %assign/vec4 v0x1e5a720_0, 0;
    %wait E_0x1e119f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e577b0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e580e0_0, 0;
    %assign/vec4 v0x1e57fa0_0, 0;
    %wait E_0x1e27ae0;
    %wait E_0x1e27e80;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e580e0_0, 0;
    %assign/vec4 v0x1e57fa0_0, 0;
    %wait E_0x1e27e80;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e580e0_0, 0;
    %assign/vec4 v0x1e57fa0_0, 0;
    %wait E_0x1e27e80;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e580e0_0, 0;
    %assign/vec4 v0x1e57fa0_0, 0;
    %wait E_0x1e27e80;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1e580e0_0, 0;
    %assign/vec4 v0x1e57fa0_0, 0;
    %wait E_0x1e27ae0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e57da0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e27870;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1e580e0_0, 0;
    %assign/vec4 v0x1e57fa0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1e2d4c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5a3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e5a720_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e2d4c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e5a3e0_0;
    %inv;
    %store/vec4 v0x1e5a3e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e2d4c0;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e58040_0, v0x1e5a8a0_0, v0x1e5a340_0, v0x1e5a480_0, v0x1e5a5c0_0, v0x1e5a520_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e2d4c0;
T_7 ;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e2d4c0;
T_8 ;
    %wait E_0x1e27870;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5a660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a660_0, 4, 32;
    %load/vec4 v0x1e5a7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a660_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e5a660_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a660_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e5a5c0_0;
    %load/vec4 v0x1e5a5c0_0;
    %load/vec4 v0x1e5a520_0;
    %xor;
    %load/vec4 v0x1e5a5c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a660_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e5a660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e5a660_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2014_q3/iter0/response12/top_module.sv";
