Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Antho\Desktop\EELE_468\shared_folder\labs-and-homework-anthonymeader-1\EQ\bandpass_eq\soc_system_bandpassEQ.qsys --block-symbol-file --output-directory=C:\Users\Antho\Desktop\EELE_468\shared_folder\labs-and-homework-anthonymeader-1\EQ\bandpass_eq\soc_system_bandpassEQ --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading bandpass_eq/soc_system_bandpassEQ.qsys
Progress: Reading input file
Progress: Adding HPS_adc_0 [HPS_adc 1.0]
Progress: Parameterizing module HPS_adc_0
Progress: Adding ad1939_subsytem [ad1939_subsystem 1.0]
Progress: Reading input file
Progress: Adding AD1939_Audio_Mini [AD1939_Audio_Mini 1.0]
Progress: Parameterizing module AD1939_Audio_Mini
Progress: Adding ad1939_abclk [altera_clock_bridge 18.1]
Progress: Parameterizing module ad1939_abclk
Progress: Adding ad1939_alrclk [altera_clock_bridge 18.1]
Progress: Parameterizing module ad1939_alrclk
Progress: Adding reset [altera_reset_bridge 18.1]
Progress: Parameterizing module reset
Progress: Adding sys_clk_from_ad1939_mclk_pll [altera_pll 18.1]
Progress: Parameterizing module sys_clk_from_ad1939_mclk_pll
Progress: Adding system_clock [altera_clock_bridge 18.1]
Progress: Parameterizing module system_clock
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module ad1939_subsytem
Progress: Adding bandpassEQ_0 [bandpassEQ 1.0]
Progress: Parameterizing module bandpassEQ_0
Progress: Adding clk_reset_inputs [clk_reset_subsystem 1.0]
Progress: Reading input file
Progress: Adding fabric_reset_bridge [altera_reset_bridge 21.1]
Warning: fabric_reset_bridge: Used altera_reset_bridge 18.1 (instead of 21.1)
Progress: Parameterizing module fabric_reset_bridge
Progress: Adding hps_and_fabric_reset_bridge [altera_reset_bridge 21.1]
Warning: hps_and_fabric_reset_bridge: Used altera_reset_bridge 18.1 (instead of 21.1)
Progress: Parameterizing module hps_and_fabric_reset_bridge
Progress: Adding hps_clk_bridge [altera_clock_bridge 21.1]
Warning: hps_clk_bridge: Used altera_clock_bridge 18.1 (instead of 21.1)
Progress: Parameterizing module hps_clk_bridge
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module clk_reset_inputs
Progress: Adding hps [altera_hps 18.1]
Progress: Parameterizing module hps
Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module master_0
Progress: Adding system_id [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module system_id
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system_bandpassEQ.ad1939_subsytem.sys_clk_from_ad1939_mclk_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system_bandpassEQ.ad1939_subsytem.sys_clk_from_ad1939_mclk_pll: Able to implement PLL with user settings
Info: soc_system_bandpassEQ.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system_bandpassEQ.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system_bandpassEQ.system_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system_bandpassEQ.system_id: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Antho\Desktop\EELE_468\shared_folder\labs-and-homework-anthonymeader-1\EQ\bandpass_eq\soc_system_bandpassEQ.qsys --synthesis=VHDL --output-directory=C:\Users\Antho\Desktop\EELE_468\shared_folder\labs-and-homework-anthonymeader-1\EQ\bandpass_eq\soc_system_bandpassEQ\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading bandpass_eq/soc_system_bandpassEQ.qsys
Progress: Reading input file
Progress: Adding HPS_adc_0 [HPS_adc 1.0]
Progress: Parameterizing module HPS_adc_0
Progress: Adding ad1939_subsytem [ad1939_subsystem 1.0]
Progress: Parameterizing module ad1939_subsytem
Progress: Adding bandpassEQ_0 [bandpassEQ 1.0]
Progress: Parameterizing module bandpassEQ_0
Progress: Adding clk_reset_inputs [clk_reset_subsystem 1.0]
Progress: Parameterizing module clk_reset_inputs
Progress: Adding hps [altera_hps 18.1]
Progress: Parameterizing module hps
Progress: Adding master_0 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module master_0
Progress: Adding system_id [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module system_id
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system_bandpassEQ.ad1939_subsytem.sys_clk_from_ad1939_mclk_pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system_bandpassEQ.ad1939_subsytem.sys_clk_from_ad1939_mclk_pll: Able to implement PLL with user settings
Info: soc_system_bandpassEQ.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system_bandpassEQ.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system_bandpassEQ.system_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system_bandpassEQ.system_id: Time stamp will be automatically updated when this component is generated.
Info: soc_system_bandpassEQ: Generating soc_system_bandpassEQ "soc_system_bandpassEQ" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src2 and rsp_mux_002.sink0
Info: HPS_adc_0: "soc_system_bandpassEQ" instantiated HPS_adc "HPS_adc_0"
Info: ad1939_subsytem: "soc_system_bandpassEQ" instantiated ad1939_subsystem "ad1939_subsytem"
Info: bandpassEQ_0: "soc_system_bandpassEQ" instantiated bandpassEQ "bandpassEQ_0"
Info: clk_reset_inputs: "soc_system_bandpassEQ" instantiated clk_reset_subsystem "clk_reset_inputs"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: "soc_system_bandpassEQ" instantiated altera_hps "hps"
Info: master_0: "soc_system_bandpassEQ" instantiated altera_jtag_avalon_master "master_0"
Info: system_id: "soc_system_bandpassEQ" instantiated altera_avalon_sysid_qsys "system_id"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system_bandpassEQ" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "soc_system_bandpassEQ" instantiated altera_reset_controller "rst_controller"
Info: AD1939_Audio_Mini: "ad1939_subsytem" instantiated AD1939_Audio_Mini "AD1939_Audio_Mini"
Info: sys_clk_from_ad1939_mclk_pll: "ad1939_subsytem" instantiated altera_pll "sys_clk_from_ad1939_mclk_pll"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: bandpassEQ_0_avalon_mm_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "bandpassEQ_0_avalon_mm_translator"
Info: hps_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_lw_axi_master_agent"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: bandpassEQ_0_avalon_mm_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "bandpassEQ_0_avalon_mm_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: hps_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: bandpassEQ_0_avalon_mm_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "bandpassEQ_0_avalon_mm_burst_adapter"
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/Antho/Desktop/EELE_468/shared_folder/labs-and-homework-anthonymeader-1/EQ/bandpass_eq/soc_system_bandpassEQ/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system_bandpassEQ: Done "soc_system_bandpassEQ" with 46 modules, 115 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
