
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU, prioritize clean lines

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:     9M     9M     9M     9M ]
	progress: ..................................................
CYCLE =  100M [ INST:    19M    19M    19M    19M ]
	progress: ..................................................
CYCLE =  150M [ INST:    53M    53M    53M    53M ]
	progress: ..............................................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	84.156
SIM_TIME_IN_MEM         	446.22
SYS_CYCLES              	195363162

CORE_0_INST             	100000000
CORE_0_IPC              	0.511867
CORE_0_MISSES           	8782925
CORE_0_ACCESSES         	9443590
CORE_0_MPKI             	87.8293
CORE_0_APKI             	94.4359

CORE_1_INST             	100304224
CORE_1_IPC              	0.513424
CORE_1_MISSES           	8791042
CORE_1_ACCESSES         	9450505
CORE_1_MPKI             	87.6438
CORE_1_APKI             	94.2184

CORE_2_INST             	100229964
CORE_2_IPC              	0.513044
CORE_2_MISSES           	8793615
CORE_2_ACCESSES         	9448871
CORE_2_MPKI             	87.7344
CORE_2_APKI             	94.2719

CORE_3_INST             	100068924
CORE_3_IPC              	0.51222
CORE_3_MISSES           	8781080
CORE_3_ACCESSES         	9445157
CORE_3_MPKI             	87.7503
CORE_3_APKI             	94.3865

LLC_MISSES              	35148662
LLC_ACCESSES            	37788123
LLC_MISS_RATE           	93.0151
LLC_LRU_WB_AVOIDED      	17995959

LLC_MISS_PENALTY        	676.31

OS_MAPPED_PAGES         	295360
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	399

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =        91568   # ACTs Counter
acts.0.7.1                     =        89536   # ACTs Counter
acts.0.7.0                     =        89990   # ACTs Counter
acts.0.6.2                     =        91106   # ACTs Counter
acts.0.6.1                     =        89855   # ACTs Counter
acts.0.5.2                     =        91891   # ACTs Counter
acts.0.5.1                     =        90293   # ACTs Counter
acts.0.4.3                     =        91540   # ACTs Counter
acts.0.4.2                     =        91234   # ACTs Counter
acts.0.4.1                     =        90180   # ACTs Counter
acts.0.4.0                     =        90589   # ACTs Counter
acts.0.3.3                     =        91536   # ACTs Counter
acts.0.3.1                     =        90269   # ACTs Counter
acts.0.3.0                     =        90855   # ACTs Counter
acts.0.2.3                     =        91301   # ACTs Counter
acts.0.2.2                     =        91189   # ACTs Counter
num_ondemand_pres              =      2534543   # Number of ondemend PRE commands
num_pre_cmds                   =      2918033   # Number of PRE commands
num_act_cmds                   =      2918052   # Number of ACT commands
num_write_row_hits             =        24120   # Number of write row buffer hits
num_writes_done                =      8516267   # Number of read requests issued
acts.0.5.0                     =        90673   # ACTs Counter
num_read_cmds                  =     10324035   # Number of READ/READP commands
num_refab_cmds                 =        12483   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =        91635   # ACTs Counter
acts.0.1.2                     =        91341   # ACTs Counter
num_read_row_hits              =      7567030   # Number of read row buffer hits
num_reads_done                 =     10324034   # Number of read requests issued
acts.0.7.2                     =        90957   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =        90125   # ACTs Counter
acts.0.2.1                     =        90418   # ACTs Counter
num_write_cmds                 =       140882   # Number of WRITE/WRITEP commands
acts.0.0.0                     =        92904   # ACTs Counter
num_cycles                     =    117217898   # Number of DRAM cycles
acts.0.5.3                     =        92840   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =        91650   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =        93559   # ACTs Counter
acts.0.0.2                     =        93485   # ACTs Counter
acts.0.1.0                     =        90752   # ACTs Counter
acts.0.0.1                     =        92352   # ACTs Counter
acts.0.1.1                     =        90179   # ACTs Counter
acts.0.2.0                     =        90669   # ACTs Counter
acts.0.1.3                     =        91581   # ACTs Counter
rank_active_cycles.0           =    104428650   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     12789248   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      4749166   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1282202   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       294564   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =        63616   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         1489   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            3   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     15802438   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1505636   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       624559   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       416032   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       202532   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        96263   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        66485   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        34762   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        24241   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        14264   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        53092   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =           26   # Write cmd latency (cycles)
write_latency[100-119]         =           34   # Write cmd latency (cycles)
write_latency[120-139]         =           41   # Write cmd latency (cycles)
write_latency[140-159]         =           78   # Write cmd latency (cycles)
write_latency[160-179]         =           83   # Write cmd latency (cycles)
write_latency[180-199]         =           57   # Write cmd latency (cycles)
write_latency[200-]            =       140562   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       766669   # Read request latency (cycles)
read_latency[60-79]            =       175176   # Read request latency (cycles)
read_latency[80-99]            =       334991   # Read request latency (cycles)
read_latency[100-119]          =       320998   # Read request latency (cycles)
read_latency[120-139]          =       868266   # Read request latency (cycles)
read_latency[140-159]          =       514797   # Read request latency (cycles)
read_latency[160-179]          =       378936   # Read request latency (cycles)
read_latency[180-199]          =       283257   # Read request latency (cycles)
read_latency[200-]             =      6680943   # Read request latency (cycles)
refab_energy                   =   2.3348e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06033e+09   # Write energy
read_energy                    =  9.19748e+10   # Read energy
act_energy                     =  3.31958e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.54274e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.21308e+10   # Active standby energy rank.0
average_read_latency           =      405.912   # Average read request latency (cycles)
average_interarrival           =      6.22166   # Average request interarrival latency (cycles)
total_energy                   =  1.82904e+11   # Total energy (pJ)
average_power                  =      1560.38   # Average power (mW)
average_bandwidth              =      24.7275   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =        94107   # ACTs Counter
acts.0.7.1                     =        92205   # ACTs Counter
acts.0.7.0                     =        92886   # ACTs Counter
acts.0.6.2                     =        91200   # ACTs Counter
acts.0.6.1                     =        89596   # ACTs Counter
acts.0.5.2                     =        91069   # ACTs Counter
acts.0.5.1                     =        89724   # ACTs Counter
acts.0.4.3                     =        91265   # ACTs Counter
acts.0.4.2                     =        91318   # ACTs Counter
acts.0.4.1                     =        90158   # ACTs Counter
acts.0.4.0                     =        90399   # ACTs Counter
acts.0.3.3                     =        91459   # ACTs Counter
acts.0.3.1                     =        90528   # ACTs Counter
acts.0.3.0                     =        90847   # ACTs Counter
acts.0.2.3                     =        91725   # ACTs Counter
acts.0.2.2                     =        91599   # ACTs Counter
num_ondemand_pres              =      2533085   # Number of ondemend PRE commands
num_pre_cmds                   =      2916947   # Number of PRE commands
num_act_cmds                   =      2916967   # Number of ACT commands
num_write_row_hits             =        24049   # Number of write row buffer hits
num_writes_done                =      8505148   # Number of read requests issued
acts.0.5.0                     =        90004   # ACTs Counter
num_read_cmds                  =     10324003   # Number of READ/READP commands
num_refab_cmds                 =        12483   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =        91549   # ACTs Counter
acts.0.1.2                     =        91269   # ACTs Counter
num_read_row_hits              =      7568064   # Number of read row buffer hits
num_reads_done                 =     10323999   # Number of read requests issued
acts.0.7.2                     =        93563   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =        90111   # ACTs Counter
acts.0.2.1                     =        90388   # ACTs Counter
num_write_cmds                 =       140734   # Number of WRITE/WRITEP commands
acts.0.0.0                     =        90454   # ACTs Counter
num_cycles                     =    117217898   # Number of DRAM cycles
acts.0.5.3                     =        91966   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =        91612   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =        91384   # ACTs Counter
acts.0.0.2                     =        91207   # ACTs Counter
acts.0.1.0                     =        90697   # ACTs Counter
acts.0.0.1                     =        90250   # ACTs Counter
acts.0.1.1                     =        90138   # ACTs Counter
acts.0.2.0                     =        90753   # ACTs Counter
acts.0.1.3                     =        91537   # ACTs Counter
rank_active_cycles.0           =    104430390   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     12787508   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      4749172   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1283204   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       294130   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =        63032   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         1499   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            3   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     15801388   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1489750   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       612411   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       426443   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       206380   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =       101499   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        65071   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        33990   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        24258   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        14724   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        53243   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =           13   # Write cmd latency (cycles)
write_latency[100-119]         =           25   # Write cmd latency (cycles)
write_latency[120-139]         =           34   # Write cmd latency (cycles)
write_latency[140-159]         =           79   # Write cmd latency (cycles)
write_latency[160-179]         =          101   # Write cmd latency (cycles)
write_latency[180-199]         =          134   # Write cmd latency (cycles)
write_latency[200-]            =       140348   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       787195   # Read request latency (cycles)
read_latency[60-79]            =       165564   # Read request latency (cycles)
read_latency[80-99]            =       376091   # Read request latency (cycles)
read_latency[100-119]          =       343917   # Read request latency (cycles)
read_latency[120-139]          =       944926   # Read request latency (cycles)
read_latency[140-159]          =       415549   # Read request latency (cycles)
read_latency[160-179]          =       361872   # Read request latency (cycles)
read_latency[180-199]          =       273921   # Read request latency (cycles)
read_latency[200-]             =      6654964   # Read request latency (cycles)
refab_energy                   =   2.3348e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.05922e+09   # Write energy
read_energy                    =  9.19745e+10   # Read energy
act_energy                     =  3.31834e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.54212e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.21317e+10   # Active standby energy rank.0
average_read_latency           =      404.061   # Average read request latency (cycles)
average_interarrival           =      6.22534   # Average request interarrival latency (cycles)
total_energy                   =  1.82891e+11   # Total energy (pJ)
average_power                  =      1560.26   # Average power (mW)
average_bandwidth              =      24.7129   # Average bandwidth
