{"Source Block": ["hdl/library/common/ad_dds_1.v@111:130@HdlStmProcess", "\n  assign sine_scale_p_s = sine_scale_s[28:14];\n  assign sine_scale_n_s = ~sine_scale_s[28:14] + 1'b1;\n  assign sine_scale_sign_s = sine_sign_s ^ scale_sign_s;\n\n  always @(posedge clk) begin\n    sine_scale_p <= sine_scale_p_s;\n    sine_scale_n <= sine_scale_n_s;\n    sine_scale_sign <= sine_scale_sign_s;\n    if (sine_scale_sign == 1'b1) begin\n      dds_data <= {1'b1, sine_scale_n};\n    end else begin\n      dds_data <= {1'b0, sine_scale_p};\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [["hdl/library/common/ad_dds_1.v@108:118", "    .data_p (sine_scale_s),\n    .ddata_in ({sine_sign, scale[15]}),\n    .ddata_out ({sine_sign_s, scale_sign_s}));\n\n  assign sine_scale_p_s = sine_scale_s[28:14];\n  assign sine_scale_n_s = ~sine_scale_s[28:14] + 1'b1;\n  assign sine_scale_sign_s = sine_sign_s ^ scale_sign_s;\n\n  always @(posedge clk) begin\n    sine_scale_p <= sine_scale_p_s;\n    sine_scale_n <= sine_scale_n_s;\n"], ["hdl/library/common/ad_dds_1.v@109:119", "    .ddata_in ({sine_sign, scale[15]}),\n    .ddata_out ({sine_sign_s, scale_sign_s}));\n\n  assign sine_scale_p_s = sine_scale_s[28:14];\n  assign sine_scale_n_s = ~sine_scale_s[28:14] + 1'b1;\n  assign sine_scale_sign_s = sine_sign_s ^ scale_sign_s;\n\n  always @(posedge clk) begin\n    sine_scale_p <= sine_scale_p_s;\n    sine_scale_n <= sine_scale_n_s;\n    sine_scale_sign <= sine_scale_sign_s;\n"]], "Diff Content": {"Delete": [[120, "    if (sine_scale_sign == 1'b1) begin\n"]], "Add": [[120, "    if (scale[14:0] == 15'd0) begin\n"], [120, "      dds_data <= 16'd0;\n"], [120, "    end else if (sine_scale_sign == 1'b1) begin\n"]]}}