#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Sep 15 23:29:44 2025
# Process ID: 21308
# Current directory: D:/Github/ttsky_multiplier_uart_spi/vivado/uart_spi_loopback/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21932 D:\Github\ttsky_multiplier_uart_spi\vivado\uart_spi_loopback\project_2\project_2.xpr
# Log file: D:/Github/ttsky_multiplier_uart_spi/vivado/uart_spi_loopback/project_2/vivado.log
# Journal file: D:/Github/ttsky_multiplier_uart_spi/vivado/uart_spi_loopback/project_2\vivado.jou
# Running On        :GHOST
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :17041 MB
# Swap memory       :1073 MB
# Total Virtual     :18114 MB
# Available Virtual :7105 MB
#-----------------------------------------------------------
start_gui
open_project D:/Github/ttsky_multiplier_uart_spi/vivado/uart_spi_loopback/project_2/project_2.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/Github/ttsky_multiplier_uart_spi/vivado/uart_spi_loopback/project_2/tb_spi_master_slave_v3_clk_crtl_loopback_behav.wcfg
source tb_tt_um_uart_spi.tcl
restart
run 2 ms
relaunch_sim
restart
run 2 ms
relaunch_sim
restart
run 2 ms
current_wave_config {tb_spi_master_slave_v3_clk_crtl_loopback_behav.wcfg}
add_wave {{/tb_tt_um_uart_spi/dut/top_uut/dut_spi}} 
restart
run 1 ms
restart
run 100 us
relaunch_sim
restart
run 100 us
relaunch_sim
restart
run 100 us
relaunch_sim
restart
run 100 us
relaunch_sim
restart
run 100 us
relaunch_sim
restart
run 50 us
relaunch_sim
restart
relaunch_sim
restart
run 50 us
relaunch_sim
restart
run 50 us
save_wave_config {D:/Github/ttsky_multiplier_uart_spi/vivado/uart_spi_loopback/project_2/tb_spi_master_slave_v3_clk_crtl_loopback_behav.wcfg}
close_sim
