{% set inst_dot = inst | replace('_', '.') %}
// auto-generated from template vle_v.asl.j2
// PARAMS:
//   inst = {{ inst }}
//   eew = {{ eew }}
//
// vle{{eew}}.v vd, (rs1), vm
// load unit stride with EEW={{eew}}, optionally masked by vm
//
// vlseg<NF>e{{eew}}.v vd, (rs1), vm
// load unit-stride segments with EEW={{eew}}, optionally masked by vm
//
// NOTE: this instruction supports non-zero vstart

let vd: VREG_TYPE = UInt(GetRD(instruction));
let rs1: XREG_TYPE = UInt(GetRS1(instruction));
let vm : bit = GetVM(instruction);
let nf : integer{0..7} = UInt(GetNF(instruction));

if VTYPE.ill then
  return Exception(CAUSE_ILLEGAL_INSTRUCTION, Zeros(32));
end

if vm == '0' && vd == 0 then
  // overlap with mask
  return Exception(CAUSE_ILLEGAL_INSTRUCTION, Zeros(32));
end

let vreg_align = vreg_eew_alignment(VTYPE, {{eew}});

if vreg_align == 0 then
  // emul is invalid
  return Exception(CAUSE_ILLEGAL_INSTRUCTION, Zeros(32));
end

if vreg_align * (nf + 1) > 8 then
  return Exception(CAUSE_ILLEGAL_INSTRUCTION, Zeros(32));
end

if vd MOD vreg_align != 0 then
  return Exception(CAUSE_ILLEGAL_INSTRUCTION, Zeros(32));
end

let vl = VL;
let vstart = UInt(VSTART);

if vstart > vl then
  return Exception(CAUSE_ILLEGAL_INSTRUCTION, Zeros(32));
end

let src1 = X[rs1];

if nf == 0 then
  // vle{{eew}}.v vd, (rs1), vm
  for idx = vstart to vl - 1 do
    if vm != '0' || V0_MASK[idx] then
      let addr = src1 + idx * ({{eew}} DIV 8);
      let (data, result) = ReadMemory(addr, {{eew}});

      if !result.is_ok then
        VSTART = idx[LOG2_VLEN-1:0];
        return result;
      end

      VRF_{{eew}}[vd, idx] = data;
    end
  end
else
  // vlseg<NF>e{{eew}}.v vd, (rs1), vm
  for idx = vstart to vl - 1 do
    if vm != '0' || V0_MASK[idx] then
      let addr_start = src1 + idx * ({{eew}} DIV 8) * (nf + 1);
      for j = 0 to nf do
        let vd_j = (vd + j * vreg_align) as integer{0..31};
        let addr = addr_start + ({{eew}} DIV 8) * j;
        let (data, result) = ReadMemory(addr, {{eew}});

        if !result.is_ok then
          VSTART = idx[LOG2_VLEN-1:0];
          return result;
        end

        VRF_{{eew}}[vd_j, idx] = data;
      end
    end
  end
end

ClearVSTART();

PC = PC + 4;

return Retired();
