Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5a8ce083a0f54a2f95fc0b9af8f7096f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot fifo_16_byte_distributed_RAM_TB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.fifo_16_byte_distributed_RAM_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "fifo_16_byte_distributed_RAM_TB_time_impl.sdf", for root module "fifo_16_byte_distributed_RAM_TB/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "fifo_16_byte_distributed_RAM_TB_time_impl.sdf", for root module "fifo_16_byte_distributed_RAM_TB/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.JK_flipflop
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.JK_flipflop_1
Compiling module xil_defaultlib.inst_ctrl_fifo
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.N_bits_ascending_counter_0
Compiling module xil_defaultlib.inst_N_bits_ascending_counter_pt...
Compiling module xil_defaultlib.N_bits_ascending_counter
Compiling module xil_defaultlib.inst_N_bits_ascending_counter_pt...
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.inst_dual_port_distributed_ram_a...
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.fifo_16_byte_distributed_RAM
Compiling architecture behavioral of entity xil_defaultlib.fifo_16_byte_distributed_ram_tb
Built simulation snapshot fifo_16_byte_distributed_RAM_TB_time_impl
