#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog -rtl $::env(RTL_FILES)
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading verilog file '/mnt/ncsudrive/a/atummur/564/PROJECT/564_Project/rtl/dut.v'
Running PRESTO HDLC
Compiling source file /mnt/ncsudrive/a/atummur/564/PROJECT/564_Project/rtl/dut.v
Opening include file ../testbench//defines.vh
Warning:  /mnt/ncsudrive/a/atummur/564/PROJECT/564_Project/rtl/dut.v:325: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/ncsudrive/a/atummur/564/PROJECT/564_Project/rtl/dut.v:342: signed to unsigned conversion occurs. (VER-318)
Warning: Could not open default SVF file /mnt/ncsudrive/a/atummur/564/PROJECT/564_Project/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 124 in file
	'/mnt/ncsudrive/a/atummur/564/PROJECT/564_Project/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           143            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine MyDesign line 99 in file
		'/mnt/ncsudrive/a/atummur/564/PROJECT/564_Project/rtl/dut.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| length_of_matrix_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   matrix_count_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|   current_row_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  current_state_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   addr_output_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    addr_input_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    addr_gates_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   addr_scratch_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| real_part_result_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| imag_part_result_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Current design is now '/mnt/ncsudrive/a/atummur/564/PROJECT/564_Project/rtl/MyDesign.db:MyDesign'
Loaded 2 designs.
Current design is 'MyDesign'.
MyDesign DW_fp_mac_inst
