// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_tx_app_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txSar2txApp_ack_push_V_dout,
        txSar2txApp_ack_push_V_empty_n,
        txSar2txApp_ack_push_V_read,
        txApp2txSar_upd_req_V_dout,
        txApp2txSar_upd_req_V_empty_n,
        txApp2txSar_upd_req_V_read,
        txSar2txApp_upd_rsp_V_din,
        txSar2txApp_upd_rsp_V_full_n,
        txSar2txApp_upd_rsp_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [32:0] txSar2txApp_ack_push_V_dout;
input   txSar2txApp_ack_push_V_empty_n;
output   txSar2txApp_ack_push_V_read;
input  [32:0] txApp2txSar_upd_req_V_dout;
input   txApp2txSar_upd_req_V_empty_n;
output   txApp2txSar_upd_req_V_read;
output  [47:0] txSar2txApp_upd_rsp_V_din;
input   txSar2txApp_upd_rsp_V_full_n;
output   txSar2txApp_upd_rsp_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txSar2txApp_ack_push_V_read;
reg txApp2txSar_upd_req_V_read;
reg txSar2txApp_upd_rsp_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_84_p3;
reg    ap_sig_bdd_52;
reg   [0:0] tmp_reg_258;
wire   [0:0] tmp_140_nbreadreq_fu_98_p3;
reg    ap_sig_bdd_66;
reg   [0:0] ap_reg_ppstg_tmp_reg_258_pp0_it1;
reg   [0:0] tmp_140_reg_276;
reg   [0:0] tmp_441_reg_285;
reg    ap_sig_bdd_85;
wire   [6:0] app_table_ackd_V_address0;
reg    app_table_ackd_V_ce0;
reg    app_table_ackd_V_we0;
wire   [15:0] app_table_ackd_V_d0;
reg   [6:0] app_table_ackd_V_address1;
reg    app_table_ackd_V_ce1;
reg    app_table_ackd_V_we1;
wire   [15:0] app_table_ackd_V_d1;
wire   [15:0] app_table_ackd_V_q1;
wire   [6:0] app_table_mempt_V_address0;
reg    app_table_mempt_V_ce0;
reg    app_table_mempt_V_we0;
wire   [15:0] app_table_mempt_V_d0;
reg   [6:0] app_table_mempt_V_address1;
reg    app_table_mempt_V_ce1;
reg    app_table_mempt_V_we1;
wire   [15:0] app_table_mempt_V_d1;
wire   [15:0] app_table_mempt_V_q1;
wire   [15:0] tmp_ackd_V_load_new_fu_186_p4;
reg   [15:0] tmp_ackd_V_load_new_reg_262;
wire   [0:0] tmp_439_fu_198_p3;
reg   [0:0] tmp_439_reg_267;
wire   [63:0] tmp_s_fu_206_p1;
reg   [63:0] tmp_s_reg_271;
wire   [15:0] tmp_sessionID_V_fu_212_p1;
reg   [15:0] tmp_sessionID_V_reg_280;
wire   [0:0] tmp_441_fu_227_p3;
wire   [63:0] tmp_167_fu_235_p1;
wire   [6:0] app_table_mempt_V_addr_1_gep_fu_165_p3;
wire   [15:0] tmp_438_fu_182_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_139;
reg    ap_sig_bdd_162;
reg    ap_sig_bdd_152;
reg    ap_sig_bdd_248;


toe_tx_app_table_app_table_ackd_V #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
app_table_ackd_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( app_table_ackd_V_address0 ),
    .ce0( app_table_ackd_V_ce0 ),
    .we0( app_table_ackd_V_we0 ),
    .d0( app_table_ackd_V_d0 ),
    .address1( app_table_ackd_V_address1 ),
    .ce1( app_table_ackd_V_ce1 ),
    .we1( app_table_ackd_V_we1 ),
    .d1( app_table_ackd_V_d1 ),
    .q1( app_table_ackd_V_q1 )
);

toe_tx_app_table_app_table_ackd_V #(
    .DataWidth( 16 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
app_table_mempt_V_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( app_table_mempt_V_address0 ),
    .ce0( app_table_mempt_V_ce0 ),
    .we0( app_table_mempt_V_we0 ),
    .d0( app_table_mempt_V_d0 ),
    .address1( app_table_mempt_V_address1 ),
    .ce1( app_table_mempt_V_ce1 ),
    .we1( app_table_mempt_V_we1 ),
    .d1( app_table_mempt_V_d1 ),
    .q1( app_table_mempt_V_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_tmp_reg_258_pp0_it1 <= tmp_reg_258;
        tmp_reg_258 <= tmp_nbreadreq_fu_84_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_258) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_140_reg_276 <= tmp_140_nbreadreq_fu_98_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(tmp_nbreadreq_fu_84_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_439_reg_267 <= txSar2txApp_ack_push_V_dout[ap_const_lv32_20];
        tmp_ackd_V_load_new_reg_262 <= {{txSar2txApp_ack_push_V_dout[ap_const_lv32_1F : ap_const_lv32_10]}};
        tmp_s_reg_271[15 : 0] <= tmp_s_fu_206_p1[15 : 0];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_441_reg_285 <= txApp2txSar_upd_req_V_dout[ap_const_lv32_20];
        tmp_sessionID_V_reg_280 <= tmp_sessionID_V_fu_212_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// app_table_ackd_V_address1 assign process. ///
always @ (tmp_s_reg_271 or tmp_167_fu_235_p1 or ap_sig_bdd_139 or ap_sig_bdd_162 or ap_sig_bdd_152)
begin
    if (ap_sig_bdd_152) begin
        if (ap_sig_bdd_162) begin
            app_table_ackd_V_address1 = tmp_s_reg_271;
        end else if (ap_sig_bdd_139) begin
            app_table_ackd_V_address1 = tmp_167_fu_235_p1;
        end else begin
            app_table_ackd_V_address1 = 'bx;
        end
    end else begin
        app_table_ackd_V_address1 = 'bx;
    end
end

/// app_table_ackd_V_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        app_table_ackd_V_ce0 = ap_const_logic_1;
    end else begin
        app_table_ackd_V_ce0 = ap_const_logic_0;
    end
end

/// app_table_ackd_V_ce1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or tmp_reg_258 or tmp_140_nbreadreq_fu_98_p3 or ap_sig_bdd_66 or ap_sig_bdd_85 or tmp_439_reg_267 or tmp_441_fu_227_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_441_fu_227_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_439_reg_267)))) begin
        app_table_ackd_V_ce1 = ap_const_logic_1;
    end else begin
        app_table_ackd_V_ce1 = ap_const_logic_0;
    end
end

/// app_table_ackd_V_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_nbreadreq_fu_84_p3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or tmp_439_fu_198_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_84_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_439_fu_198_p3))) begin
        app_table_ackd_V_we0 = ap_const_logic_1;
    end else begin
        app_table_ackd_V_we0 = ap_const_logic_0;
    end
end

/// app_table_ackd_V_we1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or tmp_reg_258 or ap_sig_bdd_66 or ap_sig_bdd_85 or tmp_439_reg_267)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_439_reg_267))) begin
        app_table_ackd_V_we1 = ap_const_logic_1;
    end else begin
        app_table_ackd_V_we1 = ap_const_logic_0;
    end
end

/// app_table_mempt_V_address1 assign process. ///
always @ (tmp_441_fu_227_p3 or tmp_167_fu_235_p1 or app_table_mempt_V_addr_1_gep_fu_165_p3 or ap_sig_bdd_248)
begin
    if (ap_sig_bdd_248) begin
        if (~(ap_const_lv1_0 == tmp_441_fu_227_p3)) begin
            app_table_mempt_V_address1 = app_table_mempt_V_addr_1_gep_fu_165_p3;
        end else if ((ap_const_lv1_0 == tmp_441_fu_227_p3)) begin
            app_table_mempt_V_address1 = tmp_167_fu_235_p1;
        end else begin
            app_table_mempt_V_address1 = 'bx;
        end
    end else begin
        app_table_mempt_V_address1 = 'bx;
    end
end

/// app_table_mempt_V_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        app_table_mempt_V_ce0 = ap_const_logic_1;
    end else begin
        app_table_mempt_V_ce0 = ap_const_logic_0;
    end
end

/// app_table_mempt_V_ce1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or tmp_reg_258 or tmp_140_nbreadreq_fu_98_p3 or ap_sig_bdd_66 or ap_sig_bdd_85 or tmp_441_fu_227_p3)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_441_fu_227_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_441_fu_227_p3)))) begin
        app_table_mempt_V_ce1 = ap_const_logic_1;
    end else begin
        app_table_mempt_V_ce1 = ap_const_logic_0;
    end
end

/// app_table_mempt_V_we0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_nbreadreq_fu_84_p3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or tmp_439_fu_198_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_84_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_439_fu_198_p3))) begin
        app_table_mempt_V_we0 = ap_const_logic_1;
    end else begin
        app_table_mempt_V_we0 = ap_const_logic_0;
    end
end

/// app_table_mempt_V_we1 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or tmp_reg_258 or tmp_140_nbreadreq_fu_98_p3 or ap_sig_bdd_66 or ap_sig_bdd_85 or tmp_441_fu_227_p3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_441_fu_227_p3))) begin
        app_table_mempt_V_we1 = ap_const_logic_1;
    end else begin
        app_table_mempt_V_we1 = ap_const_logic_0;
    end
end

/// txApp2txSar_upd_req_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or tmp_reg_258 or tmp_140_nbreadreq_fu_98_p3 or ap_sig_bdd_66 or ap_sig_bdd_85)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txApp2txSar_upd_req_V_read = ap_const_logic_1;
    end else begin
        txApp2txSar_upd_req_V_read = ap_const_logic_0;
    end
end

/// txSar2txApp_ack_push_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_nbreadreq_fu_84_p3 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(tmp_nbreadreq_fu_84_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txSar2txApp_ack_push_V_read = ap_const_logic_1;
    end else begin
        txSar2txApp_ack_push_V_read = ap_const_logic_0;
    end
end

/// txSar2txApp_upd_rsp_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_reg_ppstg_tmp_reg_258_pp0_it1 or tmp_140_reg_276 or tmp_441_reg_285 or ap_sig_bdd_85)
begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_258_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_reg_276) & (ap_const_lv1_0 == tmp_441_reg_285) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_66 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_85 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        txSar2txApp_upd_rsp_V_write = ap_const_logic_1;
    end else begin
        txSar2txApp_upd_rsp_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_52 or ap_sig_bdd_66 or ap_sig_bdd_85 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_139 assign process. ///
always @ (tmp_reg_258 or tmp_140_nbreadreq_fu_98_p3 or tmp_441_fu_227_p3)
begin
    ap_sig_bdd_139 = ((ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3) & (ap_const_lv1_0 == tmp_441_fu_227_p3));
end

/// ap_sig_bdd_152 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_152 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_162 assign process. ///
always @ (tmp_reg_258 or tmp_439_reg_267)
begin
    ap_sig_bdd_162 = (~(ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_439_reg_267));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_248 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it1 or tmp_reg_258 or tmp_140_nbreadreq_fu_98_p3)
begin
    ap_sig_bdd_248 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_52 assign process. ///
always @ (ap_start or ap_done_reg or txSar2txApp_ack_push_V_empty_n or tmp_nbreadreq_fu_84_p3)
begin
    ap_sig_bdd_52 = (((txSar2txApp_ack_push_V_empty_n == ap_const_logic_0) & ~(tmp_nbreadreq_fu_84_p3 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_66 assign process. ///
always @ (txApp2txSar_upd_req_V_empty_n or tmp_reg_258 or tmp_140_nbreadreq_fu_98_p3)
begin
    ap_sig_bdd_66 = ((txApp2txSar_upd_req_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_reg_258) & ~(ap_const_lv1_0 == tmp_140_nbreadreq_fu_98_p3));
end

/// ap_sig_bdd_85 assign process. ///
always @ (txSar2txApp_upd_rsp_V_full_n or ap_reg_ppstg_tmp_reg_258_pp0_it1 or tmp_140_reg_276 or tmp_441_reg_285)
begin
    ap_sig_bdd_85 = ((txSar2txApp_upd_rsp_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_258_pp0_it1) & ~(ap_const_lv1_0 == tmp_140_reg_276) & (ap_const_lv1_0 == tmp_441_reg_285));
end
assign app_table_ackd_V_address0 = tmp_s_fu_206_p1;
assign app_table_ackd_V_d0 = tmp_ackd_V_load_new_fu_186_p4;
assign app_table_ackd_V_d1 = ($signed(tmp_ackd_V_load_new_reg_262) + $signed(ap_const_lv16_FFFF));
assign app_table_mempt_V_addr_1_gep_fu_165_p3 = tmp_167_fu_235_p1;
assign app_table_mempt_V_address0 = tmp_s_fu_206_p1;
assign app_table_mempt_V_d0 = tmp_ackd_V_load_new_fu_186_p4;
assign app_table_mempt_V_d1 = {{txApp2txSar_upd_req_V_dout[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tmp_140_nbreadreq_fu_98_p3 = txApp2txSar_upd_req_V_empty_n;
assign tmp_167_fu_235_p1 = tmp_sessionID_V_fu_212_p1;
assign tmp_438_fu_182_p1 = txSar2txApp_ack_push_V_dout[15:0];
assign tmp_439_fu_198_p3 = txSar2txApp_ack_push_V_dout[ap_const_lv32_20];
assign tmp_441_fu_227_p3 = txApp2txSar_upd_req_V_dout[ap_const_lv32_20];
assign tmp_ackd_V_load_new_fu_186_p4 = {{txSar2txApp_ack_push_V_dout[ap_const_lv32_1F : ap_const_lv32_10]}};
assign tmp_nbreadreq_fu_84_p3 = txSar2txApp_ack_push_V_empty_n;
assign tmp_s_fu_206_p1 = tmp_438_fu_182_p1;
assign tmp_sessionID_V_fu_212_p1 = txApp2txSar_upd_req_V_dout[15:0];
assign txSar2txApp_upd_rsp_V_din = {{{app_table_mempt_V_q1}, {app_table_ackd_V_q1}}, {tmp_sessionID_V_reg_280}};
always @ (posedge ap_clk)
begin
    tmp_s_reg_271[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end



endmodule //toe_tx_app_table

