// Seed: 793569590
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    output wor id_3,
    output tri0 id_4,
    output uwire id_5,
    output logic id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wire id_11,
    output uwire id_12,
    input uwire id_13,
    input tri id_14
);
  id_16(
      .id_0(1), .id_1(id_12), .id_2(1)
  );
  initial begin
    id_6 <= 1 + 1'b0;
    assert (id_2);
  end
endmodule
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri id_7,
    output wand id_8,
    input tri0 module_1,
    input supply0 id_10,
    input tri1 id_11,
    output wor id_12,
    output logic id_13,
    input tri0 id_14,
    output supply1 id_15,
    input tri id_16,
    output tri0 id_17,
    input tri0 id_18,
    input supply1 id_19,
    output tri0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    input wor id_23,
    input tri1 id_24,
    input supply1 id_25,
    inout wand id_26,
    input tri1 id_27,
    input supply0 id_28,
    output wire id_29,
    output tri0 id_30,
    input tri1 id_31,
    input tri0 id_32,
    output wor id_33,
    output supply0 id_34,
    output wire id_35,
    input wor id_36,
    output supply0 id_37,
    input supply1 id_38
);
  initial begin
    id_13 <= 1'd0;
  end
  always @* begin
    $display(1);
  end
  module_0(
      id_22,
      id_28,
      id_28,
      id_4,
      id_12,
      id_26,
      id_13,
      id_26,
      id_22,
      id_36,
      id_30,
      id_19,
      id_29,
      id_1,
      id_23
  );
endmodule
