{"vcs1":{"timestamp_begin":1680531773.537621485, "rt":0.85, "ut":0.27, "st":0.15}}
{"vcselab":{"timestamp_begin":1680531774.418037347, "rt":1.25, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680531775.694315276, "rt":0.93, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680531773.254569393}
{"VCS_COMP_START_TIME": 1680531773.254569393}
{"VCS_COMP_END_TIME": 1680531777.381727137}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339664}}
{"stitch_vcselab": {"peak_mem": 239012}}
