set a(0-110) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-15 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-109 {}}} CYCLES {}}
set a(0-111) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(1) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-16 LOC {0 1.0 0 1.0 0 1.0 1 0.0 2 0.9999} PREDS {} SUCCS {{66 0 0 0-133 {}} {66 0 0 0-136 {}}} CYCLES {}}
set a(0-112) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-17 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-113 {}} {130 0 0 0-109 {}}} CYCLES {}}
set a(0-113) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-18 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-112 {}}} SUCCS {{131 0 0 0-114 {}} {130 0 0 0-115 {}} {130 0 0 0-109 {}} {130 0 0 0-128 {}} {130 0 0 0-129 {}} {130 0 0 0-130 {}} {146 0 0 0-131 {}}} CYCLES {}}
set a(0-114) {AREA_SCORE {} NAME sum:asn(sum)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-113 {}} {772 0 0 0-109 {}}} SUCCS {{258 0 0 0-109 {}}} CYCLES {}}
set a(0-115) {AREA_SCORE {} NAME ADD_LOOP:i:asn(ADD_LOOP:i(4:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-20 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-113 {}} {772 0 0 0-109 {}}} SUCCS {{259 0 0 0-109 {}}} CYCLES {}}
set a(0-116) {AREA_SCORE {} NAME ADD_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-21 LOC {0 1.0 2 0.8913702 2 0.8913702 2 0.8913702 2 0.8913702} PREDS {{774 0 0 0-126 {}}} SUCCS {{258 0 0 0-120 {}} {130 0 0 0-125 {}} {256 0 0 0-126 {}}} CYCLES {}}
set a(0-117) {AREA_SCORE {} NAME ADD_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-22 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.84562505} PREDS {{774 0 0 0-127 {}}} SUCCS {{259 0 0 0-118 {}} {130 0 0 0-125 {}} {256 0 0 0-127 {}}} CYCLES {}}
set a(0-118) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0) TYPE READSLICE PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-23 LOC {0 1.0 1 0.0 1 0.0 1 0.84562505} PREDS {{259 0 0 0-117 {}}} SUCCS {{259 0 0 0-119 {}} {130 0 0 0-125 {}}} CYCLES {}}
set a(0-119) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1) QUANTITY 1 NAME ADD_LOOP:read_mem(a:rsc.@) TYPE MEMORYREAD DELAY {2.04 ns} INPUT_DELAY {1.23 ns} PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-24 LOC {1 1.0 1 0.877 1 1.0 2 0.254999875 2 0.254999875} PREDS {{259 0 0 0-118 {}}} SUCCS {{259 0 0 0-120 {}} {130 0 0 0-125 {}}} CYCLES {}}
set a(0-120) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 1 NAME ADD_LOOP:acc#1 TYPE ACCU DELAY {0.87 ns} PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-25 LOC {2 0.255 2 0.8913702 2 0.8913702 2 0.9999998826923077 2 0.9999998826923077} PREDS {{259 0 0 0-119 {}} {258 0 0 0-116 {}}} SUCCS {{130 0 0 0-125 {}} {258 0 0 0-126 {}}} CYCLES {}}
set a(0-121) {AREA_SCORE {} NAME ADD_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-26 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.96875} PREDS {{774 0 0 0-127 {}}} SUCCS {{259 0 0 0-122 {}} {130 0 0 0-125 {}} {256 0 0 0-127 {}}} CYCLES {}}
set a(0-122) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(3-0)#1 TYPE READSLICE PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-27 LOC {0 1.0 1 0.0 1 0.0 2 0.96875} PREDS {{259 0 0 0-121 {}}} SUCCS {{259 0 0 0-123 {}} {130 0 0 0-125 {}}} CYCLES {}}
set a(0-123) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-KINTEX-u-2_beh MODULE mgc_add(4,0,2,1,5) QUANTITY 1 NAME ADD_LOOP:acc#2 TYPE ACCU DELAY {0.25 ns} PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-28 LOC {1 0.0 1 0.96875 1 0.96875 1 0.999999875 2 0.999999875} PREDS {{259 0 0 0-122 {}}} SUCCS {{259 0 0 0-124 {}} {130 0 0 0-125 {}} {258 0 0 0-127 {}}} CYCLES {}}
set a(0-124) {AREA_SCORE {} NAME ADD_LOOP:i:slc(ADD_LOOP:i(4:0))(4) TYPE READSLICE PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-29 LOC {1 0.03125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-123 {}}} SUCCS {{259 0 0 0-125 {}}} CYCLES {}}
set a(0-125) {AREA_SCORE {} NAME ADD_LOOP:break(ADD_LOOP) TYPE TERMINATE PAR 0-109 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-30 LOC {2 0.3636298 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-124 {}} {130 0 0 0-123 {}} {130 0 0 0-122 {}} {130 0 0 0-121 {}} {130 0 0 0-120 {}} {130 0 0 0-119 {}} {130 0 0 0-118 {}} {130 0 0 0-117 {}} {130 0 0 0-116 {}}} SUCCS {{129 0 0 0-126 {}} {128 0 0 0-127 {}}} CYCLES {}}
set a(0-126) {AREA_SCORE {} NAME asn(sum.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-109 LOC {2 0.3636298 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-126 {}} {129 0 0 0-125 {}} {258 0 0 0-120 {}} {256 0 0 0-116 {}}} SUCCS {{774 0 0 0-116 {}} {772 0 0 0-126 {}}} CYCLES {}}
set a(0-127) {AREA_SCORE {} NAME asn(ADD_LOOP:i(4:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-109 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-127 {}} {128 0 0 0-125 {}} {258 0 0 0-123 {}} {256 0 0 0-121 {}} {256 0 0 0-117 {}}} SUCCS {{774 0 0 0-117 {}} {774 0 0 0-121 {}} {772 0 0 0-127 {}}} CYCLES {}}
set a(0-109) {CHI {0-116 0-117 0-118 0-119 0-120 0-121 0-122 0-123 0-124 0-125 0-126 0-127} ITERATIONS 16 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 32 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 32 TOTAL_CYCLES_IN 32 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 32 NAME ADD_LOOP TYPE LOOP DELAY {330.00 ns} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-31 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-115 {}} {258 0 0 0-114 {}} {130 0 0 0-113 {}} {130 0 0 0-112 {}} {130 0 0 0-110 {}}} SUCCS {{772 0 0 0-114 {}} {772 0 0 0-115 {}} {259 0 0 0-128 {}} {130 0 0 0-129 {}} {130 0 0 0-130 {}} {130 0 0 0-131 {}} {130 0 0 0-132 {}} {130 0 0 0-133 {}} {130 0 0 0-134 {}} {130 0 0 0-135 {}} {130 0 0 0-136 {}} {130 0 0 0-137 {}}} CYCLES {}}
set a(0-128) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_out(3,32) QUANTITY 1 NAME if:io_write(arrsum:rsc.@) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-32 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-128 {}} {259 0 0 0-109 {}} {130 0 0 0-113 {}} {774 0 0 0-133 {}}} SUCCS {{772 0 0 0-128 {}} {66 0 0 0-130 {}} {256 0 0 0-133 {}}} CYCLES {}}
set a(0-129) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-33 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-109 {}} {130 0 0 0-113 {}}} SUCCS {} CYCLES {}}
set a(0-130) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(4) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-34 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{66 0 0 0-128 {}} {130 0 0 0-109 {}} {130 0 0 0-113 {}}} SUCCS {{66 0 0 0-133 {}} {66 0 0 0-136 {}}} CYCLES {}}
set a(0-131) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-35 LOC {1 1.0 1 1.0 1 1.0 4 1.0} PREDS {{130 0 0 0-109 {}} {146 0 0 0-113 {}}} SUCCS {} CYCLES {}}
set a(0-132) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-36 LOC {3 0.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0 0-109 {}} {128 0 0 0-133 {}}} SUCCS {{259 0 0 0-133 {}}} CYCLES {}}
set a(0-133) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME arrsum:io_sync(arrsum:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-37 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{772 0 0 0-133 {}} {259 0 0 0-132 {}} {66 0 0 0-130 {}} {256 0 0 0-128 {}} {130 0 0 0-109 {}} {66 0 0 0-111 {}}} SUCCS {{774 0 0 0-128 {}} {128 0 0 0-132 {}} {772 0 0 0-133 {}} {259 0 0 0-134 {}}} CYCLES {}}
set a(0-134) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-38 LOC {4 0.0488782 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-133 {}} {130 0 0 0-109 {}}} SUCCS {} CYCLES {}}
set a(0-135) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-39 LOC {3 0.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0 0-109 {}} {128 0 0 0-136 {}}} SUCCS {{259 0 0 0-136 {}}} CYCLES {}}
set a(0-136) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME a:io_sync(a:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-40 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{772 0 0 0-136 {}} {259 0 0 0-135 {}} {66 0 0 0-130 {}} {130 0 0 0-109 {}} {66 0 0 0-111 {}}} SUCCS {{128 0 0 0-135 {}} {772 0 0 0-136 {}} {259 0 0 0-137 {}}} CYCLES {}}
set a(0-137) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-108 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-41 LOC {4 0.0488782 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-136 {}} {130 0 0 0-109 {}}} SUCCS {} CYCLES {}}
set a(0-108) {CHI {0-110 0-111 0-112 0-113 0-114 0-115 0-109 0-128 0-129 0-130 0-131 0-132 0-133 0-134 0-135 0-136 0-137} ITERATIONS Infinite LATENCY 32 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 36 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 32 TOTAL_CYCLES 36 NAME main TYPE LOOP DELAY {370.00 ns} PAR 0-107 XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-42 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-107) {CHI 0-108 ITERATIONS Infinite LATENCY 32 RESET_LATENCY 1 CSTEPS 1 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 36 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 36 TOTAL_CYCLES 37 NAME core:rlp TYPE LOOP DELAY {370.00 ns} PAR {} XREFS 3376bb8b-4aa0-4ff3-8526-6edc83100994-43 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-107-TOTALCYCLES) {37}
set a(0-107-QMOD) {ccs_sync_in_wait(1) 0-111 BLOCK_DPRAM_RBW_DUAL_rwport(2,4,32,16,16,32,1) 0-119 mgc_add(32,0,32,0,32) 0-120 mgc_add(4,0,2,1,5) 0-123 ccs_out(3,32) 0-128 ccs_sync_out_wait(4) 0-130 mgc_io_sync(0) {0-133 0-136}}
set a(0-107-PROC_NAME) {core}
set a(0-107-HIER_NAME) {/axi_test/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-107}

