# Verilog Language
## Basics
* [Simple wire](./Basics/3/3.md)
* [Four wires](./Basics/4/4.md)
* [Inverter](./Basics/5/5.md)
* [AND gate](./Basics/6/6.md)
* [NOR gate](./Basics/7/7.md)
* [XNOR gate](./Basics/8/8.md)
* [Declaring wires](./Basics/9/9.md)
* [7458 chip](./Basics/10/10.md)

## Vectors
* [Vectors](./11/11.md)
* [Vectors in more detail](./12/12.md)
* [Vector part select](./13/13.md)
* [Bitwise operators](./14/14.md)
* [Four-input gates](./15/15.md)
* [Vector concatenation operator](./16/16.md)
* [Vector reversal 1](./17/17.md)
* [Replication operator](./18/18.md)
* [More replication](./19/19.md)

## Modules: Hierarchy
* [Modules](./20/20.md)
* [Connecting ports by position](./21/21.md)
* [Connecting ports by name](./22/22.md)
* [Three modules](./23/23.md)
* [Modules and vectors](./24/24.md)
* [Adder 1](./25/25.md)
* [Adder 2](./26/26.md)
* [Carry-select adder](./27/27.md)
* [Adder-subtractor](./28/28.md)

## Modules: Procedures
* [Always blocks (combinational)](./29/29.md)
* [Always blocks (clocked)](./30/30.md)
* [If statement](./31/31.md)
* [If statement latches](./32/32.md)
* [Case statement](./33/33.md)
* [Priority encoder](./34/34.md)
* [Priority encoder with casez](./35/35.md)
* [Avoiding latches](./36/36.md)

## Modules: More Verilog Features
* [Conditional ternary operator](./37/37.md)
* [Reduction operators](./38/38.md)
* [Reduction: Even wider gates](./39/39.md)
* [Combinational for-loop: Vector reversal 2](./40/40.md)
* [Combinational for-loop: 255-bit population count](./41/41.md)
* [Generate for-loop: 100-bit binary adder 2](./42/42.md)
* [Generate for-loop: 100-digit BCD adder](./43/43.md)