

================================================================
== Vitis HLS Report for 'exch'
================================================================
* Date:           Tue Jun 29 13:35:29 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        exch
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.826 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39979|    40048|  0.133 ms|  0.133 ms|  39980|  40049|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-------+-------+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +---------------------+----------+---------+---------+----------+----------+-------+-------+---------+
        |grp_bottom_1_fu_794  |bottom_1  |    38773|    38773|  0.129 ms|  0.129 ms|  38773|  38773|     none|
        +---------------------+----------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                             |       81|       81|         1|          1|          1|    81|       yes|
        |- Loop 2                             |        9|        9|         1|          1|          1|     9|       yes|
        |- VITIS_LOOP_74_1_VITIS_LOOP_76_2    |      687|      687|        88|         75|          1|     9|       yes|
        |- VITIS_LOOP_117_4                   |      148|      148|        77|          9|          1|     9|       yes|
        |- VITIS_LOOP_126_6_VITIS_LOOP_128_7  |       86|       86|         7|          1|          1|    81|       yes|
        |- Loop 6                             |        9|        9|         1|          1|          1|     9|       yes|
        |- VITIS_LOOP_41_1_VITIS_LOOP_43_2    |       98|       98|        75|          3|          1|     9|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2781|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       10|    63|    12343|   12029|    -|
|Memory               |        0|     -|       98|     134|    -|
|Multiplexer          |        -|     -|        -|    2713|    -|
|Register             |        -|     -|     3890|     416|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       10|    63|    16331|   18073|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     2|        1|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     1|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |grp_bottom_1_fu_794                     |bottom_1                            |        0|  53|  9438|  9001|    0|
    |control_s_axi_U                         |control_s_axi                       |        0|   0|   316|   552|    0|
    |dadddsub_64ns_64ns_64_8_full_dsp_1_U78  |dadddsub_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U74      |fadd_32ns_32ns_32_7_full_dsp_1      |        0|   2|   318|   198|    0|
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U73  |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U75       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|    78|    0|
    |fpext_32ns_64_2_no_dsp_1_U77            |fpext_32ns_64_2_no_dsp_1            |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U76          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |gmem0_m_axi_U                           |gmem0_m_axi                         |        8|   0|   613|   787|    0|
    |gmem1_m_axi_U                           |gmem1_m_axi                         |        2|   0|   512|   580|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |       10|  63| 12343| 12029|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+----+----+-----+------+-----+------+-------------+
    |J_U      |J             |        0|  32|  65|    0|    81|   32|     1|         2592|
    |spin_U   |spin          |        0|   2|   3|    0|     9|    1|     1|            9|
    |h_U      |step_Delta_P  |        0|  32|  33|    0|     9|   32|     1|          288|
    |xrate_U  |xrate         |        0|  32|  33|    0|     9|   32|     1|          288|
    +---------+--------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |              |        0|  98| 134|    0|   108|   97|     4|         3177|
    +---------+--------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln117_fu_1392_p2                 |         +|   0|  0|   12|           4|           1|
    |add_ln122_10_fu_1532_p2              |         +|   0|  0|   13|           6|           6|
    |add_ln122_11_fu_1542_p2              |         +|   0|  0|   14|           7|           3|
    |add_ln122_12_fu_1552_p2              |         +|   0|  0|   12|           5|           5|
    |add_ln122_13_fu_1566_p2              |         +|   0|  0|   14|           7|           3|
    |add_ln122_14_fu_1576_p2              |         +|   0|  0|   14|           7|           6|
    |add_ln122_15_fu_1586_p2              |         +|   0|  0|   14|           7|           4|
    |add_ln122_16_fu_1596_p2              |         +|   0|  0|   14|           7|           7|
    |add_ln122_1_fu_1436_p2               |         +|   0|  0|   14|           7|           1|
    |add_ln122_2_fu_1446_p2               |         +|   0|  0|   12|           5|           4|
    |add_ln122_3_fu_1457_p2               |         +|   0|  0|   14|           7|           2|
    |add_ln122_4_fu_1467_p2               |         +|   0|  0|   12|           5|           5|
    |add_ln122_5_fu_1481_p2               |         +|   0|  0|   14|           7|           2|
    |add_ln122_6_fu_1491_p2               |         +|   0|  0|   13|           6|           5|
    |add_ln122_7_fu_1502_p2               |         +|   0|  0|   14|           7|           3|
    |add_ln122_8_fu_1512_p2               |         +|   0|  0|   13|           6|           6|
    |add_ln122_9_fu_1522_p2               |         +|   0|  0|   14|           7|           3|
    |add_ln122_fu_1421_p2                 |         +|   0|  0|   14|           7|           7|
    |add_ln126_1_fu_1606_p2               |         +|   0|  0|   14|           7|           1|
    |add_ln126_fu_1618_p2                 |         +|   0|  0|   12|           4|           1|
    |add_ln128_fu_1679_p2                 |         +|   0|  0|   12|           4|           1|
    |add_ln130_1_fu_1668_p2               |         +|   0|  0|    7|           7|           7|
    |add_ln130_fu_1658_p2                 |         +|   0|  0|    7|           7|           7|
    |add_ln28_fu_961_p2                   |         +|   0|  0|    7|           4|           4|
    |add_ln41_1_fu_1710_p2                |         +|   0|  0|   12|           4|           1|
    |add_ln41_fu_1722_p2                  |         +|   0|  0|    9|           2|           1|
    |add_ln43_fu_1960_p2                  |         +|   0|  0|    9|           2|           1|
    |add_ln45_fu_1788_p2                  |         +|   0|  0|   12|           4|           4|
    |add_ln47_fu_1843_p2                  |         +|   0|  0|   71|          64|          64|
    |add_ln50_1_fu_1945_p2                |         +|   0|  0|   71|          64|           4|
    |add_ln50_2_fu_1848_p2                |         +|   0|  0|   12|           4|           4|
    |add_ln50_3_fu_1902_p2                |         +|   0|  0|   12|           4|           3|
    |add_ln50_fu_1897_p2                  |         +|   0|  0|   71|          64|           3|
    |add_ln57_1_fu_2078_p2                |         +|   0|  0|   12|           4|           4|
    |add_ln57_fu_2073_p2                  |         +|   0|  0|   71|          64|          64|
    |add_ln74_1_fu_1231_p2                |         +|   0|  0|   12|           5|           1|
    |add_ln74_2_fu_1288_p2                |         +|   0|  0|   10|           3|           2|
    |add_ln74_3_fu_1240_p2                |         +|   0|  0|   12|           5|           2|
    |add_ln74_4_fu_1298_p2                |         +|   0|  0|   12|           4|           3|
    |add_ln74_5_fu_1005_p2                |         +|   0|  0|   12|           4|           1|
    |add_ln74_fu_1039_p2                  |         +|   0|  0|    9|           2|           1|
    |add_ln76_fu_1375_p2                  |         +|   0|  0|    9|           2|           1|
    |add_ln78_fu_1129_p2                  |         +|   0|  0|   12|           5|           5|
    |add_ln79_fu_1185_p2                  |         +|   0|  0|    7|           5|           5|
    |add_ln80_1_fu_1149_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln80_2_fu_1155_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln80_fu_1089_p2                  |         +|   0|  0|    7|           4|           4|
    |add_ln81_1_fu_1211_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln81_fu_1205_p2                  |         +|   0|  0|   14|           7|           7|
    |add_ln82_fu_1222_p2                  |         +|   0|  0|   14|           7|           7|
    |add_ln87_1_fu_1249_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln87_2_fu_1259_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln87_fu_1272_p2                  |         +|   0|  0|   14|           7|           7|
    |add_ln88_1_fu_1312_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln88_2_fu_1322_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln88_fu_1307_p2                  |         +|   0|  0|   14|           7|           7|
    |add_ln89_1_fu_1341_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln89_2_fu_1350_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln89_fu_1332_p2                  |         +|   0|  0|   14|           7|           7|
    |add_ln90_1_fu_1345_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln90_2_fu_1354_p2                |         +|   0|  0|   14|           7|           7|
    |add_ln90_fu_1336_p2                  |         +|   0|  0|   14|           7|           7|
    |count_1_fu_1873_p2                   |         +|   0|  0|   39|          32|           1|
    |empty_42_fu_971_p2                   |         +|   0|  0|   14|           7|           1|
    |empty_45_fu_988_p2                   |         +|   0|  0|   12|           4|           1|
    |empty_52_fu_1685_p2                  |         +|   0|  0|   12|           4|           1|
    |empty_47_fu_1027_p2                  |         -|   0|  0|   12|           5|           5|
    |empty_54_fu_1740_p2                  |         -|   0|  0|   12|           4|           4|
    |p_mid126_fu_1770_p2                  |         -|   0|  0|   12|           4|           4|
    |p_mid1_fu_1114_p2                    |         -|   0|  0|   12|           5|           5|
    |sub_ln28_fu_955_p2                   |         -|   0|  0|    7|           4|           4|
    |sub_ln47_fu_1829_p2                  |         -|   0|  0|   44|          37|          37|
    |sub_ln57_fu_2059_p2                  |         -|   0|  0|   44|          37|          37|
    |sub_ln79_fu_1180_p2                  |         -|   0|  0|    7|           5|           5|
    |sub_ln80_fu_1079_p2                  |         -|   0|  0|    7|           4|           4|
    |ap_block_pp6_stage0_01001            |       and|   0|  0|    2|           1|           1|
    |ap_block_state259_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state262_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state328_pp6_stage0_iter24  |       and|   0|  0|    2|           1|           1|
    |ap_block_state401                    |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_cur_n                |       and|   0|  0|    2|           1|           1|
    |ap_ext_blocking_n                    |       and|   0|  0|    2|           1|           1|
    |ap_int_blocking_n                    |       and|   0|  0|    2|           1|           2|
    |ap_str_blocking_n                    |       and|   0|  0|    2|           1|           2|
    |exitcond3010_fu_1691_p2              |      icmp|   0|  0|    9|           4|           4|
    |exitcond5925_fu_994_p2               |      icmp|   0|  0|    9|           4|           4|
    |exitcond6026_fu_977_p2               |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln117_fu_1398_p2                |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln126_fu_1612_p2                |      icmp|   0|  0|   10|           7|           7|
    |icmp_ln128_fu_1624_p2                |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln41_fu_1716_p2                 |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln43_fu_1746_p2                 |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln56_fu_2029_p2                 |      icmp|   0|  0|   20|          32|           4|
    |icmp_ln74_fu_1033_p2                 |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln76_fu_1045_p2                 |      icmp|   0|  0|    8|           2|           2|
    |ap_block_pp6_stage0_11001            |        or|   0|  0|    2|           1|           1|
    |ap_block_pp6_stage1_11001            |        or|   0|  0|    2|           1|           1|
    |ap_block_pp6_stage2_11001            |        or|   0|  0|    2|           1|           1|
    |ap_block_state1                      |        or|   0|  0|    2|           1|           1|
    |ap_block_state260_io                 |        or|   0|  0|    2|           1|           1|
    |select_ln126_1_fu_1638_p3            |    select|   0|  0|    4|           1|           4|
    |select_ln126_fu_1630_p3              |    select|   0|  0|    4|           1|           1|
    |select_ln41_1_fu_1776_p3             |    select|   0|  0|    4|           1|           4|
    |select_ln41_2_fu_1799_p3             |    select|   0|  0|    2|           1|           2|
    |select_ln41_fu_1752_p3               |    select|   0|  0|    2|           1|           1|
    |select_ln74_1_fu_1059_p3             |    select|   0|  0|    2|           1|           2|
    |select_ln74_2_fu_1120_p3             |    select|   0|  0|    5|           1|           5|
    |select_ln74_fu_1051_p3               |    select|   0|  0|    2|           1|           1|
    |shl_ln50_1_fu_1911_p2                |       shl|   0|  0|   35|           4|          16|
    |shl_ln50_3_fu_1929_p2                |       shl|   0|  0|  402|         122|         122|
    |shl_ln50_4_fu_1987_p2                |       shl|   0|  0|   35|           4|          16|
    |shl_ln50_6_fu_2005_p2                |       shl|   0|  0|  402|         122|         122|
    |shl_ln50_fu_1857_p2                  |       shl|   0|  0|   35|           4|          16|
    |shl_ln57_2_fu_2113_p2                |       shl|   0|  0|  423|          32|         128|
    |shl_ln57_fu_2096_p2                  |       shl|   0|  0|   35|           4|          16|
    |ap_enable_pp2                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp4                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp6                        |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp4_iter1              |       xor|   0|  0|    2|           2|           1|
    |xor_ln50_fu_1978_p2                  |       xor|   0|  0|    5|           5|           4|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0| 2781|        1136|        1031|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+------+-----------+-----+-----------+
    |                    Name                   |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+------+-----------+-----+-----------+
    |J_address0                                 |   139|         28|    7|        196|
    |J_address1                                 |   134|         27|    7|        189|
    |J_ce0                                      |    14|          3|    1|          3|
    |J_ce1                                      |    14|          3|    1|          3|
    |J_d0                                       |    20|          4|   32|        128|
    |J_d1                                       |    26|          5|   32|        160|
    |ap_NS_fsm                                  |  1292|        243|    1|        243|
    |ap_done                                    |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter8                    |     9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                    |     9|          2|    1|          2|
    |ap_enable_reg_pp4_iter6                    |     9|          2|    1|          2|
    |ap_enable_reg_pp6_iter24                   |     9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_708_p4               |     9|          2|    4|          8|
    |ap_phi_mux_i_2_phi_fu_731_p4               |     9|          2|    4|          8|
    |ap_phi_mux_i_3_phi_fu_775_p4               |     9|          2|    2|          4|
    |ap_phi_mux_i_phi_fu_686_p4                 |     9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten28_phi_fu_764_p4  |     9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_675_p4    |     9|          2|    4|          8|
    |ap_phi_mux_j_2_phi_fu_787_p4               |     9|          2|    2|          4|
    |ap_phi_mux_j_phi_fu_697_p4                 |     9|          2|    2|          4|
    |count_fu_232                               |     9|          2|   32|         64|
    |empty_44_reg_660                           |     9|          2|    4|          8|
    |empty_51_reg_749                           |     9|          2|    4|          8|
    |empty_reg_649                              |     9|          2|    7|         14|
    |gmem0_ARADDR                               |    14|          3|   64|        192|
    |gmem0_ARBURST                              |     9|          2|    2|          4|
    |gmem0_ARCACHE                              |     9|          2|    4|          8|
    |gmem0_ARID                                 |     9|          2|    1|          2|
    |gmem0_ARLEN                                |    14|          3|   32|         96|
    |gmem0_ARLOCK                               |     9|          2|    2|          4|
    |gmem0_ARPROT                               |     9|          2|    3|          6|
    |gmem0_ARQOS                                |     9|          2|    4|          8|
    |gmem0_ARREGION                             |     9|          2|    4|          8|
    |gmem0_ARSIZE                               |     9|          2|    3|          6|
    |gmem0_ARUSER                               |     9|          2|    1|          2|
    |gmem0_ARVALID                              |    14|          3|    1|          3|
    |gmem0_AWADDR                               |    26|          5|   64|        320|
    |gmem0_RREADY                               |    14|          3|    1|          3|
    |gmem0_WDATA                                |    26|          5|  128|        640|
    |gmem0_WSTRB                                |    26|          5|   16|         80|
    |gmem0_blk_n_AR                             |     9|          2|    1|          2|
    |gmem0_blk_n_AW                             |     9|          2|    1|          2|
    |gmem0_blk_n_B                              |     9|          2|    1|          2|
    |gmem0_blk_n_R                              |     9|          2|    1|          2|
    |gmem0_blk_n_W                              |     9|          2|    1|          2|
    |gmem1_ARVALID                              |     9|          2|    1|          2|
    |gmem1_RREADY                               |     9|          2|    1|          2|
    |grp_fu_807_ce                              |     9|          2|    1|          2|
    |grp_fu_807_opcode                          |     9|          2|    2|          4|
    |grp_fu_807_p0                              |    59|         11|   32|        352|
    |grp_fu_807_p1                              |    65|         15|   32|        480|
    |grp_fu_814_p0                              |    59|         11|   32|        352|
    |grp_fu_814_p1                              |    65|         12|   32|        384|
    |grp_fu_822_ce                              |     9|          2|    1|          2|
    |grp_fu_822_p0                              |    26|          5|   32|        160|
    |grp_fu_822_p1                              |    26|          5|   32|        160|
    |grp_fu_829_ce                              |     9|          2|    1|          2|
    |grp_fu_829_p0                              |     9|          2|   64|        128|
    |grp_fu_833_ce                              |     9|          2|    1|          2|
    |grp_fu_833_p0                              |    20|          4|   32|        128|
    |grp_fu_837_opcode                          |    14|          3|    2|          6|
    |grp_fu_837_p1                              |    14|          3|   64|        192|
    |h_address0                                 |    20|          4|    4|         16|
    |h_ce0                                      |    14|          3|    1|          3|
    |h_d0                                       |    14|          3|   32|         96|
    |i_1_reg_704                                |     9|          2|    4|          8|
    |i_2_reg_727                                |     9|          2|    4|          8|
    |i_3_reg_771                                |     9|          2|    2|          4|
    |i_reg_682                                  |     9|          2|    2|          4|
    |indvar_flatten17_reg_716                   |     9|          2|    7|         14|
    |indvar_flatten28_reg_760                   |     9|          2|    4|          8|
    |indvar_flatten_reg_671                     |     9|          2|    4|          8|
    |j_1_reg_738                                |     9|          2|    4|          8|
    |j_2_reg_783                                |     9|          2|    2|          4|
    |j_reg_693                                  |     9|          2|    2|          4|
    |reg_857                                    |     9|          2|   32|         64|
    |reg_878                                    |     9|          2|   32|         64|
    |spin_address0                              |    20|          4|    4|         16|
    |spin_ce0                                   |    14|          3|    1|          3|
    |spin_d0                                    |    14|          3|    1|          3|
    |spin_we0                                   |    14|          3|    1|          3|
    |xrate_address0                             |    14|          3|    4|         12|
    +-------------------------------------------+------+-----------+-----+-----------+
    |Total                                      |  2713|        539| 1002|       5176|
    +-------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |J_addr_11_reg_2746                |    7|   0|    7|          0|
    |J_addr_1_reg_2277                 |    7|   0|    7|          0|
    |J_addr_23_reg_2347                |    7|   0|    7|          0|
    |J_addr_24_reg_2398                |    7|   0|    7|          0|
    |J_addr_25_reg_2416                |    7|   0|    7|          0|
    |J_addr_26_reg_2437                |    7|   0|    7|          0|
    |J_addr_27_reg_2330                |    7|   0|    7|          0|
    |J_addr_28_reg_2358                |    7|   0|    7|          0|
    |J_addr_29_reg_2404                |    7|   0|    7|          0|
    |J_addr_2_reg_2308                 |    7|   0|    7|          0|
    |J_addr_30_reg_2427                |    7|   0|    7|          0|
    |J_addr_31_reg_2336                |    7|   0|    7|          0|
    |J_addr_32_reg_2363                |    7|   0|    7|          0|
    |J_addr_33_reg_2410                |    7|   0|    7|          0|
    |J_addr_34_reg_2432                |    7|   0|    7|          0|
    |J_addr_3_reg_2314                 |    7|   0|    7|          0|
    |J_load_10_reg_2552                |   32|   0|   32|          0|
    |J_load_11_reg_2557                |   32|   0|   32|          0|
    |J_load_12_reg_2572                |   32|   0|   32|          0|
    |J_load_13_reg_2577                |   32|   0|   32|          0|
    |J_load_14_reg_2592                |   32|   0|   32|          0|
    |J_load_15_reg_2597                |   32|   0|   32|          0|
    |J_load_16_reg_2612                |   32|   0|   32|          0|
    |J_load_17_reg_2617                |   32|   0|   32|          0|
    |J_load_18_reg_2632                |   32|   0|   32|          0|
    |J_load_19_reg_2637                |   32|   0|   32|          0|
    |J_load_20_reg_2647                |   32|   0|   32|          0|
    |J_load_21_reg_2652                |   32|   0|   32|          0|
    |J_load_6_reg_2511                 |   32|   0|   32|          0|
    |J_load_7_reg_2532                 |   32|   0|   32|          0|
    |J_load_8_reg_2537                 |   32|   0|   32|          0|
    |add69_i_1_reg_2642                |   32|   0|   32|          0|
    |add69_i_2_reg_2657                |   32|   0|   32|          0|
    |add69_i_3_reg_2662                |   32|   0|   32|          0|
    |add69_i_4_reg_2667                |   32|   0|   32|          0|
    |add69_i_5_reg_2672                |   32|   0|   32|          0|
    |add69_i_6_reg_2677                |   32|   0|   32|          0|
    |add69_i_8_reg_2687                |   32|   0|   32|          0|
    |add_ln117_reg_2443                |    4|   0|    4|          0|
    |add_ln122_reg_2463                |    7|   0|    7|          0|
    |add_ln41_1_reg_2778               |    4|   0|    4|          0|
    |add_ln41_reg_2787                 |    2|   0|    2|          0|
    |add_ln43_reg_2868                 |    2|   0|    2|          0|
    |add_ln47_reg_2820                 |   64|   0|   64|          0|
    |add_ln50_2_reg_2826               |    4|   0|    4|          0|
    |add_ln57_1_reg_2899               |    4|   0|    4|          0|
    |add_ln74_5_reg_2189               |    4|   0|    4|          0|
    |add_ln74_reg_2203                 |    2|   0|    2|          0|
    |add_ln76_reg_2422                 |    2|   0|    2|          0|
    |add_ln78_reg_2256                 |    5|   0|    5|          0|
    |add_ln79_reg_2283                 |    5|   0|    5|          0|
    |add_ln80_1_reg_2266               |    7|   0|    7|          0|
    |add_ln81_reg_2298                 |    7|   0|    7|          0|
    |add_ln88_reg_2353                 |    7|   0|    7|          0|
    |add_ln89_1_reg_2378               |    7|   0|    7|          0|
    |add_ln89_2_reg_2388               |    7|   0|    7|          0|
    |add_ln89_reg_2368                 |    7|   0|    7|          0|
    |add_ln90_1_reg_2383               |    7|   0|    7|          0|
    |add_ln90_2_reg_2393               |    7|   0|    7|          0|
    |add_ln90_reg_2373                 |    7|   0|    7|          0|
    |ap_CS_fsm                         |  242|   0|  242|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter11          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter12          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter13          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter14          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter15          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter16          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter17          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter18          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter19          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter20          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter21          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter22          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter23          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter24          |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter9           |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg             |    1|   0|    1|          0|
    |ap_int_blocking_n_reg             |    1|   0|    1|          0|
    |ap_rst_n_inv                      |    1|   0|    1|          0|
    |ap_rst_reg_1                      |    1|   0|    1|          0|
    |ap_rst_reg_2                      |    1|   0|    1|          0|
    |ap_str_blocking_n_reg             |    1|   0|    1|          0|
    |count_fu_232                      |   32|   0|   32|          0|
    |empty_44_reg_660                  |    4|   0|    4|          0|
    |empty_47_reg_2194                 |    5|   0|    5|          0|
    |empty_51_reg_749                  |    4|   0|    4|          0|
    |empty_reg_649                     |    7|   0|    7|          0|
    |grp_bottom_1_fu_794_ap_start_reg  |    1|   0|    1|          0|
    |i_1_cast_reg_2452                 |    4|   0|   64|         60|
    |i_1_reg_704                       |    4|   0|    4|          0|
    |i_2_reg_727                       |    4|   0|    4|          0|
    |i_3_reg_771                       |    2|   0|    2|          0|
    |i_reg_682                         |    2|   0|    2|          0|
    |icmp_ln117_reg_2448               |    1|   0|    1|          0|
    |icmp_ln126_reg_2737               |    1|   0|    1|          0|
    |icmp_ln41_reg_2783                |    1|   0|    1|          0|
    |icmp_ln43_reg_2794                |    1|   0|    1|          0|
    |icmp_ln56_reg_2895                |    1|   0|    1|          0|
    |icmp_ln74_reg_2199                |    1|   0|    1|          0|
    |icmp_ln74_reg_2199_pp2_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln76_reg_2209                |    1|   0|    1|          0|
    |indvar_flatten17_reg_716          |    7|   0|    7|          0|
    |indvar_flatten28_reg_760          |    4|   0|    4|          0|
    |indvar_flatten_reg_671            |    4|   0|    4|          0|
    |j_1_reg_738                       |    4|   0|    4|          0|
    |j_2_reg_783                       |    2|   0|    2|          0|
    |j_cast_reg_2251                   |    2|   0|    5|          3|
    |j_reg_693                         |    2|   0|    2|          0|
    |lshr_ln_reg_2163                  |    4|   0|    4|          0|
    |operations_read_reg_2139          |   64|   0|   64|          0|
    |p_init_read_reg_2129              |   64|   0|   64|          0|
    |reg_845                           |   32|   0|   32|          0|
    |reg_852                           |   64|   0|   64|          0|
    |reg_857                           |   32|   0|   32|          0|
    |reg_865                           |   64|   0|   64|          0|
    |reg_871                           |   32|   0|   32|          0|
    |reg_878                           |   32|   0|   32|          0|
    |reg_885                           |   32|   0|   32|          0|
    |reg_890                           |   32|   0|   32|          0|
    |select_ln126_1_reg_2741           |    4|   0|    4|          0|
    |select_ln41_2_reg_2810            |    2|   0|    2|          0|
    |select_ln41_reg_2799              |    2|   0|    2|          0|
    |select_ln74_1_reg_2221            |    2|   0|    2|          0|
    |select_ln74_2_reg_2244            |    5|   0|    5|          0|
    |select_ln74_reg_2214              |    2|   0|    2|          0|
    |sext_ln74_1_reg_2320              |    7|   0|    7|          0|
    |sext_ln74_reg_2342                |    7|   0|    7|          0|
    |sext_ln81_reg_2293                |    7|   0|    7|          0|
    |shl_ln50_1_reg_2848               |   16|   0|   16|          0|
    |shl_ln50_3_reg_2853               |  122|   0|  122|          0|
    |shl_ln50_4_reg_2879               |   16|   0|   16|          0|
    |shl_ln50_6_reg_2884               |  122|   0|  122|          0|
    |shl_ln50_reg_2832                 |   16|   0|   16|          0|
    |shl_ln57_2_reg_2915               |  128|   0|  128|          0|
    |shl_ln57_reg_2910                 |   16|   0|   16|          0|
    |spin_load_reg_2816                |    1|   0|    1|          0|
    |temp_1_1_reg_2692                 |   32|   0|   32|          0|
    |temp_1_2_reg_2697                 |   32|   0|   32|          0|
    |temp_1_3_reg_2702                 |   32|   0|   32|          0|
    |temp_1_4_reg_2707                 |   32|   0|   32|          0|
    |temp_1_5_reg_2712                 |   32|   0|   32|          0|
    |temp_1_6_reg_2717                 |   32|   0|   32|          0|
    |temp_1_7_reg_2722                 |   32|   0|   32|          0|
    |temp_1_8_reg_2727                 |   32|   0|   32|          0|
    |temp_1_reg_2682                   |   32|   0|   32|          0|
    |trunc_ln1_reg_2905                |   60|   0|   60|          0|
    |trunc_ln28_2_reg_2146             |   60|   0|   60|          0|
    |trunc_ln28_3_reg_2168             |   32|   0|   32|          0|
    |trunc_ln28_reg_2157               |    2|   0|    2|          0|
    |trunc_ln2_reg_2837                |   60|   0|   60|          0|
    |trunc_ln47_reg_2772               |    4|   0|    4|          0|
    |trunc_ln50_1_reg_2858             |   60|   0|   60|          0|
    |trunc_ln50_2_reg_2863             |   60|   0|   60|          0|
    |trunc_ln80_reg_2261               |    4|   0|    4|          0|
    |trunc_ln81_reg_2288               |    4|   0|    4|          0|
    |x_init_read_reg_2134              |   64|   0|   64|          0|
    |xrate_load_reg_2239               |   32|   0|   32|          0|
    |zext_ln122_1_reg_2485             |    4|   0|    5|          1|
    |zext_ln122_2_reg_2457             |    4|   0|    7|          3|
    |zext_ln122_reg_2516               |    4|   0|    6|          2|
    |zext_ln74_4_reg_2325              |    5|   0|    7|          2|
    |zext_ln80_1_reg_2229              |    2|   0|    4|          2|
    |J_addr_11_reg_2746                |   64|  32|    7|          0|
    |add69_i_2_reg_2657                |   64|  32|   32|          0|
    |add69_i_3_reg_2662                |   64|  32|   32|          0|
    |add69_i_4_reg_2667                |   64|  32|   32|          0|
    |add69_i_5_reg_2672                |   64|  32|   32|          0|
    |add69_i_6_reg_2677                |   64|  32|   32|          0|
    |add69_i_8_reg_2687                |   64|  32|   32|          0|
    |i_1_cast_reg_2452                 |   64|  32|   64|         60|
    |icmp_ln117_reg_2448               |   64|  32|    1|          0|
    |icmp_ln126_reg_2737               |   64|  32|    1|          0|
    |icmp_ln41_reg_2783                |   64|  32|    1|          0|
    |reg_890                           |   64|  32|   32|          0|
    |spin_load_reg_2816                |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 3890| 416| 3430|        133|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|          exch|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|          exch|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|          exch|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|          exch|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|          exch|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|          exch|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|          exch|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|          exch|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|          exch|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|          exch|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|          exch|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  128|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   16|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  128|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

