# All possible gates using a MUX

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/ALL%20POSSIBLE%20GATES.png)
<br>
<p align="center">
  <img src="https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/vivado%20schematic.png" alt="Perceptron" width="400"/>
</p>


### Note:- use demorgans law and reduce for NAND and NOR

# AND

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/AND_MUX.png)|

# OR

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/or_NOT.png)

# NOT 

![](https://github.com/ARX-0/Digital-System-Prototyping-using-FPGAs-Intern/blob/main/IMAGES_MUX_GATES/NOT_MUX.png)
