Info (10281): Verilog HDL Declaration information at temp_input.v(1): object "Hex0" differs only in case from object "hex0" in the same scope File: C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 1
Info (10281): Verilog HDL Declaration information at temp_input.v(1): object "Hex1" differs only in case from object "hex1" in the same scope File: C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 1
Info (10281): Verilog HDL Declaration information at temp_input.v(1): object "Hex2" differs only in case from object "hex2" in the same scope File: C:/intelFPGA_lite/18.1/Advanced Digital Circuit Design/OvenSimulator/temp_input.v Line: 1
