{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 09:17:04 2010 " "Info: Processing started: Fri Nov 19 09:17:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Qinka-5 -c Qinka-5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[6\]~121 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[6\]~121\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[5\]~122 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[5\]~122\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[4\]~123 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[4\]~123\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[3\]~124 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[3\]~124\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[2\]~125 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[2\]~125\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[1\]~126 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[1\]~126\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[0\]~127 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[0\]~127\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[7\]~120 " "Warning: Node \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|latch_signal\[7\]~120\" is a latch" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 89 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "T4 " "Info: Assuming node \"T4\" is an undefined clock" {  } { { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "T4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LDPC " "Info: Assuming node \"LDPC\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 160 208 376 176 "LDPC" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "T4 register register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\] lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\] 340.02 MHz Internal " "Info: Clock \"T4\" Internal fmax is restricted to 340.02 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\]\" and destination register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.320 ns + Longest register register " "Info: + Longest register to register delay is 2.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\] 1 REG LCFF_X14_Y4_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N13; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.621 ns) 1.086 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X14_Y4_N12 2 " "Info: 2: + IC(0.465 ns) + CELL(0.621 ns) = 1.086 ns; Loc. = LCCOMB_X14_Y4_N12; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.276 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X14_Y4_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.276 ns; Loc. = LCCOMB_X14_Y4_N14; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.362 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X14_Y4_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.362 ns; Loc. = LCCOMB_X14_Y4_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.448 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X14_Y4_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.448 ns; Loc. = LCCOMB_X14_Y4_N18; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.534 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X14_Y4_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.534 ns; Loc. = LCCOMB_X14_Y4_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.620 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X14_Y4_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.620 ns; Loc. = LCCOMB_X14_Y4_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.706 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X14_Y4_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.706 ns; Loc. = LCCOMB_X14_Y4_N24; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 69 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.212 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita7 9 COMB LCCOMB_X14_Y4_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.212 ns; Loc. = LCCOMB_X14_Y4_N26; Fanout = 1; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|counter_comb_bita7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 74 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.320 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\] 10 REG LCFF_X14_Y4_N27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.320 ns; Loc. = LCFF_X14_Y4_N27; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 79.96 % ) " "Info: Total cell delay = 1.855 ns ( 79.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 20.04 % ) " "Info: Total interconnect delay = 0.465 ns ( 20.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"T4\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\] 3 REG LCFF_X14_Y4_N27 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X14_Y4_N27; Fanout = 2; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 2.736 ns - Longest register " "Info: - Longest clock path from clock \"T4\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\] 3 REG LCFF_X14_Y4_N13 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X14_Y4_N13; Fanout = 3; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|pre_hazard\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita4~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita5~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita6~COUT {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|counter_comb_bita7 {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.465ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { T4 T4~clkctrl lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { T4 {} T4~combout {} T4~clkctrl {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|pre_hazard[7] {} } {  } {  } "" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 90 12 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "74273b:inst3\|16 CLR T4 6.877 ns register " "Info: tsu for register \"74273b:inst3\|16\" (data pin = \"CLR\", clock pin = \"T4\") is 6.877 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.654 ns + Longest pin register " "Info: + Longest pin to register delay is 9.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLR 1 PIN PIN_60 10 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 10; PIN Node = 'CLR'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 136 208 376 152 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.842 ns) + CELL(0.624 ns) 7.410 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|aclr_actual~2 2 COMB LCCOMB_X15_Y4_N14 9 " "Info: 2: + IC(5.842 ns) + CELL(0.624 ns) = 7.410 ns; Loc. = LCCOMB_X15_Y4_N14; Fanout = 9; COMB Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_p1j:auto_generated\|aclr_actual~2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.466 ns" { CLR lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 } "NODE_NAME" } } { "db/cntr_p1j.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/cntr_p1j.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.529 ns) 8.590 ns busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~918 3 COMB LCCOMB_X14_Y4_N30 1 " "Info: 3: + IC(0.651 ns) + CELL(0.529 ns) = 8.590 ns; Loc. = LCCOMB_X14_Y4_N30; Fanout = 1; COMB Node = 'busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~918'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.319 ns) 9.546 ns busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~919 4 COMB LCCOMB_X15_Y4_N4 1 " "Info: 4: + IC(0.637 ns) + CELL(0.319 ns) = 9.546 ns; Loc. = LCCOMB_X15_Y4_N4; Fanout = 1; COMB Node = 'busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~919'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.654 ns 74273b:inst3\|16 5 REG LCFF_X15_Y4_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.654 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3\|16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 74273b:inst3|16 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.524 ns ( 26.14 % ) " "Info: Total cell delay = 2.524 ns ( 26.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.130 ns ( 73.86 % ) " "Info: Total interconnect delay = 7.130 ns ( 73.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.654 ns" { CLR lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.654 ns" { CLR {} CLR~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 5.842ns 0.651ns 0.637ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.529ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.737 ns - Shortest register " "Info: - Shortest clock path from clock \"T4\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns 74273b:inst3\|16 3 REG LCFF_X15_Y4_N5 1 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3\|16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.654 ns" { CLR lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.654 ns" { CLR {} CLR~combout {} lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_p1j:auto_generated|aclr_actual~2 {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~918 {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~919 {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 5.842ns 0.651ns 0.637ns 0.000ns } { 0.000ns 0.944ns 0.624ns 0.529ns 0.319ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "T4 Q\[4\] 74273b:inst3\|16 9.236 ns register " "Info: tco from clock \"T4\" to destination pin \"Q\[4\]\" through register \"74273b:inst3\|16\" is 9.236 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 source 2.737 ns + Longest register " "Info: + Longest clock path from clock \"T4\" to source register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns 74273b:inst3\|16 3 REG LCFF_X15_Y4_N5 1 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3\|16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.195 ns + Longest register pin " "Info: + Longest register to pin delay is 6.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74273b:inst3\|16 1 REG LCFF_X15_Y4_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y4_N5; Fanout = 1; REG Node = '74273b:inst3\|16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74273b:inst3|16 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 408 320 384 488 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.965 ns) + CELL(3.230 ns) 6.195 ns Q\[4\] 2 PIN PIN_104 0 " "Info: 2: + IC(2.965 ns) + CELL(3.230 ns) = 6.195 ns; Loc. = PIN_104; Fanout = 0; PIN Node = 'Q\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { 74273b:inst3|16 Q[4] } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 152 728 904 168 "Q\[8..1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 52.14 % ) " "Info: Total cell delay = 3.230 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.965 ns ( 47.86 % ) " "Info: Total interconnect delay = 2.965 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { 74273b:inst3|16 Q[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { 74273b:inst3|16 {} Q[4] {} } { 0.000ns 2.965ns } { 0.000ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|16 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|16 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.195 ns" { 74273b:inst3|16 Q[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.195 ns" { 74273b:inst3|16 {} Q[4] {} } { 0.000ns 2.965ns } { 0.000ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[1\] LED\[1\] 10.875 ns Longest " "Info: Longest tpd from source pin \"B\[1\]\" to destination pin \"LED\[1\]\" is 10.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns B\[1\] 1 PIN PIN_64 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_64; Fanout = 3; PIN Node = 'B\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.695 ns) + CELL(3.236 ns) 10.875 ns LED\[1\] 2 PIN PIN_48 0 " "Info: 2: + IC(6.695 ns) + CELL(3.236 ns) = 10.875 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'LED\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.931 ns" { B[1] LED[1] } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 200 728 904 216 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.180 ns ( 38.44 % ) " "Info: Total cell delay = 4.180 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.695 ns ( 61.56 % ) " "Info: Total interconnect delay = 6.695 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.875 ns" { B[1] LED[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.875 ns" { B[1] {} B[1]~combout {} LED[1] {} } { 0.000ns 0.000ns 6.695ns } { 0.000ns 0.944ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "74273b:inst3\|17 B\[2\] T4 -0.137 ns register " "Info: th for register \"74273b:inst3\|17\" (data pin = \"B\[2\]\", clock pin = \"T4\") is -0.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "T4 destination 2.737 ns + Longest register " "Info: + Longest clock path from clock \"T4\" to destination register is 2.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns T4 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'T4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns T4~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'T4~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { T4 T4~clkctrl } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 96 208 376 112 "T4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.737 ns 74273b:inst3\|17 3 REG LCFF_X15_Y4_N29 1 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.737 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = '74273b:inst3\|17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { T4~clkctrl 74273b:inst3|17 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.52 % ) " "Info: Total cell delay = 1.766 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|17 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|17 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.180 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns B\[2\] 1 PIN PIN_22 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 3; PIN Node = 'B\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "Qinka-5.bdf" "" { Schematic "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/Qinka-5.bdf" { { 64 208 376 80 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.366 ns) 3.072 ns busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~921 2 COMB LCCOMB_X15_Y4_N28 1 " "Info: 2: + IC(1.606 ns) + CELL(0.366 ns) = 3.072 ns; Loc. = LCCOMB_X15_Y4_N28; Fanout = 1; COMB Node = 'busmux:inst2\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~921'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { B[2] busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "C:/Users/Administrator/Desktop/Qinka-5/Qinka-5/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.180 ns 74273b:inst3\|17 3 REG LCFF_X15_Y4_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.180 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = '74273b:inst3\|17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 74273b:inst3|17 } "NODE_NAME" } } { "74273b.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74273b.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.574 ns ( 49.50 % ) " "Info: Total cell delay = 1.574 ns ( 49.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns ( 50.50 % ) " "Info: Total interconnect delay = 1.606 ns ( 50.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { B[2] busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 74273b:inst3|17 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { B[2] {} B[2]~combout {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 {} 74273b:inst3|17 {} } { 0.000ns 0.000ns 1.606ns 0.000ns } { 0.000ns 1.100ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.737 ns" { T4 T4~clkctrl 74273b:inst3|17 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.737 ns" { T4 {} T4~combout {} T4~clkctrl {} 74273b:inst3|17 {} } { 0.000ns 0.000ns 0.143ns 0.828ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { B[2] busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 74273b:inst3|17 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.180 ns" { B[2] {} B[2]~combout {} busmux:inst2|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~921 {} 74273b:inst3|17 {} } { 0.000ns 0.000ns 1.606ns 0.000ns } { 0.000ns 1.100ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Allocated 155 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 09:17:04 2010 " "Info: Processing ended: Fri Nov 19 09:17:04 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
