// Seed: 3412939212
module module_0 (
    input reg id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output reg id_5
);
  always @(negedge 1'b0 or 1) begin
    id_5 <= 'b0;
    #1;
    id_5 <= id_0;
    id_5 <= {id_1, 1} + id_2;
    SystemTFIdentifier;
  end
endmodule
module module_1;
  always @(1 or negedge id_1) begin
    id_5 <= 1;
  end
endmodule
