{
  "module_name": "pdma0_qm_regs.h",
  "hash_id": "52707150d3b513b0d28e16e7257bdf922150a36f0a0dff9c21b55350b8e5fdb3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/pdma0_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PDMA0_QM_REGS_H_\n#define ASIC_REG_PDMA0_QM_REGS_H_\n\n \n\n#define mmPDMA0_QM_GLBL_CFG0 0x4C8A000\n\n#define mmPDMA0_QM_GLBL_CFG1 0x4C8A004\n\n#define mmPDMA0_QM_GLBL_CFG2 0x4C8A008\n\n#define mmPDMA0_QM_GLBL_ERR_CFG 0x4C8A00C\n\n#define mmPDMA0_QM_GLBL_ERR_CFG1 0x4C8A010\n\n#define mmPDMA0_QM_GLBL_ERR_ARC_HALT_EN 0x4C8A014\n\n#define mmPDMA0_QM_GLBL_AXCACHE 0x4C8A018\n\n#define mmPDMA0_QM_GLBL_STS0 0x4C8A01C\n\n#define mmPDMA0_QM_GLBL_STS1 0x4C8A020\n\n#define mmPDMA0_QM_GLBL_ERR_STS_0 0x4C8A024\n\n#define mmPDMA0_QM_GLBL_ERR_STS_1 0x4C8A028\n\n#define mmPDMA0_QM_GLBL_ERR_STS_2 0x4C8A02C\n\n#define mmPDMA0_QM_GLBL_ERR_STS_3 0x4C8A030\n\n#define mmPDMA0_QM_GLBL_ERR_STS_4 0x4C8A034\n\n#define mmPDMA0_QM_GLBL_ERR_MSG_EN_0 0x4C8A038\n\n#define mmPDMA0_QM_GLBL_ERR_MSG_EN_1 0x4C8A03C\n\n#define mmPDMA0_QM_GLBL_ERR_MSG_EN_2 0x4C8A040\n\n#define mmPDMA0_QM_GLBL_ERR_MSG_EN_3 0x4C8A044\n\n#define mmPDMA0_QM_GLBL_ERR_MSG_EN_4 0x4C8A048\n\n#define mmPDMA0_QM_GLBL_PROT 0x4C8A04C\n\n#define mmPDMA0_QM_PQ_BASE_LO_0 0x4C8A050\n\n#define mmPDMA0_QM_PQ_BASE_LO_1 0x4C8A054\n\n#define mmPDMA0_QM_PQ_BASE_LO_2 0x4C8A058\n\n#define mmPDMA0_QM_PQ_BASE_LO_3 0x4C8A05C\n\n#define mmPDMA0_QM_PQ_BASE_HI_0 0x4C8A060\n\n#define mmPDMA0_QM_PQ_BASE_HI_1 0x4C8A064\n\n#define mmPDMA0_QM_PQ_BASE_HI_2 0x4C8A068\n\n#define mmPDMA0_QM_PQ_BASE_HI_3 0x4C8A06C\n\n#define mmPDMA0_QM_PQ_SIZE_0 0x4C8A070\n\n#define mmPDMA0_QM_PQ_SIZE_1 0x4C8A074\n\n#define mmPDMA0_QM_PQ_SIZE_2 0x4C8A078\n\n#define mmPDMA0_QM_PQ_SIZE_3 0x4C8A07C\n\n#define mmPDMA0_QM_PQ_PI_0 0x4C8A080\n\n#define mmPDMA0_QM_PQ_PI_1 0x4C8A084\n\n#define mmPDMA0_QM_PQ_PI_2 0x4C8A088\n\n#define mmPDMA0_QM_PQ_PI_3 0x4C8A08C\n\n#define mmPDMA0_QM_PQ_CI_0 0x4C8A090\n\n#define mmPDMA0_QM_PQ_CI_1 0x4C8A094\n\n#define mmPDMA0_QM_PQ_CI_2 0x4C8A098\n\n#define mmPDMA0_QM_PQ_CI_3 0x4C8A09C\n\n#define mmPDMA0_QM_PQ_CFG0_0 0x4C8A0A0\n\n#define mmPDMA0_QM_PQ_CFG0_1 0x4C8A0A4\n\n#define mmPDMA0_QM_PQ_CFG0_2 0x4C8A0A8\n\n#define mmPDMA0_QM_PQ_CFG0_3 0x4C8A0AC\n\n#define mmPDMA0_QM_PQ_CFG1_0 0x4C8A0B0\n\n#define mmPDMA0_QM_PQ_CFG1_1 0x4C8A0B4\n\n#define mmPDMA0_QM_PQ_CFG1_2 0x4C8A0B8\n\n#define mmPDMA0_QM_PQ_CFG1_3 0x4C8A0BC\n\n#define mmPDMA0_QM_PQ_STS0_0 0x4C8A0C0\n\n#define mmPDMA0_QM_PQ_STS0_1 0x4C8A0C4\n\n#define mmPDMA0_QM_PQ_STS0_2 0x4C8A0C8\n\n#define mmPDMA0_QM_PQ_STS0_3 0x4C8A0CC\n\n#define mmPDMA0_QM_PQ_STS1_0 0x4C8A0D0\n\n#define mmPDMA0_QM_PQ_STS1_1 0x4C8A0D4\n\n#define mmPDMA0_QM_PQ_STS1_2 0x4C8A0D8\n\n#define mmPDMA0_QM_PQ_STS1_3 0x4C8A0DC\n\n#define mmPDMA0_QM_CQ_CFG0_0 0x4C8A0E0\n\n#define mmPDMA0_QM_CQ_CFG0_1 0x4C8A0E4\n\n#define mmPDMA0_QM_CQ_CFG0_2 0x4C8A0E8\n\n#define mmPDMA0_QM_CQ_CFG0_3 0x4C8A0EC\n\n#define mmPDMA0_QM_CQ_CFG0_4 0x4C8A0F0\n\n#define mmPDMA0_QM_CQ_STS0_0 0x4C8A0F4\n\n#define mmPDMA0_QM_CQ_STS0_1 0x4C8A0F8\n\n#define mmPDMA0_QM_CQ_STS0_2 0x4C8A0FC\n\n#define mmPDMA0_QM_CQ_STS0_3 0x4C8A100\n\n#define mmPDMA0_QM_CQ_STS0_4 0x4C8A104\n\n#define mmPDMA0_QM_CQ_CFG1_0 0x4C8A108\n\n#define mmPDMA0_QM_CQ_CFG1_1 0x4C8A10C\n\n#define mmPDMA0_QM_CQ_CFG1_2 0x4C8A110\n\n#define mmPDMA0_QM_CQ_CFG1_3 0x4C8A114\n\n#define mmPDMA0_QM_CQ_CFG1_4 0x4C8A118\n\n#define mmPDMA0_QM_CQ_STS1_0 0x4C8A11C\n\n#define mmPDMA0_QM_CQ_STS1_1 0x4C8A120\n\n#define mmPDMA0_QM_CQ_STS1_2 0x4C8A124\n\n#define mmPDMA0_QM_CQ_STS1_3 0x4C8A128\n\n#define mmPDMA0_QM_CQ_STS1_4 0x4C8A12C\n\n#define mmPDMA0_QM_CQ_PTR_LO_0 0x4C8A150\n\n#define mmPDMA0_QM_CQ_PTR_HI_0 0x4C8A154\n\n#define mmPDMA0_QM_CQ_TSIZE_0 0x4C8A158\n\n#define mmPDMA0_QM_CQ_CTL_0 0x4C8A15C\n\n#define mmPDMA0_QM_CQ_PTR_LO_1 0x4C8A160\n\n#define mmPDMA0_QM_CQ_PTR_HI_1 0x4C8A164\n\n#define mmPDMA0_QM_CQ_TSIZE_1 0x4C8A168\n\n#define mmPDMA0_QM_CQ_CTL_1 0x4C8A16C\n\n#define mmPDMA0_QM_CQ_PTR_LO_2 0x4C8A170\n\n#define mmPDMA0_QM_CQ_PTR_HI_2 0x4C8A174\n\n#define mmPDMA0_QM_CQ_TSIZE_2 0x4C8A178\n\n#define mmPDMA0_QM_CQ_CTL_2 0x4C8A17C\n\n#define mmPDMA0_QM_CQ_PTR_LO_3 0x4C8A180\n\n#define mmPDMA0_QM_CQ_PTR_HI_3 0x4C8A184\n\n#define mmPDMA0_QM_CQ_TSIZE_3 0x4C8A188\n\n#define mmPDMA0_QM_CQ_CTL_3 0x4C8A18C\n\n#define mmPDMA0_QM_CQ_PTR_LO_4 0x4C8A190\n\n#define mmPDMA0_QM_CQ_PTR_HI_4 0x4C8A194\n\n#define mmPDMA0_QM_CQ_TSIZE_4 0x4C8A198\n\n#define mmPDMA0_QM_CQ_CTL_4 0x4C8A19C\n\n#define mmPDMA0_QM_CQ_TSIZE_STS_0 0x4C8A1A0\n\n#define mmPDMA0_QM_CQ_TSIZE_STS_1 0x4C8A1A4\n\n#define mmPDMA0_QM_CQ_TSIZE_STS_2 0x4C8A1A8\n\n#define mmPDMA0_QM_CQ_TSIZE_STS_3 0x4C8A1AC\n\n#define mmPDMA0_QM_CQ_TSIZE_STS_4 0x4C8A1B0\n\n#define mmPDMA0_QM_CQ_PTR_LO_STS_0 0x4C8A1B4\n\n#define mmPDMA0_QM_CQ_PTR_LO_STS_1 0x4C8A1B8\n\n#define mmPDMA0_QM_CQ_PTR_LO_STS_2 0x4C8A1BC\n\n#define mmPDMA0_QM_CQ_PTR_LO_STS_3 0x4C8A1C0\n\n#define mmPDMA0_QM_CQ_PTR_LO_STS_4 0x4C8A1C4\n\n#define mmPDMA0_QM_CQ_PTR_HI_STS_0 0x4C8A1C8\n\n#define mmPDMA0_QM_CQ_PTR_HI_STS_1 0x4C8A1CC\n\n#define mmPDMA0_QM_CQ_PTR_HI_STS_2 0x4C8A1D0\n\n#define mmPDMA0_QM_CQ_PTR_HI_STS_3 0x4C8A1D4\n\n#define mmPDMA0_QM_CQ_PTR_HI_STS_4 0x4C8A1D8\n\n#define mmPDMA0_QM_CQ_IFIFO_STS_0 0x4C8A1DC\n\n#define mmPDMA0_QM_CQ_IFIFO_STS_1 0x4C8A1E0\n\n#define mmPDMA0_QM_CQ_IFIFO_STS_2 0x4C8A1E4\n\n#define mmPDMA0_QM_CQ_IFIFO_STS_3 0x4C8A1E8\n\n#define mmPDMA0_QM_CQ_IFIFO_STS_4 0x4C8A1EC\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_0 0x4C8A1F0\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_1 0x4C8A1F4\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_2 0x4C8A1F8\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_3 0x4C8A1FC\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_LO_4 0x4C8A200\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_0 0x4C8A204\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_1 0x4C8A208\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_2 0x4C8A20C\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_3 0x4C8A210\n\n#define mmPDMA0_QM_CP_MSG_BASE0_ADDR_HI_4 0x4C8A214\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_0 0x4C8A218\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_1 0x4C8A21C\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_2 0x4C8A220\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_3 0x4C8A224\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_LO_4 0x4C8A228\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_0 0x4C8A22C\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_1 0x4C8A230\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_2 0x4C8A234\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_3 0x4C8A238\n\n#define mmPDMA0_QM_CP_MSG_BASE1_ADDR_HI_4 0x4C8A23C\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_0 0x4C8A240\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_1 0x4C8A244\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_2 0x4C8A248\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_3 0x4C8A24C\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_LO_4 0x4C8A250\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_0 0x4C8A254\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_1 0x4C8A258\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_2 0x4C8A25C\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_3 0x4C8A260\n\n#define mmPDMA0_QM_CP_MSG_BASE2_ADDR_HI_4 0x4C8A264\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_0 0x4C8A268\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_1 0x4C8A26C\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_2 0x4C8A270\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_3 0x4C8A274\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_LO_4 0x4C8A278\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_0 0x4C8A27C\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_1 0x4C8A280\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_2 0x4C8A284\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_3 0x4C8A288\n\n#define mmPDMA0_QM_CP_MSG_BASE3_ADDR_HI_4 0x4C8A28C\n\n#define mmPDMA0_QM_CP_FENCE0_RDATA_0 0x4C8A290\n\n#define mmPDMA0_QM_CP_FENCE0_RDATA_1 0x4C8A294\n\n#define mmPDMA0_QM_CP_FENCE0_RDATA_2 0x4C8A298\n\n#define mmPDMA0_QM_CP_FENCE0_RDATA_3 0x4C8A29C\n\n#define mmPDMA0_QM_CP_FENCE0_RDATA_4 0x4C8A2A0\n\n#define mmPDMA0_QM_CP_FENCE1_RDATA_0 0x4C8A2A4\n\n#define mmPDMA0_QM_CP_FENCE1_RDATA_1 0x4C8A2A8\n\n#define mmPDMA0_QM_CP_FENCE1_RDATA_2 0x4C8A2AC\n\n#define mmPDMA0_QM_CP_FENCE1_RDATA_3 0x4C8A2B0\n\n#define mmPDMA0_QM_CP_FENCE1_RDATA_4 0x4C8A2B4\n\n#define mmPDMA0_QM_CP_FENCE2_RDATA_0 0x4C8A2B8\n\n#define mmPDMA0_QM_CP_FENCE2_RDATA_1 0x4C8A2BC\n\n#define mmPDMA0_QM_CP_FENCE2_RDATA_2 0x4C8A2C0\n\n#define mmPDMA0_QM_CP_FENCE2_RDATA_3 0x4C8A2C4\n\n#define mmPDMA0_QM_CP_FENCE2_RDATA_4 0x4C8A2C8\n\n#define mmPDMA0_QM_CP_FENCE3_RDATA_0 0x4C8A2CC\n\n#define mmPDMA0_QM_CP_FENCE3_RDATA_1 0x4C8A2D0\n\n#define mmPDMA0_QM_CP_FENCE3_RDATA_2 0x4C8A2D4\n\n#define mmPDMA0_QM_CP_FENCE3_RDATA_3 0x4C8A2D8\n\n#define mmPDMA0_QM_CP_FENCE3_RDATA_4 0x4C8A2DC\n\n#define mmPDMA0_QM_CP_FENCE0_CNT_0 0x4C8A2E0\n\n#define mmPDMA0_QM_CP_FENCE0_CNT_1 0x4C8A2E4\n\n#define mmPDMA0_QM_CP_FENCE0_CNT_2 0x4C8A2E8\n\n#define mmPDMA0_QM_CP_FENCE0_CNT_3 0x4C8A2EC\n\n#define mmPDMA0_QM_CP_FENCE0_CNT_4 0x4C8A2F0\n\n#define mmPDMA0_QM_CP_FENCE1_CNT_0 0x4C8A2F4\n\n#define mmPDMA0_QM_CP_FENCE1_CNT_1 0x4C8A2F8\n\n#define mmPDMA0_QM_CP_FENCE1_CNT_2 0x4C8A2FC\n\n#define mmPDMA0_QM_CP_FENCE1_CNT_3 0x4C8A300\n\n#define mmPDMA0_QM_CP_FENCE1_CNT_4 0x4C8A304\n\n#define mmPDMA0_QM_CP_FENCE2_CNT_0 0x4C8A308\n\n#define mmPDMA0_QM_CP_FENCE2_CNT_1 0x4C8A30C\n\n#define mmPDMA0_QM_CP_FENCE2_CNT_2 0x4C8A310\n\n#define mmPDMA0_QM_CP_FENCE2_CNT_3 0x4C8A314\n\n#define mmPDMA0_QM_CP_FENCE2_CNT_4 0x4C8A318\n\n#define mmPDMA0_QM_CP_FENCE3_CNT_0 0x4C8A31C\n\n#define mmPDMA0_QM_CP_FENCE3_CNT_1 0x4C8A320\n\n#define mmPDMA0_QM_CP_FENCE3_CNT_2 0x4C8A324\n\n#define mmPDMA0_QM_CP_FENCE3_CNT_3 0x4C8A328\n\n#define mmPDMA0_QM_CP_FENCE3_CNT_4 0x4C8A32C\n\n#define mmPDMA0_QM_CP_BARRIER_CFG 0x4C8A330\n\n#define mmPDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x4C8A334\n\n#define mmPDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x4C8A338\n\n#define mmPDMA0_QM_CP_LDMA_TSIZE_OFFSET 0x4C8A33C\n\n#define mmPDMA0_QM_CP_CQ_PTR_LO_OFFSET_0 0x4C8A340\n\n#define mmPDMA0_QM_CP_CQ_PTR_LO_OFFSET_1 0x4C8A344\n\n#define mmPDMA0_QM_CP_CQ_PTR_LO_OFFSET_2 0x4C8A348\n\n#define mmPDMA0_QM_CP_CQ_PTR_LO_OFFSET_3 0x4C8A34C\n\n#define mmPDMA0_QM_CP_CQ_PTR_LO_OFFSET_4 0x4C8A350\n\n#define mmPDMA0_QM_CP_STS_0 0x4C8A368\n\n#define mmPDMA0_QM_CP_STS_1 0x4C8A36C\n\n#define mmPDMA0_QM_CP_STS_2 0x4C8A370\n\n#define mmPDMA0_QM_CP_STS_3 0x4C8A374\n\n#define mmPDMA0_QM_CP_STS_4 0x4C8A378\n\n#define mmPDMA0_QM_CP_CURRENT_INST_LO_0 0x4C8A37C\n\n#define mmPDMA0_QM_CP_CURRENT_INST_LO_1 0x4C8A380\n\n#define mmPDMA0_QM_CP_CURRENT_INST_LO_2 0x4C8A384\n\n#define mmPDMA0_QM_CP_CURRENT_INST_LO_3 0x4C8A388\n\n#define mmPDMA0_QM_CP_CURRENT_INST_LO_4 0x4C8A38C\n\n#define mmPDMA0_QM_CP_CURRENT_INST_HI_0 0x4C8A390\n\n#define mmPDMA0_QM_CP_CURRENT_INST_HI_1 0x4C8A394\n\n#define mmPDMA0_QM_CP_CURRENT_INST_HI_2 0x4C8A398\n\n#define mmPDMA0_QM_CP_CURRENT_INST_HI_3 0x4C8A39C\n\n#define mmPDMA0_QM_CP_CURRENT_INST_HI_4 0x4C8A3A0\n\n#define mmPDMA0_QM_CP_PRED_0 0x4C8A3A4\n\n#define mmPDMA0_QM_CP_PRED_1 0x4C8A3A8\n\n#define mmPDMA0_QM_CP_PRED_2 0x4C8A3AC\n\n#define mmPDMA0_QM_CP_PRED_3 0x4C8A3B0\n\n#define mmPDMA0_QM_CP_PRED_4 0x4C8A3B4\n\n#define mmPDMA0_QM_CP_PRED_UPEN_0 0x4C8A3B8\n\n#define mmPDMA0_QM_CP_PRED_UPEN_1 0x4C8A3BC\n\n#define mmPDMA0_QM_CP_PRED_UPEN_2 0x4C8A3C0\n\n#define mmPDMA0_QM_CP_PRED_UPEN_3 0x4C8A3C4\n\n#define mmPDMA0_QM_CP_PRED_UPEN_4 0x4C8A3C8\n\n#define mmPDMA0_QM_CP_DBG_0_0 0x4C8A3CC\n\n#define mmPDMA0_QM_CP_DBG_0_1 0x4C8A3D0\n\n#define mmPDMA0_QM_CP_DBG_0_2 0x4C8A3D4\n\n#define mmPDMA0_QM_CP_DBG_0_3 0x4C8A3D8\n\n#define mmPDMA0_QM_CP_DBG_0_4 0x4C8A3DC\n\n#define mmPDMA0_QM_CP_CPDMA_UP_CRED_0 0x4C8A3E0\n\n#define mmPDMA0_QM_CP_CPDMA_UP_CRED_1 0x4C8A3E4\n\n#define mmPDMA0_QM_CP_CPDMA_UP_CRED_2 0x4C8A3E8\n\n#define mmPDMA0_QM_CP_CPDMA_UP_CRED_3 0x4C8A3EC\n\n#define mmPDMA0_QM_CP_CPDMA_UP_CRED_4 0x4C8A3F0\n\n#define mmPDMA0_QM_CP_IN_DATA_LO_0 0x4C8A3F4\n\n#define mmPDMA0_QM_CP_IN_DATA_LO_1 0x4C8A3F8\n\n#define mmPDMA0_QM_CP_IN_DATA_LO_2 0x4C8A3FC\n\n#define mmPDMA0_QM_CP_IN_DATA_LO_3 0x4C8A400\n\n#define mmPDMA0_QM_CP_IN_DATA_LO_4 0x4C8A404\n\n#define mmPDMA0_QM_CP_IN_DATA_HI_0 0x4C8A408\n\n#define mmPDMA0_QM_CP_IN_DATA_HI_1 0x4C8A40C\n\n#define mmPDMA0_QM_CP_IN_DATA_HI_2 0x4C8A410\n\n#define mmPDMA0_QM_CP_IN_DATA_HI_3 0x4C8A414\n\n#define mmPDMA0_QM_CP_IN_DATA_HI_4 0x4C8A418\n\n#define mmPDMA0_QM_PQC_HBW_BASE_LO_0 0x4C8A41C\n\n#define mmPDMA0_QM_PQC_HBW_BASE_LO_1 0x4C8A420\n\n#define mmPDMA0_QM_PQC_HBW_BASE_LO_2 0x4C8A424\n\n#define mmPDMA0_QM_PQC_HBW_BASE_LO_3 0x4C8A428\n\n#define mmPDMA0_QM_PQC_HBW_BASE_HI_0 0x4C8A42C\n\n#define mmPDMA0_QM_PQC_HBW_BASE_HI_1 0x4C8A430\n\n#define mmPDMA0_QM_PQC_HBW_BASE_HI_2 0x4C8A434\n\n#define mmPDMA0_QM_PQC_HBW_BASE_HI_3 0x4C8A438\n\n#define mmPDMA0_QM_PQC_SIZE_0 0x4C8A43C\n\n#define mmPDMA0_QM_PQC_SIZE_1 0x4C8A440\n\n#define mmPDMA0_QM_PQC_SIZE_2 0x4C8A444\n\n#define mmPDMA0_QM_PQC_SIZE_3 0x4C8A448\n\n#define mmPDMA0_QM_PQC_PI_0 0x4C8A44C\n\n#define mmPDMA0_QM_PQC_PI_1 0x4C8A450\n\n#define mmPDMA0_QM_PQC_PI_2 0x4C8A454\n\n#define mmPDMA0_QM_PQC_PI_3 0x4C8A458\n\n#define mmPDMA0_QM_PQC_LBW_WDATA_0 0x4C8A45C\n\n#define mmPDMA0_QM_PQC_LBW_WDATA_1 0x4C8A460\n\n#define mmPDMA0_QM_PQC_LBW_WDATA_2 0x4C8A464\n\n#define mmPDMA0_QM_PQC_LBW_WDATA_3 0x4C8A468\n\n#define mmPDMA0_QM_PQC_LBW_BASE_LO_0 0x4C8A46C\n\n#define mmPDMA0_QM_PQC_LBW_BASE_LO_1 0x4C8A470\n\n#define mmPDMA0_QM_PQC_LBW_BASE_LO_2 0x4C8A474\n\n#define mmPDMA0_QM_PQC_LBW_BASE_LO_3 0x4C8A478\n\n#define mmPDMA0_QM_PQC_LBW_BASE_HI_0 0x4C8A47C\n\n#define mmPDMA0_QM_PQC_LBW_BASE_HI_1 0x4C8A480\n\n#define mmPDMA0_QM_PQC_LBW_BASE_HI_2 0x4C8A484\n\n#define mmPDMA0_QM_PQC_LBW_BASE_HI_3 0x4C8A488\n\n#define mmPDMA0_QM_PQC_CFG 0x4C8A48C\n\n#define mmPDMA0_QM_PQC_SECURE_PUSH_IND 0x4C8A490\n\n#define mmPDMA0_QM_ARB_MASK 0x4C8A4A0\n\n#define mmPDMA0_QM_ARB_CFG_0 0x4C8A4A4\n\n#define mmPDMA0_QM_ARB_CHOICE_Q_PUSH 0x4C8A4A8\n\n#define mmPDMA0_QM_ARB_WRR_WEIGHT_0 0x4C8A4AC\n\n#define mmPDMA0_QM_ARB_WRR_WEIGHT_1 0x4C8A4B0\n\n#define mmPDMA0_QM_ARB_WRR_WEIGHT_2 0x4C8A4B4\n\n#define mmPDMA0_QM_ARB_WRR_WEIGHT_3 0x4C8A4B8\n\n#define mmPDMA0_QM_ARB_CFG_1 0x4C8A4BC\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_0 0x4C8A4C0\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_1 0x4C8A4C4\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_2 0x4C8A4C8\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_3 0x4C8A4CC\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_4 0x4C8A4D0\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_5 0x4C8A4D4\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_6 0x4C8A4D8\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_7 0x4C8A4DC\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_8 0x4C8A4E0\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_9 0x4C8A4E4\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_10 0x4C8A4E8\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_11 0x4C8A4EC\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_12 0x4C8A4F0\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_13 0x4C8A4F4\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_14 0x4C8A4F8\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_15 0x4C8A4FC\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_16 0x4C8A500\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_17 0x4C8A504\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_18 0x4C8A508\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_19 0x4C8A50C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_20 0x4C8A510\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_21 0x4C8A514\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_22 0x4C8A518\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_23 0x4C8A51C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_24 0x4C8A520\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_25 0x4C8A524\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_26 0x4C8A528\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_27 0x4C8A52C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_28 0x4C8A530\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_29 0x4C8A534\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_30 0x4C8A538\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_31 0x4C8A53C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_32 0x4C8A540\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_33 0x4C8A544\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_34 0x4C8A548\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_35 0x4C8A54C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_36 0x4C8A550\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_37 0x4C8A554\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_38 0x4C8A558\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_39 0x4C8A55C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_40 0x4C8A560\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_41 0x4C8A564\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_42 0x4C8A568\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_43 0x4C8A56C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_44 0x4C8A570\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_45 0x4C8A574\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_46 0x4C8A578\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_47 0x4C8A57C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_48 0x4C8A580\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_49 0x4C8A584\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_50 0x4C8A588\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_51 0x4C8A58C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_52 0x4C8A590\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_53 0x4C8A594\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_54 0x4C8A598\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_55 0x4C8A59C\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_56 0x4C8A5A0\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_57 0x4C8A5A4\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_58 0x4C8A5A8\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_59 0x4C8A5AC\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_60 0x4C8A5B0\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_61 0x4C8A5B4\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_62 0x4C8A5B8\n\n#define mmPDMA0_QM_ARB_MST_AVAIL_CRED_63 0x4C8A5BC\n\n#define mmPDMA0_QM_ARB_MST_CRED_INC 0x4C8A5E0\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x4C8A5E4\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x4C8A5E8\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x4C8A5EC\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x4C8A5F0\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x4C8A5F4\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x4C8A5F8\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x4C8A5FC\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x4C8A600\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x4C8A604\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x4C8A608\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x4C8A60C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x4C8A610\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x4C8A614\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x4C8A618\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x4C8A61C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x4C8A620\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x4C8A624\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x4C8A628\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x4C8A62C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x4C8A630\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x4C8A634\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x4C8A638\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x4C8A63C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x4C8A640\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x4C8A644\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x4C8A648\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x4C8A64C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x4C8A650\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x4C8A654\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x4C8A658\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x4C8A65C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x4C8A660\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x4C8A664\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x4C8A668\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x4C8A66C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x4C8A670\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x4C8A674\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x4C8A678\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x4C8A67C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x4C8A680\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x4C8A684\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x4C8A688\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x4C8A68C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x4C8A690\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x4C8A694\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x4C8A698\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x4C8A69C\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x4C8A6A0\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x4C8A6A4\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x4C8A6A8\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x4C8A6AC\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x4C8A6B0\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x4C8A6B4\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x4C8A6B8\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x4C8A6BC\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x4C8A6C0\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x4C8A6C4\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x4C8A6C8\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x4C8A6CC\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x4C8A6D0\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x4C8A6D4\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x4C8A6D8\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x4C8A6DC\n\n#define mmPDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x4C8A6E0\n\n#define mmPDMA0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x4C8A704\n\n#define mmPDMA0_QM_ARB_MST_SLAVE_EN 0x4C8A708\n\n#define mmPDMA0_QM_ARB_MST_SLAVE_EN_1 0x4C8A70C\n\n#define mmPDMA0_QM_ARB_SLV_CHOICE_WDT 0x4C8A710\n\n#define mmPDMA0_QM_ARB_SLV_ID 0x4C8A714\n\n#define mmPDMA0_QM_ARB_MST_QUIET_PER 0x4C8A718\n\n#define mmPDMA0_QM_ARB_MSG_MAX_INFLIGHT 0x4C8A744\n\n#define mmPDMA0_QM_ARB_BASE_LO 0x4C8A754\n\n#define mmPDMA0_QM_ARB_BASE_HI 0x4C8A758\n\n#define mmPDMA0_QM_ARB_STATE_STS 0x4C8A780\n\n#define mmPDMA0_QM_ARB_CHOICE_FULLNESS_STS 0x4C8A784\n\n#define mmPDMA0_QM_ARB_MSG_STS 0x4C8A788\n\n#define mmPDMA0_QM_ARB_SLV_CHOICE_Q_HEAD 0x4C8A78C\n\n#define mmPDMA0_QM_ARB_ERR_CAUSE 0x4C8A79C\n\n#define mmPDMA0_QM_ARB_ERR_MSG_EN 0x4C8A7A0\n\n#define mmPDMA0_QM_ARB_ERR_STS_DRP 0x4C8A7A8\n\n#define mmPDMA0_QM_ARB_MST_CRED_STS 0x4C8A7B0\n\n#define mmPDMA0_QM_ARB_MST_CRED_STS_1 0x4C8A7B4\n\n#define mmPDMA0_QM_CSMR_STRICT_PRIO_CFG 0x4C8A7FC\n\n#define mmPDMA0_QM_ARC_CQ_CFG0 0x4C8A800\n\n#define mmPDMA0_QM_ARC_CQ_CFG1 0x4C8A804\n\n#define mmPDMA0_QM_ARC_CQ_PTR_LO 0x4C8A808\n\n#define mmPDMA0_QM_ARC_CQ_PTR_HI 0x4C8A80C\n\n#define mmPDMA0_QM_ARC_CQ_TSIZE 0x4C8A810\n\n#define mmPDMA0_QM_ARC_CQ_CTL 0x4C8A814\n\n#define mmPDMA0_QM_ARC_CQ_IFIFO_STS 0x4C8A81C\n\n#define mmPDMA0_QM_ARC_CQ_STS0 0x4C8A820\n\n#define mmPDMA0_QM_ARC_CQ_STS1 0x4C8A824\n\n#define mmPDMA0_QM_ARC_CQ_TSIZE_STS 0x4C8A828\n\n#define mmPDMA0_QM_ARC_CQ_PTR_LO_STS 0x4C8A82C\n\n#define mmPDMA0_QM_ARC_CQ_PTR_HI_STS 0x4C8A830\n\n#define mmPDMA0_QM_CP_WR_ARC_ADDR_HI 0x4C8A834\n\n#define mmPDMA0_QM_CP_WR_ARC_ADDR_LO 0x4C8A838\n\n#define mmPDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x4C8A83C\n\n#define mmPDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x4C8A840\n\n#define mmPDMA0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x4C8A844\n\n#define mmPDMA0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x4C8A848\n\n#define mmPDMA0_QM_CQ_IFIFO_MSG_BASE_HI 0x4C8A84C\n\n#define mmPDMA0_QM_CQ_IFIFO_MSG_BASE_LO 0x4C8A850\n\n#define mmPDMA0_QM_CQ_CTL_MSG_BASE_HI 0x4C8A854\n\n#define mmPDMA0_QM_CQ_CTL_MSG_BASE_LO 0x4C8A858\n\n#define mmPDMA0_QM_ADDR_OVRD 0x4C8A85C\n\n#define mmPDMA0_QM_CQ_IFIFO_CI_0 0x4C8A860\n\n#define mmPDMA0_QM_CQ_IFIFO_CI_1 0x4C8A864\n\n#define mmPDMA0_QM_CQ_IFIFO_CI_2 0x4C8A868\n\n#define mmPDMA0_QM_CQ_IFIFO_CI_3 0x4C8A86C\n\n#define mmPDMA0_QM_CQ_IFIFO_CI_4 0x4C8A870\n\n#define mmPDMA0_QM_ARC_CQ_IFIFO_CI 0x4C8A874\n\n#define mmPDMA0_QM_CQ_CTL_CI_0 0x4C8A878\n\n#define mmPDMA0_QM_CQ_CTL_CI_1 0x4C8A87C\n\n#define mmPDMA0_QM_CQ_CTL_CI_2 0x4C8A880\n\n#define mmPDMA0_QM_CQ_CTL_CI_3 0x4C8A884\n\n#define mmPDMA0_QM_CQ_CTL_CI_4 0x4C8A888\n\n#define mmPDMA0_QM_ARC_CQ_CTL_CI 0x4C8A88C\n\n#define mmPDMA0_QM_CP_CFG 0x4C8A890\n\n#define mmPDMA0_QM_CP_EXT_SWITCH 0x4C8A894\n\n#define mmPDMA0_QM_CP_SWITCH_WD_SET 0x4C8A898\n\n#define mmPDMA0_QM_CP_SWITCH_WD 0x4C8A89C\n\n#define mmPDMA0_QM_ARC_LB_ADDR_BASE_LO 0x4C8A8A4\n\n#define mmPDMA0_QM_ARC_LB_ADDR_BASE_HI 0x4C8A8A8\n\n#define mmPDMA0_QM_ENGINE_BASE_ADDR_HI 0x4C8A8AC\n\n#define mmPDMA0_QM_ENGINE_BASE_ADDR_LO 0x4C8A8B0\n\n#define mmPDMA0_QM_ENGINE_ADDR_RANGE_SIZE 0x4C8A8B4\n\n#define mmPDMA0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x4C8A8B8\n\n#define mmPDMA0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x4C8A8BC\n\n#define mmPDMA0_QM_QM_BASE_ADDR_HI 0x4C8A8C0\n\n#define mmPDMA0_QM_QM_BASE_ADDR_LO 0x4C8A8C4\n\n#define mmPDMA0_QM_ARC_PQC_SECURE_PUSH_IND 0x4C8A8C8\n\n#define mmPDMA0_QM_PQC_STS_0_0 0x4C8A8D0\n\n#define mmPDMA0_QM_PQC_STS_0_1 0x4C8A8D4\n\n#define mmPDMA0_QM_PQC_STS_0_2 0x4C8A8D8\n\n#define mmPDMA0_QM_PQC_STS_0_3 0x4C8A8DC\n\n#define mmPDMA0_QM_PQC_STS_1_0 0x4C8A8E0\n\n#define mmPDMA0_QM_PQC_STS_1_1 0x4C8A8E4\n\n#define mmPDMA0_QM_PQC_STS_1_2 0x4C8A8E8\n\n#define mmPDMA0_QM_PQC_STS_1_3 0x4C8A8EC\n\n#define mmPDMA0_QM_SEI_STATUS 0x4C8A8F0\n\n#define mmPDMA0_QM_SEI_MASK 0x4C8A8F4\n\n#define mmPDMA0_QM_GLBL_ERR_ADDR_LO 0x4C8AD00\n\n#define mmPDMA0_QM_GLBL_ERR_ADDR_HI 0x4C8AD04\n\n#define mmPDMA0_QM_GLBL_ERR_WDATA 0x4C8AD08\n\n#define mmPDMA0_QM_L2H_MASK_LO 0x4C8AD14\n\n#define mmPDMA0_QM_L2H_MASK_HI 0x4C8AD18\n\n#define mmPDMA0_QM_L2H_CMPR_LO 0x4C8AD1C\n\n#define mmPDMA0_QM_L2H_CMPR_HI 0x4C8AD20\n\n#define mmPDMA0_QM_LOCAL_RANGE_BASE 0x4C8AD24\n\n#define mmPDMA0_QM_LOCAL_RANGE_SIZE 0x4C8AD28\n\n#define mmPDMA0_QM_HBW_RD_RATE_LIM_CFG_1 0x4C8AD30\n\n#define mmPDMA0_QM_LBW_WR_RATE_LIM_CFG_0 0x4C8AD34\n\n#define mmPDMA0_QM_LBW_WR_RATE_LIM_CFG_1 0x4C8AD38\n\n#define mmPDMA0_QM_HBW_RD_RATE_LIM_CFG_0 0x4C8AD3C\n\n#define mmPDMA0_QM_IND_GW_APB_CFG 0x4C8AD40\n\n#define mmPDMA0_QM_IND_GW_APB_WDATA 0x4C8AD44\n\n#define mmPDMA0_QM_IND_GW_APB_RDATA 0x4C8AD48\n\n#define mmPDMA0_QM_IND_GW_APB_STATUS 0x4C8AD4C\n\n#define mmPDMA0_QM_PERF_CNT_FREE_LO 0x4C8AD60\n\n#define mmPDMA0_QM_PERF_CNT_FREE_HI 0x4C8AD64\n\n#define mmPDMA0_QM_PERF_CNT_IDLE_LO 0x4C8AD68\n\n#define mmPDMA0_QM_PERF_CNT_IDLE_HI 0x4C8AD6C\n\n#define mmPDMA0_QM_PERF_CNT_CFG 0x4C8AD70\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}