Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep 21 15:07:30 2024
| Host         : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command      : report_drc -file fir_fault_tolerant_drc_routed.rpt -pb fir_fault_tolerant_drc_routed.pb -rpx fir_fault_tolerant_drc_routed.rpx
| Design       : fir_fault_tolerant
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 41
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| DPIP-1   | Warning  | Input pipelining   | 32         |
| PDRC-153 | Warning  | Gated clock check  | 8          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg input redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg input redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg input redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg input redundant_fir_filtars[0].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP redundant_fir_filtars[1].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg input redundant_fir_filtars[1].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP redundant_fir_filtars[1].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg input redundant_fir_filtars[1].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP redundant_fir_filtars[1].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg input redundant_fir_filtars[1].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP redundant_fir_filtars[1].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg input redundant_fir_filtars[1].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg input redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg input redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg input redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg input redundant_fir_filtars[2].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP redundant_fir_filtars[3].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg input redundant_fir_filtars[3].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP redundant_fir_filtars[3].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg input redundant_fir_filtars[3].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP redundant_fir_filtars[3].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg input redundant_fir_filtars[3].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP redundant_fir_filtars[3].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg input redundant_fir_filtars[3].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP redundant_fir_filtars[4].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg input redundant_fir_filtars[4].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP redundant_fir_filtars[4].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg input redundant_fir_filtars[4].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP redundant_fir_filtars[4].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg input redundant_fir_filtars[4].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP redundant_fir_filtars[4].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg input redundant_fir_filtars[4].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP redundant_fir_filtars[5].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg input redundant_fir_filtars[5].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP redundant_fir_filtars[5].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg input redundant_fir_filtars[5].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP redundant_fir_filtars[5].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg input redundant_fir_filtars[5].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP redundant_fir_filtars[5].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg input redundant_fir_filtars[5].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP redundant_fir_filtars[6].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg input redundant_fir_filtars[6].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP redundant_fir_filtars[6].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg input redundant_fir_filtars[6].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP redundant_fir_filtars[6].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg input redundant_fir_filtars[6].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP redundant_fir_filtars[6].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg input redundant_fir_filtars[6].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP redundant_fir_filtars[7].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg input redundant_fir_filtars[7].uut_fir_filter/fir_filtar/other_sections[1].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP redundant_fir_filtars[7].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg input redundant_fir_filtars[7].uut_fir_filter/fir_filtar/other_sections[2].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP redundant_fir_filtars[7].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg input redundant_fir_filtars[7].uut_fir_filter/fir_filtar/other_sections[3].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP redundant_fir_filtars[7].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg input redundant_fir_filtars[7].uut_fir_filter/fir_filtar/other_sections[4].fir_section/sum_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_nxt__0 is a gated clock net sourced by a combinational pin redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2/O, cell redundant_fir_filtars[0].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net redundant_fir_filtars[1].uut_fir_filter/fir_addr_i_nxt__0 is a gated clock net sourced by a combinational pin redundant_fir_filtars[1].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__0/O, cell redundant_fir_filtars[1].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net redundant_fir_filtars[2].uut_fir_filter/fir_addr_i_nxt__0 is a gated clock net sourced by a combinational pin redundant_fir_filtars[2].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__1/O, cell redundant_fir_filtars[2].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net redundant_fir_filtars[3].uut_fir_filter/fir_addr_i_nxt__0 is a gated clock net sourced by a combinational pin redundant_fir_filtars[3].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__2/O, cell redundant_fir_filtars[3].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net redundant_fir_filtars[4].uut_fir_filter/fir_addr_i_nxt__0 is a gated clock net sourced by a combinational pin redundant_fir_filtars[4].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__3/O, cell redundant_fir_filtars[4].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net redundant_fir_filtars[5].uut_fir_filter/fir_addr_i_nxt__0 is a gated clock net sourced by a combinational pin redundant_fir_filtars[5].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__4/O, cell redundant_fir_filtars[5].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net redundant_fir_filtars[6].uut_fir_filter/fir_addr_i_nxt__0 is a gated clock net sourced by a combinational pin redundant_fir_filtars[6].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__5/O, cell redundant_fir_filtars[6].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net redundant_fir_filtars[7].uut_fir_filter/fir_addr_i_nxt__0 is a gated clock net sourced by a combinational pin redundant_fir_filtars[7].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__6/O, cell redundant_fir_filtars[7].uut_fir_filter/fir_addr_i_nxt_reg[11]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


