sd d0.2 3
ld r0 d0.2
!assert r0 6

mov r0 5
sd d0.2 r0
ld r0 d0.2
!assert r0 10
