// Seed: 3195810681
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output uwire id_2,
    output tri0 id_3,
    input wand id_4,
    output supply0 id_5,
    input wor id_6,
    output tri1 id_7
);
  id_9 :
  assert property (@(negedge id_0) id_4 + id_4)
  else $display(id_4);
  wire id_10;
endmodule
module module_0 (
    output uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    input tri0 module_1,
    output tri0 id_7,
    input supply0 id_8
);
  assign id_2 = 1;
  module_0(
      id_8, id_0, id_7, id_0, id_3, id_7, id_5, id_7
  );
endmodule
