GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\franco\Documents\led_switching\src\led_switching.v'
Compiling module 'led_sw'("C:\Users\franco\Documents\led_switching\src\led_switching.v":2)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 8("C:\Users\franco\Documents\led_switching\src\led_switching.v":7)
NOTE  (EX0101) : Current top module is "led_sw"
[5%] Running netlist conversion ...
WARN  (CV0020) : Input SW[9:8] is unused("C:\Users\franco\Documents\led_switching\src\led_switching.v":4)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\franco\Documents\led_switching\impl\gwsynthesis\led_switching.vg" completed
[100%] Generate report file "C:\Users\franco\Documents\led_switching\impl\gwsynthesis\led_switching_syn.rpt.html" completed
GowinSynthesis finish
