<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml hdmi_main.twx hdmi_main.ncd -o hdmi_main.twr hdmi_main.pcf

</twCmdLine><twDesign>hdmi_main.ncd</twDesign><twDesignPath>hdmi_main.ncd</twDesignPath><twPCF>hdmi_main.pcf</twPCF><twPcfPath>hdmi_main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="-0.052" period="1.000" constraintValue="1.000" deviceLimit="1.052" freqLimit="950.570" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="dvi_rx1/pllclk0"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="dvi_rx1/rxclk"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="dvi_rx1/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twConstName><twItemCnt>13390</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>2771</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.258</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X48Y68.C4), 5 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.875</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/rawword_4</twSrc><twDest BELType="FF">dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.496</twTotPathDel><twClkSkew dest = "2.019" src = "2.433">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/rawword_4</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_r/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o3</twBEL><twBEL>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>1.355</twRouteDel><twTotDel>2.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.106</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/rawword_2</twSrc><twDest BELType="FF">dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.268</twTotPathDel><twClkSkew dest = "2.019" src = "2.430">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/rawword_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_r/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o3</twBEL><twBEL>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>1.173</twRouteDel><twTotDel>2.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.126</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/rawword_3</twSrc><twDest BELType="FF">dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.248</twTotPathDel><twClkSkew dest = "2.019" src = "2.430">0.411</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/rawword_3</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X51Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_r/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y68.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y68.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_209_o3</twBEL><twBEL>dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>1.153</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X48Y66.C4), 5 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.976</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_0</twSrc><twDest BELType="FF">dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.395</twTotPathDel><twClkSkew dest = "2.022" src = "2.436">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_0</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X49Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o3</twBEL><twBEL>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>1.300</twRouteDel><twTotDel>2.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.135</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_3</twSrc><twDest BELType="FF">dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.236</twTotPathDel><twClkSkew dest = "2.022" src = "2.436">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_3</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X49Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o3</twBEL><twBEL>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>1.141</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.310</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/rawword_1</twSrc><twDest BELType="FF">dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.061</twTotPathDel><twClkSkew dest = "2.022" src = "2.436">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/rawword_1</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X49Y66.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_g/rawword_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>dvi_rx1/dec_g/rawword&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y66.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_183_o3</twBEL><twBEL>dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.095</twLogDel><twRouteDel>0.966</twRouteDel><twTotDel>2.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X39Y69.C4), 5 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.121</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_3</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.250</twTotPathDel><twClkSkew dest = "2.018" src = "2.432">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_3</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X40Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.186</twLogDel><twRouteDel>1.064</twRouteDel><twTotDel>2.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.124</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_2</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.247</twTotPathDel><twClkSkew dest = "2.018" src = "2.432">0.414</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X40Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.186</twLogDel><twRouteDel>1.061</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.317</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_4</twSrc><twDest BELType="FF">dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twTotPathDel>2.052</twTotPathDel><twClkSkew dest = "2.018" src = "2.434">0.416</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_4</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X39Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X39Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y69.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twComp><twBEL>dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_88_o3</twBEL><twBEL>dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn</twBEL></twPathDel><twLogDel>1.140</twLogDel><twRouteDel>0.912</twRouteDel><twTotDel>2.052</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP (SLICE_X38Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.032</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/rawword_6</twSrc><twDest BELType="RAM">dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.659</twTotPathDel><twClkSkew dest = "2.432" src = "2.020">-0.412</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/rawword_6</twSrc><twDest BELType='RAM'>dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X39Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;7&gt;</twComp><twBEL>dvi_rx1/dec_b/rawword_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.469</twDelInfo><twComp>dvi_rx1/dec_b/rawword&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y69.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.215</twDelInfo><twComp>dvi_rx1/dec_b/cbnd/sdata&lt;9&gt;</twComp><twBEL>dvi_rx1/dec_b/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.469</twRouteDel><twTotDel>0.659</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP (SLICE_X48Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/rawword_2</twSrc><twDest BELType="RAM">dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.702</twTotPathDel><twClkSkew dest = "2.430" src = "2.016">-0.414</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/rawword_2</twSrc><twDest BELType='RAM'>dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y69.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_r/rawword_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.500</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y69.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.203</twDelInfo><twComp>dvi_rx1/dec_r/cbnd/sdata&lt;0&gt;</twComp><twBEL>dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (SLICE_X48Y69.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/rawword_0</twSrc><twDest BELType="RAM">dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew dest = "0.922" src = "0.882">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/rawword_0</twSrc><twDest BELType='RAM'>dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X51Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_r/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.DI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>dvi_rx1/dec_r/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y69.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>dvi_rx1/dec_r/cbnd/sdata&lt;0&gt;</twComp><twBEL>dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">rx_pclk</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="-0.052" period="1.000" constraintValue="1.000" deviceLimit="1.052" freqLimit="950.570" physResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="tx_pllclk0"/><twPinLimit anchorID="37" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="tx_pclk"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="tx_pclk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH         50%;</twConstName><twItemCnt>1207</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>424</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.572</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/des_0/flag (SLICE_X43Y56.A6), 15 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.428</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/pdcounter_1</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/flag</twDest><twTotPathDel>4.471</twTotPathDel><twClkSkew dest = "0.284" src = "0.300">0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/pdcounter_1</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/flag</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X48Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;3&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv3</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv3</twComp><twBEL>dvi_rx1/dec_b/des_0/_n0334_inv31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/des_0/flag</twComp><twBEL>dvi_rx1/dec_b/des_0/flag_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/flag</twBEL></twPathDel><twLogDel>1.494</twLogDel><twRouteDel>2.977</twRouteDel><twTotDel>4.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.500</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/pdcounter_4</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/flag</twDest><twTotPathDel>4.399</twTotPathDel><twClkSkew dest = "0.284" src = "0.300">0.016</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/pdcounter_4</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/flag</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X49Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv3</twComp><twBEL>dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>dvi_rx1/dec_b/des_0/pdcounter[4]_GND_10_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv3</twComp><twBEL>dvi_rx1/dec_b/des_0/_n0334_inv31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/des_0/flag</twComp><twBEL>dvi_rx1/dec_b/des_0/flag_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/flag</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>4.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.604</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/busy_data_d</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/flag</twDest><twTotPathDel>4.290</twTotPathDel><twClkSkew dest = "0.284" src = "0.305">0.021</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/busy_data_d</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/flag</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X52Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_b/des_0/busy_data_d</twComp><twBEL>dvi_rx1/dec_b/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>dvi_rx1/dec_b/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv2</twComp><twBEL>dvi_rx1/dec_b/des_0/_n0334_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv3</twComp><twBEL>dvi_rx1/dec_b/des_0/_n0334_inv31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y56.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>dvi_rx1/dec_b/des_0/_n0334_inv3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>dvi_rx1/dec_b/des_0/flag</twComp><twBEL>dvi_rx1/dec_b/des_0/flag_rstpot</twBEL><twBEL>dvi_rx1/dec_b/des_0/flag</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>2.898</twRouteDel><twTotDel>4.290</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/des_0/pdcounter_2 (SLICE_X58Y66.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.501</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType="FF">dvi_rx1/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.376</twTotPathDel><twClkSkew dest = "0.709" src = "0.747">0.038</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>dvi_rx1/dec_r/des_0/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>dvi_rx1/dec_r/des_0/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/_n0281_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>dvi_rx1/dec_r/des_0/_n0281_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/_n0281_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>dvi_rx1/dec_r/des_0/_n0281_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>dvi_rx1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.578</twLogDel><twRouteDel>2.798</twRouteDel><twTotDel>4.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.550</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">dvi_rx1/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.325</twTotPathDel><twClkSkew dest = "0.709" src = "0.749">0.040</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y63.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>dvi_rx1/dec_r/des_0/state_FSM_FFd3</twComp><twBEL>dvi_rx1/dec_r/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>dvi_rx1/dec_r/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/_n0281_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>dvi_rx1/dec_r/des_0/_n0281_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/_n0281_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>dvi_rx1/dec_r/des_0/_n0281_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>dvi_rx1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.666</twLogDel><twRouteDel>2.659</twRouteDel><twTotDel>4.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.851</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/des_0/busy_data_d</twSrc><twDest BELType="FF">dvi_rx1/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>4.025</twTotPathDel><twClkSkew dest = "0.709" src = "0.748">0.039</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/des_0/busy_data_d</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>dvi_rx1/dec_r/des_0/busy_data_d</twComp><twBEL>dvi_rx1/dec_r/des_0/busy_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>dvi_rx1/dec_r/des_0/busy_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/_n0281_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>dvi_rx1/dec_r/des_0/_n0281_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y64.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_r/des_0/GND_10_o_busy_data_d_OR_66_o</twComp><twBEL>dvi_rx1/dec_r/des_0/_n0281_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y66.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>dvi_rx1/dec_r/des_0/_n0281_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y66.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>dvi_rx1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.673</twLogDel><twRouteDel>2.352</twRouteDel><twTotDel>4.025</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/des_0/pdcounter_4 (SLICE_X59Y49.CE), 20 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.528</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>4.370</twTotPathDel><twClkSkew dest = "0.297" src = "0.314">0.017</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y49.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>dvi_rx1/dec_g/des_0/state_FSM_FFd3</twComp><twBEL>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.372</twDelInfo><twComp>dvi_rx1/dec_g/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_flag_AND_3_o</twComp><twBEL>dvi_rx1/dec_g/des_0/GND_10_o_busy_data_d_OR_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_rx1/dec_g/des_0/GND_10_o_busy_data_d_OR_66_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_flag_AND_3_o</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0281_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0281_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_flag_AND_3_o</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0281_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0281_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.742</twLogDel><twRouteDel>2.628</twRouteDel><twTotDel>4.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>4.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X59Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y49.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>dvi_rx1/dec_g/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter[4]_GND_10_o_equal_50_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_GND_10_o_equal_50_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_flag_AND_3_o</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0281_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0281_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_flag_AND_3_o</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0281_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0281_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.698</twLogDel><twRouteDel>2.504</twRouteDel><twTotDel>4.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.752</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/state_FSM_FFd4</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>4.158</twTotPathDel><twClkSkew dest = "0.297" src = "0.302">0.005</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/state_FSM_FFd4</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>dvi_rx1/dec_g/des_0/state_FSM_FFd4</twComp><twBEL>dvi_rx1/dec_g/des_0/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>dvi_rx1/dec_g/des_0/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_flag_AND_3_o</twComp><twBEL>dvi_rx1/dec_g/des_0/GND_10_o_busy_data_d_OR_66_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_rx1/dec_g/des_0/GND_10_o_busy_data_d_OR_66_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_flag_AND_3_o</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0281_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y50.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0281_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y50.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter[4]_flag_AND_3_o</twComp><twBEL>dvi_rx1/dec_g/des_0/_n0281_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y49.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>dvi_rx1/dec_g/des_0/_n0281_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y49.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>dvi_rx1/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.654</twLogDel><twRouteDel>2.504</twRouteDel><twTotDel>4.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_b/des_0/inc_data_int (SLICE_X50Y55.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">dvi_rx1/dec_b/des_0/inc_data_int</twSrc><twDest BELType="FF">dvi_rx1/dec_b/des_0/inc_data_int</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_b/des_0/inc_data_int</twSrc><twDest BELType='FF'>dvi_rx1/dec_b/des_0/inc_data_int</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X50Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_b/des_0/inc_data_int</twComp><twBEL>dvi_rx1/dec_b/des_0/inc_data_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>dvi_rx1/dec_b/des_0/inc_data_int</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>dvi_rx1/dec_b/des_0/inc_data_int</twComp><twBEL>dvi_rx1/dec_b/des_0/inc_data_int_glue_set</twBEL><twBEL>dvi_rx1/dec_b/des_0/inc_data_int</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_g/des_0/ce_data_inta (SLICE_X58Y49.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">dvi_rx1/dec_g/des_0/ce_data_inta</twSrc><twDest BELType="FF">dvi_rx1/dec_g/des_0/ce_data_inta</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_g/des_0/ce_data_inta</twSrc><twDest BELType='FF'>dvi_rx1/dec_g/des_0/ce_data_inta</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_g/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_g/des_0/ce_data_inta</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y49.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>dvi_rx1/dec_g/des_0/ce_data_inta</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>dvi_rx1/dec_g/des_0/ce_data_inta</twComp><twBEL>dvi_rx1/dec_g/des_0/ce_data_inta_rstpot</twBEL><twBEL>dvi_rx1/dec_g/des_0/ce_data_inta</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>93.5</twPctLog><twPctRoute>6.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_rx1/dec_r/des_0/pdcounter_2 (SLICE_X58Y66.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="FF">dvi_rx1/dec_r/des_0/pdcounter_2</twSrc><twDest BELType="FF">dvi_rx1/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_rx1/dec_r/des_0/pdcounter_2</twSrc><twDest BELType='FF'>dvi_rx1/dec_r/des_0/pdcounter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_rx1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y66.A6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>dvi_rx1/dec_r/des_0/pdcounter&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y66.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>dvi_rx1/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT3</twBEL><twBEL>dvi_rx1/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.033</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_rx1/pclkx2</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="67" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="dvi_rx1/pclkx2bufg/I0" logResource="dvi_rx1/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="dvi_rx1/pllclk2"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_rx1/dec_b/flipgearx2/CLK" logResource="dvi_rx1/dec_b/flipgearx2/CK" locationPin="SLICE_X30Y66.CLK" clockNet="dvi_rx1/pclkx2"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_rx1/dec_b/rawword&lt;9&gt;/CLK" logResource="dvi_rx1/dec_b/rawword_8/CK" locationPin="SLICE_X38Y68.CLK" clockNet="dvi_rx1/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="70" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;</twConstName><twItemCnt>269</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>149</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.556</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/oserdes1/oserdes_m (OLOGIC_X4Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.444</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fd_out9</twSrc><twDest BELType="FF">dvi_tx/oserdes1/oserdes_m</twDest><twTotPathDel>4.387</twTotPathDel><twClkSkew dest = "0.629" src = "0.628">-0.001</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fd_out9</twSrc><twDest BELType='FF'>dvi_tx/oserdes1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y107.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>dvi_tx/n0011&lt;8&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_out9</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.872</twDelInfo><twComp>dvi_tx/n0011&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dvi_tx/oserdes1/oserdes_m</twComp><twBEL>dvi_tx/oserdes1/oserdes_m</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>3.872</twRouteDel><twTotDel>4.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/oserdes1/oserdes_s (OLOGIC_X4Y118.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fd_out5</twSrc><twDest BELType="FF">dvi_tx/oserdes1/oserdes_s</twDest><twTotPathDel>4.362</twTotPathDel><twClkSkew dest = "0.629" src = "0.625">-0.004</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fd_out5</twSrc><twDest BELType='FF'>dvi_tx/oserdes1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X23Y101.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>dvi_tx/n0011&lt;6&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_out5</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.847</twDelInfo><twComp>dvi_tx/n0011&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>dvi_tx/oserdes1/oserdes_s</twComp><twBEL>dvi_tx/oserdes1/oserdes_s</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>3.847</twRouteDel><twTotDel>4.362</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/clkout/oserdes_s (OLOGIC_X4Y116.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.559</twSlack><twSrc BELType="FF">dvi_tx/tmdsclkint_0</twSrc><twDest BELType="FF">dvi_tx/clkout/oserdes_s</twDest><twTotPathDel>4.261</twTotPathDel><twClkSkew dest = "0.196" src = "0.206">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_tx/tmdsclkint_0</twSrc><twDest BELType='FF'>dvi_tx/clkout/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X7Y125.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>dvi_tx/toggle</twComp><twBEL>dvi_tx/tmdsclkint_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.763</twDelInfo><twComp>dvi_tx/tmdsclkint&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X4Y116.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>dvi_tx/clkout/oserdes_s</twComp><twBEL>dvi_tx/clkout/oserdes_s</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>3.763</twRouteDel><twTotDel>4.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db21 (SLICE_X27Y105.BX), 5 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db21</twDest><twTotPathDel>0.596</twTotPathDel><twClkSkew dest = "0.695" src = "0.676">-0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X26Y105.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.088</twRouteDel><twTotDel>0.596</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.907</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db21</twDest><twTotPathDel>0.903</twTotPathDel><twClkSkew dest = "0.067" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X28Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.978</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db21</twDest><twTotPathDel>0.974</twTotPathDel><twClkSkew dest = "0.067" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X28Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.088</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;23&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.521</twRouteDel><twTotDel>0.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db19 (SLICE_X25Y105.DX), 5 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db19</twDest><twTotPathDel>0.722</twTotPathDel><twClkSkew dest = "0.695" src = "0.676">-0.019</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X26Y105.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.441</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;19&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db19</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>0.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.035</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db19</twDest><twTotPathDel>1.031</twTotPathDel><twClkSkew dest = "0.067" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X28Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;19&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db19</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.616</twRouteDel><twTotDel>1.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.123</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db19</twDest><twTotPathDel>1.119</twTotPathDel><twClkSkew dest = "0.067" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X28Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y105.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y105.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;21&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[19].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.222</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;19&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db19</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.666</twRouteDel><twTotDel>1.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_tx/pixel2x/fd_db5 (SLICE_X24Y105.BX), 5 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="RAM">dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db5</twDest><twTotPathDel>0.723</twTotPathDel><twClkSkew dest = "0.695" src = "0.678">-0.017</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">tx_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y106.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.449</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db5</twBEL></twPathDel><twLogDel>0.497</twLogDel><twRouteDel>0.226</twRouteDel><twTotDel>0.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">tx_pclkx2</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.141</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db5</twDest><twTotPathDel>1.137</twTotPathDel><twClkSkew dest = "0.067" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X28Y108.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db5</twBEL></twPathDel><twLogDel>0.442</twLogDel><twRouteDel>0.695</twRouteDel><twTotDel>1.137</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.157</twSlack><twSrc BELType="FF">dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_tx/pixel2x/fd_db5</twDest><twTotPathDel>1.153</twTotPathDel><twClkSkew dest = "0.067" src = "0.071">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_tx/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_tx/pixel2x/fd_db5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X28Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp><twBEL>dvi_tx/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>dvi_tx/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp><twBEL>dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y105.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.226</twDelInfo><twComp>dvi_tx/pixel2x/dataint&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>dvi_tx/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_tx/pixel2x/fd_db5</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>0.749</twRouteDel><twTotDel>1.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">tx_pclkx2</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="97"><twPinLimitBanner>Component Switching Limit Checks: TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="98" type="MINPERIOD" name="Tbcper_I" slack="2.334" period="5.000" constraintValue="5.000" deviceLimit="2.666" freqLimit="375.094" physResource="tx0_pclkx2_buf/I0" logResource="tx0_pclkx2_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="tx_pllclk2"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_tx/pixel2x/db&lt;27&gt;/CLK" logResource="dvi_tx/pixel2x/fd_db24/CK" locationPin="SLICE_X30Y110.CLK" clockNet="tx_pclkx2"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="4.520" period="5.000" constraintValue="5.000" deviceLimit="0.480" freqLimit="2083.333" physResource="dvi_tx/pixel2x/db&lt;27&gt;/CLK" logResource="dvi_tx/pixel2x/fd_db25/CK" locationPin="SLICE_X30Y110.CLK" clockNet="tx_pclkx2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="101"><twConstRollup name="TS_DVI_CLOCK1" fullName="TS_DVI_CLOCK1 = PERIOD TIMEGRP &quot;DVI_CLOCK1&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.144" errors="1" errorRollup="1" items="0" itemsRollup="14866"/><twConstRollup name="TS_rx_pllclk1" fullName="TS_rx_pllclk1 = PERIOD TIMEGRP &quot;rx_pllclk1&quot; TS_DVI_CLOCK1 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.258" actualRollup="9.112" errors="1" errorRollup="0" items="13390" itemsRollup="269"/><twConstRollup name="TS_tx_pllclk0" fullName="TS_tx_pllclk0 = PERIOD TIMEGRP &quot;tx_pllclk0&quot; TS_rx_pllclk1 * 10 HIGH 50%;" type="child" depth="2" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_tx_pllclk2" fullName="TS_tx_pllclk2 = PERIOD TIMEGRP &quot;tx_pllclk2&quot; TS_rx_pllclk1 * 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.556" actualRollup="N/A" errors="0" errorRollup="0" items="269" itemsRollup="0"/><twConstRollup name="TS_dvi_rx1_pllclk0" fullName="TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk0&quot; TS_DVI_CLOCK1 * 10 HIGH         50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dvi_rx1_pllclk2" fullName="TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP &quot;dvi_rx1_pllclk2&quot; TS_DVI_CLOCK1 * 2 HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.572" actualRollup="N/A" errors="0" errorRollup="0" items="1207" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="102">2</twUnmetConstCnt><twDataSheet anchorID="103" twNameLen="15"><twClk2SUList anchorID="104" twDestWidth="12"><twDest>RX1_TMDS&lt;3&gt;</twDest><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>7.258</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>7.258</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="105" twDestWidth="12"><twDest>RX1_TMDSB&lt;3&gt;</twDest><twClk2SU><twSrc>RX1_TMDS&lt;3&gt;</twSrc><twRiseRise>7.258</twRiseRise></twClk2SU><twClk2SU><twSrc>RX1_TMDSB&lt;3&gt;</twSrc><twRiseRise>7.258</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="106"><twErrCnt>2</twErrCnt><twScore>104</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twPinLimitScore>104</twPinLimitScore><twConstCov><twPathCnt>14866</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4134</twConnCnt></twConstCov><twStats anchorID="107"><twMinPer>7.258</twMinPer><twFootnote number="1" /><twMaxFreq>137.779</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon May 19 19:55:39 2014 </twTimestamp></twFoot><twClientInfo anchorID="108"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 281 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
