#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13ce70a10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13cea71d0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x13cea5f80 .scope module, "andi_tb" "andi_tb" 4 1;
 .timescale 0 0;
v0x13cec8980_0 .net "active", 0 0, L_0x13ced1cb0;  1 drivers
v0x13cec8a30_0 .var "clk", 0 0;
v0x13cec8b40_0 .var "clk_enable", 0 0;
v0x13cec8bd0_0 .net "data_address", 31 0, v0x13cec6960_0;  1 drivers
v0x13cec8c60_0 .net "data_read", 0 0, L_0x13ced12f0;  1 drivers
v0x13cec8cf0_0 .var "data_readdata", 31 0;
v0x13cec8d80_0 .net "data_write", 0 0, L_0x13ced0d80;  1 drivers
v0x13cec8e10_0 .net "data_writedata", 31 0, v0x13cebf770_0;  1 drivers
v0x13cec8ee0_0 .net "instr_address", 31 0, L_0x13ced1de0;  1 drivers
v0x13cec8ff0_0 .var "instr_readdata", 31 0;
v0x13cec9080_0 .net "register_v0", 31 0, L_0x13cecf630;  1 drivers
v0x13cec9150_0 .var "reset", 0 0;
S_0x13ce733c0 .scope begin, "$unm_blk_3" "$unm_blk_3" 4 36, 4 36 0, S_0x13cea5f80;
 .timescale 0 0;
v0x13ceb0450_0 .var "ex_imm", 31 0;
v0x13cebc320_0 .var "expected", 31 0;
v0x13cebc3c0_0 .var "i", 4 0;
v0x13cebc470_0 .var "imm", 15 0;
v0x13cebc520_0 .var "imm_instr", 31 0;
v0x13cebc610_0 .var "opcode", 5 0;
v0x13cebc6c0_0 .var "rs", 4 0;
v0x13cebc770_0 .var "rt", 4 0;
v0x13cebc820_0 .var "test", 31 0;
v0x13cebc930_0 .var "test_imm", 15 0;
E_0x13cea4990 .event posedge, v0x13cebfa80_0;
S_0x13cebc9e0 .scope module, "dut" "mips_cpu_harvard" 4 136, 5 1 0, S_0x13cea5f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13ceca7f0 .functor OR 1, L_0x13ceca4a0, L_0x13ceca6b0, C4<0>, C4<0>;
L_0x13ceca8e0 .functor BUFZ 1, L_0x13cec9f90, C4<0>, C4<0>, C4<0>;
L_0x13cecad10 .functor AND 1, L_0x13cec9f90, L_0x13cecae60, C4<1>, C4<1>;
L_0x13cecafe0 .functor OR 1, L_0x13cecad10, L_0x13cecad80, C4<0>, C4<0>;
L_0x13cecb110 .functor OR 1, L_0x13cecafe0, L_0x13cecab90, C4<0>, C4<0>;
L_0x13cecb230 .functor OR 1, L_0x13cecb110, L_0x13cecc4d0, C4<0>, C4<0>;
L_0x13cecb2e0 .functor OR 1, L_0x13cecb230, L_0x13cecbf60, C4<0>, C4<0>;
L_0x13cecbe70 .functor AND 1, L_0x13cecb980, L_0x13cecbaa0, C4<1>, C4<1>;
L_0x13cecbf60 .functor OR 1, L_0x13cecb720, L_0x13cecbe70, C4<0>, C4<0>;
L_0x13cecc4d0 .functor AND 1, L_0x13cecbc50, L_0x13cecc180, C4<1>, C4<1>;
L_0x13cecca30 .functor OR 1, L_0x13cecc370, L_0x13cecc6a0, C4<0>, C4<0>;
L_0x13cecaab0 .functor OR 1, L_0x13cecce20, L_0x13cecd0d0, C4<0>, C4<0>;
L_0x13cecd400 .functor AND 1, L_0x13cecc8f0, L_0x13cecaab0, C4<1>, C4<1>;
L_0x13cecd600 .functor OR 1, L_0x13cecd290, L_0x13cecd740, C4<0>, C4<0>;
L_0x13cecda90 .functor OR 1, L_0x13cecd600, L_0x13cecd970, C4<0>, C4<0>;
L_0x13cecd4f0 .functor AND 1, L_0x13cec9f90, L_0x13cecda90, C4<1>, C4<1>;
L_0x13cecd820 .functor AND 1, L_0x13cec9f90, L_0x13cecdc80, C4<1>, C4<1>;
L_0x13cecdb40 .functor AND 1, L_0x13cec9f90, L_0x13cecbd50, C4<1>, C4<1>;
L_0x13cece740 .functor AND 1, v0x13cec6840_0, v0x13cec8680_0, C4<1>, C4<1>;
L_0x13cece7b0 .functor AND 1, L_0x13cece740, L_0x13cecb2e0, C4<1>, C4<1>;
L_0x13cece8e0 .functor OR 1, L_0x13cecbf60, L_0x13cecc4d0, C4<0>, C4<0>;
L_0x13cecf6a0 .functor BUFZ 32, L_0x13cecf290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13cecf790 .functor BUFZ 32, L_0x13cecf540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13ced0700 .functor AND 1, v0x13cec8b40_0, L_0x13cecd4f0, C4<1>, C4<1>;
L_0x13ced0770 .functor AND 1, L_0x13ced0700, v0x13cec6840_0, C4<1>, C4<1>;
L_0x13cecefb0 .functor AND 1, L_0x13ced0770, L_0x13ced0950, C4<1>, C4<1>;
L_0x13ced0c30 .functor AND 1, v0x13cec6840_0, v0x13cec8680_0, C4<1>, C4<1>;
L_0x13ced0d80 .functor AND 1, L_0x13ced0c30, L_0x13cecb4b0, C4<1>, C4<1>;
L_0x13ced09f0 .functor OR 1, L_0x13ced0e30, L_0x13ced0ed0, C4<0>, C4<0>;
L_0x13ced1280 .functor AND 1, L_0x13ced09f0, L_0x13ced0ae0, C4<1>, C4<1>;
L_0x13ced12f0 .functor OR 1, L_0x13cecab90, L_0x13ced1280, C4<0>, C4<0>;
L_0x13ced1cb0 .functor BUFZ 1, v0x13cec6840_0, C4<0>, C4<0>, C4<0>;
L_0x13ced1de0 .functor BUFZ 32, v0x13cec68d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13cec1b10_0 .net *"_ivl_100", 31 0, L_0x13cecc0e0;  1 drivers
L_0x1300404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec1ba0_0 .net *"_ivl_103", 25 0, L_0x1300404d8;  1 drivers
L_0x130040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec1c30_0 .net/2u *"_ivl_104", 31 0, L_0x130040520;  1 drivers
v0x13cec1cc0_0 .net *"_ivl_106", 0 0, L_0x13cecbc50;  1 drivers
v0x13cec1d50_0 .net *"_ivl_109", 5 0, L_0x13cecc2d0;  1 drivers
L_0x130040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13cec1df0_0 .net/2u *"_ivl_110", 5 0, L_0x130040568;  1 drivers
v0x13cec1ea0_0 .net *"_ivl_112", 0 0, L_0x13cecc180;  1 drivers
v0x13cec1f40_0 .net *"_ivl_116", 31 0, L_0x13cecc600;  1 drivers
L_0x1300405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec1ff0_0 .net *"_ivl_119", 25 0, L_0x1300405b0;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13cec2100_0 .net/2u *"_ivl_12", 5 0, L_0x1300400a0;  1 drivers
L_0x1300405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13cec21b0_0 .net/2u *"_ivl_120", 31 0, L_0x1300405f8;  1 drivers
v0x13cec2260_0 .net *"_ivl_122", 0 0, L_0x13cecc370;  1 drivers
v0x13cec2300_0 .net *"_ivl_124", 31 0, L_0x13cecc810;  1 drivers
L_0x130040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec23b0_0 .net *"_ivl_127", 25 0, L_0x130040640;  1 drivers
L_0x130040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13cec2460_0 .net/2u *"_ivl_128", 31 0, L_0x130040688;  1 drivers
v0x13cec2510_0 .net *"_ivl_130", 0 0, L_0x13cecc6a0;  1 drivers
v0x13cec25b0_0 .net *"_ivl_134", 31 0, L_0x13ceccb80;  1 drivers
L_0x1300406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec2740_0 .net *"_ivl_137", 25 0, L_0x1300406d0;  1 drivers
L_0x130040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec27d0_0 .net/2u *"_ivl_138", 31 0, L_0x130040718;  1 drivers
v0x13cec2880_0 .net *"_ivl_140", 0 0, L_0x13cecc8f0;  1 drivers
v0x13cec2920_0 .net *"_ivl_143", 5 0, L_0x13ceccf30;  1 drivers
L_0x130040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13cec29d0_0 .net/2u *"_ivl_144", 5 0, L_0x130040760;  1 drivers
v0x13cec2a80_0 .net *"_ivl_146", 0 0, L_0x13cecce20;  1 drivers
v0x13cec2b20_0 .net *"_ivl_149", 5 0, L_0x13cecd1f0;  1 drivers
L_0x1300407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13cec2bd0_0 .net/2u *"_ivl_150", 5 0, L_0x1300407a8;  1 drivers
v0x13cec2c80_0 .net *"_ivl_152", 0 0, L_0x13cecd0d0;  1 drivers
v0x13cec2d20_0 .net *"_ivl_155", 0 0, L_0x13cecaab0;  1 drivers
v0x13cec2dc0_0 .net *"_ivl_159", 1 0, L_0x13cecd560;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13cec2e70_0 .net/2u *"_ivl_16", 5 0, L_0x1300400e8;  1 drivers
L_0x1300407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x13cec2f20_0 .net/2u *"_ivl_160", 1 0, L_0x1300407f0;  1 drivers
v0x13cec2fd0_0 .net *"_ivl_162", 0 0, L_0x13cecd290;  1 drivers
L_0x130040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x13cec3070_0 .net/2u *"_ivl_164", 5 0, L_0x130040838;  1 drivers
v0x13cec3120_0 .net *"_ivl_166", 0 0, L_0x13cecd740;  1 drivers
v0x13cec2650_0 .net *"_ivl_169", 0 0, L_0x13cecd600;  1 drivers
L_0x130040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x13cec33b0_0 .net/2u *"_ivl_170", 5 0, L_0x130040880;  1 drivers
v0x13cec3440_0 .net *"_ivl_172", 0 0, L_0x13cecd970;  1 drivers
v0x13cec34d0_0 .net *"_ivl_175", 0 0, L_0x13cecda90;  1 drivers
L_0x1300408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x13cec3560_0 .net/2u *"_ivl_178", 5 0, L_0x1300408c8;  1 drivers
v0x13cec3600_0 .net *"_ivl_180", 0 0, L_0x13cecdc80;  1 drivers
L_0x130040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x13cec36a0_0 .net/2u *"_ivl_184", 5 0, L_0x130040910;  1 drivers
v0x13cec3750_0 .net *"_ivl_186", 0 0, L_0x13cecbd50;  1 drivers
L_0x130040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13cec37f0_0 .net/2u *"_ivl_194", 4 0, L_0x130040958;  1 drivers
v0x13cec38a0_0 .net *"_ivl_197", 4 0, L_0x13cece370;  1 drivers
v0x13cec3950_0 .net *"_ivl_199", 4 0, L_0x13cece200;  1 drivers
v0x13cec3a00_0 .net *"_ivl_20", 31 0, L_0x13ceca300;  1 drivers
v0x13cec3ab0_0 .net *"_ivl_200", 4 0, L_0x13cece2a0;  1 drivers
v0x13cec3b60_0 .net *"_ivl_205", 0 0, L_0x13cece740;  1 drivers
v0x13cec3c00_0 .net *"_ivl_209", 0 0, L_0x13cece8e0;  1 drivers
L_0x1300409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13cec3ca0_0 .net/2u *"_ivl_210", 31 0, L_0x1300409a0;  1 drivers
v0x13cec3d50_0 .net *"_ivl_212", 31 0, L_0x13cecd8d0;  1 drivers
v0x13cec3e00_0 .net *"_ivl_214", 31 0, L_0x13cece410;  1 drivers
v0x13cec3eb0_0 .net *"_ivl_216", 31 0, L_0x13cecec80;  1 drivers
v0x13cec3f60_0 .net *"_ivl_218", 31 0, L_0x13ceceb40;  1 drivers
v0x13cec4010_0 .net *"_ivl_227", 0 0, L_0x13ced0700;  1 drivers
v0x13cec40b0_0 .net *"_ivl_229", 0 0, L_0x13ced0770;  1 drivers
L_0x130040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec4150_0 .net *"_ivl_23", 25 0, L_0x130040130;  1 drivers
v0x13cec4200_0 .net *"_ivl_230", 31 0, L_0x13ced08b0;  1 drivers
L_0x130040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec42b0_0 .net *"_ivl_233", 30 0, L_0x130040ac0;  1 drivers
L_0x130040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13cec4360_0 .net/2u *"_ivl_234", 31 0, L_0x130040b08;  1 drivers
v0x13cec4410_0 .net *"_ivl_236", 0 0, L_0x13ced0950;  1 drivers
L_0x130040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13cec44b0_0 .net/2u *"_ivl_24", 31 0, L_0x130040178;  1 drivers
v0x13cec4560_0 .net *"_ivl_241", 0 0, L_0x13ced0c30;  1 drivers
L_0x130040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x13cec4600_0 .net/2u *"_ivl_244", 5 0, L_0x130040b50;  1 drivers
L_0x130040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x13cec46b0_0 .net/2u *"_ivl_248", 5 0, L_0x130040b98;  1 drivers
v0x13cec4760_0 .net *"_ivl_255", 0 0, L_0x13ced0ae0;  1 drivers
v0x13cec31c0_0 .net *"_ivl_257", 0 0, L_0x13ced1280;  1 drivers
v0x13cec3260_0 .net *"_ivl_26", 0 0, L_0x13ceca4a0;  1 drivers
v0x13cec3300_0 .net *"_ivl_261", 15 0, L_0x13ced1720;  1 drivers
v0x13cec47f0_0 .net *"_ivl_262", 17 0, L_0x13ced0fb0;  1 drivers
L_0x130040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cec48a0_0 .net *"_ivl_265", 1 0, L_0x130040c28;  1 drivers
v0x13cec4950_0 .net *"_ivl_268", 15 0, L_0x13ced19d0;  1 drivers
L_0x130040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cec4a00_0 .net *"_ivl_270", 1 0, L_0x130040c70;  1 drivers
v0x13cec4ab0_0 .net *"_ivl_273", 0 0, L_0x13ced1900;  1 drivers
L_0x130040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x13cec4b60_0 .net/2u *"_ivl_274", 13 0, L_0x130040cb8;  1 drivers
L_0x130040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec4c10_0 .net/2u *"_ivl_276", 13 0, L_0x130040d00;  1 drivers
v0x13cec4cc0_0 .net *"_ivl_278", 13 0, L_0x13ced1a70;  1 drivers
v0x13cec4d70_0 .net *"_ivl_28", 31 0, L_0x13ceca5c0;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec4e20_0 .net *"_ivl_31", 25 0, L_0x1300401c0;  1 drivers
L_0x130040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13cec4ed0_0 .net/2u *"_ivl_32", 31 0, L_0x130040208;  1 drivers
v0x13cec4f80_0 .net *"_ivl_34", 0 0, L_0x13ceca6b0;  1 drivers
v0x13cec5020_0 .net *"_ivl_4", 31 0, L_0x13cec9e60;  1 drivers
v0x13cec50d0_0 .net *"_ivl_41", 2 0, L_0x13ceca990;  1 drivers
L_0x130040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x13cec5180_0 .net/2u *"_ivl_42", 2 0, L_0x130040250;  1 drivers
v0x13cec5230_0 .net *"_ivl_47", 2 0, L_0x13cecac70;  1 drivers
L_0x130040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13cec52e0_0 .net/2u *"_ivl_48", 2 0, L_0x130040298;  1 drivers
v0x13cec5390_0 .net *"_ivl_53", 0 0, L_0x13cecae60;  1 drivers
v0x13cec5430_0 .net *"_ivl_55", 0 0, L_0x13cecad10;  1 drivers
v0x13cec54d0_0 .net *"_ivl_57", 0 0, L_0x13cecafe0;  1 drivers
v0x13cec5570_0 .net *"_ivl_59", 0 0, L_0x13cecb110;  1 drivers
v0x13cec5610_0 .net *"_ivl_61", 0 0, L_0x13cecb230;  1 drivers
v0x13cec56b0_0 .net *"_ivl_65", 2 0, L_0x13cecb3f0;  1 drivers
L_0x1300402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x13cec5760_0 .net/2u *"_ivl_66", 2 0, L_0x1300402e0;  1 drivers
L_0x130040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec5810_0 .net *"_ivl_7", 25 0, L_0x130040010;  1 drivers
v0x13cec58c0_0 .net *"_ivl_70", 31 0, L_0x13cecb680;  1 drivers
L_0x130040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec5970_0 .net *"_ivl_73", 25 0, L_0x130040328;  1 drivers
L_0x130040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13cec5a20_0 .net/2u *"_ivl_74", 31 0, L_0x130040370;  1 drivers
v0x13cec5ad0_0 .net *"_ivl_76", 0 0, L_0x13cecb720;  1 drivers
v0x13cec5b70_0 .net *"_ivl_78", 31 0, L_0x13cecb8e0;  1 drivers
L_0x130040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec5c20_0 .net/2u *"_ivl_8", 31 0, L_0x130040058;  1 drivers
L_0x1300403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec5cd0_0 .net *"_ivl_81", 25 0, L_0x1300403b8;  1 drivers
L_0x130040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13cec5d80_0 .net/2u *"_ivl_82", 31 0, L_0x130040400;  1 drivers
v0x13cec5e30_0 .net *"_ivl_84", 0 0, L_0x13cecb980;  1 drivers
v0x13cec5ed0_0 .net *"_ivl_87", 0 0, L_0x13cecb840;  1 drivers
v0x13cec5f80_0 .net *"_ivl_88", 31 0, L_0x13cecbb50;  1 drivers
L_0x130040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cec6030_0 .net *"_ivl_91", 30 0, L_0x130040448;  1 drivers
L_0x130040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13cec60e0_0 .net/2u *"_ivl_92", 31 0, L_0x130040490;  1 drivers
v0x13cec6190_0 .net *"_ivl_94", 0 0, L_0x13cecbaa0;  1 drivers
v0x13cec6230_0 .net *"_ivl_97", 0 0, L_0x13cecbe70;  1 drivers
v0x13cec62d0_0 .net "active", 0 0, L_0x13ced1cb0;  alias, 1 drivers
v0x13cec6370_0 .net "alu_op1", 31 0, L_0x13cecf6a0;  1 drivers
v0x13cec6410_0 .net "alu_op2", 31 0, L_0x13cecf790;  1 drivers
v0x13cec64b0_0 .net "alui_instr", 0 0, L_0x13cecad80;  1 drivers
v0x13cec6550_0 .net "b_flag", 0 0, v0x13cebd630_0;  1 drivers
v0x13cec6600_0 .net "b_imm", 17 0, L_0x13ced17e0;  1 drivers
v0x13cec6690_0 .net "b_offset", 31 0, L_0x13ced1bd0;  1 drivers
v0x13cec6720_0 .net "clk", 0 0, v0x13cec8a30_0;  1 drivers
v0x13cec67b0_0 .net "clk_enable", 0 0, v0x13cec8b40_0;  1 drivers
v0x13cec6840_0 .var "cpu_active", 0 0;
v0x13cec68d0_0 .var "curr_addr", 31 0;
v0x13cec6960_0 .var "data_address", 31 0;
v0x13cec6a00_0 .net "data_read", 0 0, L_0x13ced12f0;  alias, 1 drivers
v0x13cec6aa0_0 .net "data_readdata", 31 0, v0x13cec8cf0_0;  1 drivers
v0x13cec6b80_0 .net "data_write", 0 0, L_0x13ced0d80;  alias, 1 drivers
v0x13cec6c20_0 .net "data_writedata", 31 0, v0x13cebf770_0;  alias, 1 drivers
v0x13cec6cc0_0 .var "delay_slot", 31 0;
v0x13cec6d60_0 .net "effective_addr", 31 0, v0x13cebd9f0_0;  1 drivers
v0x13cec6e00_0 .net "funct_code", 5 0, L_0x13cec9dc0;  1 drivers
v0x13cec6eb0_0 .net "hi_out", 31 0, v0x13cebfb30_0;  1 drivers
v0x13cec6f70_0 .net "hl_reg_enable", 0 0, L_0x13cecefb0;  1 drivers
v0x13cec7040_0 .net "instr_address", 31 0, L_0x13ced1de0;  alias, 1 drivers
v0x13cec70e0_0 .net "instr_opcode", 5 0, L_0x13cec9c60;  1 drivers
v0x13cec7180_0 .net "instr_readdata", 31 0, v0x13cec8ff0_0;  1 drivers
v0x13cec7250_0 .net "j_imm", 0 0, L_0x13cecca30;  1 drivers
v0x13cec72f0_0 .net "j_reg", 0 0, L_0x13cecd400;  1 drivers
v0x13cec7390_0 .net "link_const", 0 0, L_0x13cecbf60;  1 drivers
v0x13cec7430_0 .net "link_reg", 0 0, L_0x13cecc4d0;  1 drivers
v0x13cec74d0_0 .net "lo_out", 31 0, v0x13cec0260_0;  1 drivers
v0x13cec7570_0 .net "load_data", 31 0, v0x13cebeae0_0;  1 drivers
v0x13cec7620_0 .net "load_instr", 0 0, L_0x13cecab90;  1 drivers
v0x13cec76b0_0 .net "lw", 0 0, L_0x13ceca0b0;  1 drivers
v0x13cec7750_0 .net "mfhi", 0 0, L_0x13cecd820;  1 drivers
v0x13cec77f0_0 .net "mflo", 0 0, L_0x13cecdb40;  1 drivers
v0x13cec7890_0 .net "movefrom", 0 0, L_0x13ceca7f0;  1 drivers
v0x13cec7930_0 .net "muldiv", 0 0, L_0x13cecd4f0;  1 drivers
v0x13cec79d0_0 .var "next_delay_slot", 31 0;
v0x13cec7a80_0 .net "partial_store", 0 0, L_0x13ced09f0;  1 drivers
v0x13cec7b20_0 .net "r_format", 0 0, L_0x13cec9f90;  1 drivers
v0x13cec7bc0_0 .net "reg_a_read_data", 31 0, L_0x13cecf290;  1 drivers
v0x13cec7c80_0 .net "reg_a_read_index", 4 0, L_0x13cece120;  1 drivers
v0x13cec7d30_0 .net "reg_b_read_data", 31 0, L_0x13cecf540;  1 drivers
v0x13cec7dc0_0 .net "reg_b_read_index", 4 0, L_0x13cecdd60;  1 drivers
v0x13cec7e80_0 .net "reg_dst", 0 0, L_0x13ceca8e0;  1 drivers
v0x13cec7f10_0 .net "reg_write", 0 0, L_0x13cecb2e0;  1 drivers
v0x13cec7fb0_0 .net "reg_write_data", 31 0, L_0x13cecef10;  1 drivers
v0x13cec8070_0 .net "reg_write_enable", 0 0, L_0x13cece7b0;  1 drivers
v0x13cec8120_0 .net "reg_write_index", 4 0, L_0x13cece5e0;  1 drivers
v0x13cec81d0_0 .net "register_v0", 31 0, L_0x13cecf630;  alias, 1 drivers
v0x13cec8280_0 .net "reset", 0 0, v0x13cec9150_0;  1 drivers
v0x13cec8310_0 .net "result", 31 0, v0x13cebde40_0;  1 drivers
v0x13cec83c0_0 .net "result_hi", 31 0, v0x13cebd7e0_0;  1 drivers
v0x13cec8490_0 .net "result_lo", 31 0, v0x13cebd940_0;  1 drivers
v0x13cec8560_0 .net "sb", 0 0, L_0x13ced0e30;  1 drivers
v0x13cec85f0_0 .net "sh", 0 0, L_0x13ced0ed0;  1 drivers
v0x13cec8680_0 .var "state", 0 0;
v0x13cec8720_0 .net "store_instr", 0 0, L_0x13cecb4b0;  1 drivers
v0x13cec87c0_0 .net "sw", 0 0, L_0x13ceca220;  1 drivers
E_0x13cebc5b0/0 .event edge, v0x13cebd630_0, v0x13cec6cc0_0, v0x13cec6690_0, v0x13cec7250_0;
E_0x13cebc5b0/1 .event edge, v0x13cebd890_0, v0x13cec72f0_0, v0x13cec0f20_0;
E_0x13cebc5b0 .event/or E_0x13cebc5b0/0, E_0x13cebc5b0/1;
E_0x13cebcd70 .event edge, v0x13cebf450_0, v0x13cebd9f0_0;
L_0x13cec9c60 .part v0x13cec8ff0_0, 26, 6;
L_0x13cec9dc0 .part v0x13cec8ff0_0, 0, 6;
L_0x13cec9e60 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x130040010;
L_0x13cec9f90 .cmp/eq 32, L_0x13cec9e60, L_0x130040058;
L_0x13ceca0b0 .cmp/eq 6, L_0x13cec9c60, L_0x1300400a0;
L_0x13ceca220 .cmp/eq 6, L_0x13cec9c60, L_0x1300400e8;
L_0x13ceca300 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x130040130;
L_0x13ceca4a0 .cmp/eq 32, L_0x13ceca300, L_0x130040178;
L_0x13ceca5c0 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x1300401c0;
L_0x13ceca6b0 .cmp/eq 32, L_0x13ceca5c0, L_0x130040208;
L_0x13ceca990 .part L_0x13cec9c60, 3, 3;
L_0x13cecab90 .cmp/eq 3, L_0x13ceca990, L_0x130040250;
L_0x13cecac70 .part L_0x13cec9c60, 3, 3;
L_0x13cecad80 .cmp/eq 3, L_0x13cecac70, L_0x130040298;
L_0x13cecae60 .reduce/nor L_0x13cecd4f0;
L_0x13cecb3f0 .part L_0x13cec9c60, 3, 3;
L_0x13cecb4b0 .cmp/eq 3, L_0x13cecb3f0, L_0x1300402e0;
L_0x13cecb680 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x130040328;
L_0x13cecb720 .cmp/eq 32, L_0x13cecb680, L_0x130040370;
L_0x13cecb8e0 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x1300403b8;
L_0x13cecb980 .cmp/eq 32, L_0x13cecb8e0, L_0x130040400;
L_0x13cecb840 .part v0x13cec8ff0_0, 20, 1;
L_0x13cecbb50 .concat [ 1 31 0 0], L_0x13cecb840, L_0x130040448;
L_0x13cecbaa0 .cmp/eq 32, L_0x13cecbb50, L_0x130040490;
L_0x13cecc0e0 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x1300404d8;
L_0x13cecbc50 .cmp/eq 32, L_0x13cecc0e0, L_0x130040520;
L_0x13cecc2d0 .part v0x13cec8ff0_0, 0, 6;
L_0x13cecc180 .cmp/eq 6, L_0x13cecc2d0, L_0x130040568;
L_0x13cecc600 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x1300405b0;
L_0x13cecc370 .cmp/eq 32, L_0x13cecc600, L_0x1300405f8;
L_0x13cecc810 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x130040640;
L_0x13cecc6a0 .cmp/eq 32, L_0x13cecc810, L_0x130040688;
L_0x13ceccb80 .concat [ 6 26 0 0], L_0x13cec9c60, L_0x1300406d0;
L_0x13cecc8f0 .cmp/eq 32, L_0x13ceccb80, L_0x130040718;
L_0x13ceccf30 .part v0x13cec8ff0_0, 0, 6;
L_0x13cecce20 .cmp/eq 6, L_0x13ceccf30, L_0x130040760;
L_0x13cecd1f0 .part v0x13cec8ff0_0, 0, 6;
L_0x13cecd0d0 .cmp/eq 6, L_0x13cecd1f0, L_0x1300407a8;
L_0x13cecd560 .part L_0x13cec9dc0, 3, 2;
L_0x13cecd290 .cmp/eq 2, L_0x13cecd560, L_0x1300407f0;
L_0x13cecd740 .cmp/eq 6, L_0x13cec9dc0, L_0x130040838;
L_0x13cecd970 .cmp/eq 6, L_0x13cec9dc0, L_0x130040880;
L_0x13cecdc80 .cmp/eq 6, L_0x13cec9dc0, L_0x1300408c8;
L_0x13cecbd50 .cmp/eq 6, L_0x13cec9dc0, L_0x130040910;
L_0x13cece120 .part v0x13cec8ff0_0, 21, 5;
L_0x13cecdd60 .part v0x13cec8ff0_0, 16, 5;
L_0x13cece370 .part v0x13cec8ff0_0, 11, 5;
L_0x13cece200 .part v0x13cec8ff0_0, 16, 5;
L_0x13cece2a0 .functor MUXZ 5, L_0x13cece200, L_0x13cece370, L_0x13ceca8e0, C4<>;
L_0x13cece5e0 .functor MUXZ 5, L_0x13cece2a0, L_0x130040958, L_0x13cecbf60, C4<>;
L_0x13cecd8d0 .arith/sum 32, v0x13cec6cc0_0, L_0x1300409a0;
L_0x13cece410 .functor MUXZ 32, v0x13cebde40_0, v0x13cebeae0_0, L_0x13cecab90, C4<>;
L_0x13cecec80 .functor MUXZ 32, L_0x13cece410, v0x13cec0260_0, L_0x13cecdb40, C4<>;
L_0x13ceceb40 .functor MUXZ 32, L_0x13cecec80, v0x13cebfb30_0, L_0x13cecd820, C4<>;
L_0x13cecef10 .functor MUXZ 32, L_0x13ceceb40, L_0x13cecd8d0, L_0x13cece8e0, C4<>;
L_0x13ced08b0 .concat [ 1 31 0 0], v0x13cec8680_0, L_0x130040ac0;
L_0x13ced0950 .cmp/eq 32, L_0x13ced08b0, L_0x130040b08;
L_0x13ced0e30 .cmp/eq 6, L_0x13cec9c60, L_0x130040b50;
L_0x13ced0ed0 .cmp/eq 6, L_0x13cec9c60, L_0x130040b98;
L_0x13ced0ae0 .reduce/nor v0x13cec8680_0;
L_0x13ced1720 .part v0x13cec8ff0_0, 0, 16;
L_0x13ced0fb0 .concat [ 16 2 0 0], L_0x13ced1720, L_0x130040c28;
L_0x13ced19d0 .part L_0x13ced0fb0, 0, 16;
L_0x13ced17e0 .concat [ 2 16 0 0], L_0x130040c70, L_0x13ced19d0;
L_0x13ced1900 .part L_0x13ced17e0, 17, 1;
L_0x13ced1a70 .functor MUXZ 14, L_0x130040d00, L_0x130040cb8, L_0x13ced1900, C4<>;
L_0x13ced1bd0 .concat [ 18 14 0 0], L_0x13ced17e0, L_0x13ced1a70;
S_0x13cebcda0 .scope module, "cpu_alu" "alu" 5 134, 6 1 0, S_0x13cebc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x13cebd100_0 .net *"_ivl_10", 15 0, L_0x13ced0090;  1 drivers
L_0x130040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13cebd1c0_0 .net/2u *"_ivl_14", 15 0, L_0x130040a78;  1 drivers
v0x13cebd270_0 .net *"_ivl_17", 15 0, L_0x13ced01d0;  1 drivers
v0x13cebd330_0 .net *"_ivl_5", 0 0, L_0x13cecf9e0;  1 drivers
v0x13cebd3e0_0 .net *"_ivl_6", 15 0, L_0x13ceccfd0;  1 drivers
v0x13cebd4d0_0 .net *"_ivl_9", 15 0, L_0x13cecfd90;  1 drivers
v0x13cebd580_0 .net "addr_rt", 4 0, L_0x13ced0440;  1 drivers
v0x13cebd630_0 .var "b_flag", 0 0;
v0x13cebd6d0_0 .net "funct", 5 0, L_0x13cece9d0;  1 drivers
v0x13cebd7e0_0 .var "hi", 31 0;
v0x13cebd890_0 .net "instructionword", 31 0, v0x13cec8ff0_0;  alias, 1 drivers
v0x13cebd940_0 .var "lo", 31 0;
v0x13cebd9f0_0 .var "memaddroffset", 31 0;
v0x13cebdaa0_0 .var "multresult", 63 0;
v0x13cebdb50_0 .net "op1", 31 0, L_0x13cecf6a0;  alias, 1 drivers
v0x13cebdc00_0 .net "op2", 31 0, L_0x13cecf790;  alias, 1 drivers
v0x13cebdcb0_0 .net "opcode", 5 0, L_0x13cecf940;  1 drivers
v0x13cebde40_0 .var "result", 31 0;
v0x13cebded0_0 .net "shamt", 4 0, L_0x13ced03a0;  1 drivers
v0x13cebdf80_0 .net/s "sign_op1", 31 0, L_0x13cecf6a0;  alias, 1 drivers
v0x13cebe040_0 .net/s "sign_op2", 31 0, L_0x13cecf790;  alias, 1 drivers
v0x13cebe0d0_0 .net "simmediatedata", 31 0, L_0x13ced0130;  1 drivers
v0x13cebe160_0 .net "simmediatedatas", 31 0, L_0x13ced0130;  alias, 1 drivers
v0x13cebe1f0_0 .net "uimmediatedata", 31 0, L_0x13ced0270;  1 drivers
v0x13cebe280_0 .net "unsign_op1", 31 0, L_0x13cecf6a0;  alias, 1 drivers
v0x13cebe350_0 .net "unsign_op2", 31 0, L_0x13cecf790;  alias, 1 drivers
v0x13cebe430_0 .var "unsigned_result", 31 0;
E_0x13cebd070/0 .event edge, v0x13cebdcb0_0, v0x13cebdb50_0, v0x13cebe0d0_0, v0x13cebd6d0_0;
E_0x13cebd070/1 .event edge, v0x13cebdc00_0, v0x13cebded0_0, v0x13cebdaa0_0, v0x13cebd580_0;
E_0x13cebd070/2 .event edge, v0x13cebe1f0_0, v0x13cebe430_0;
E_0x13cebd070 .event/or E_0x13cebd070/0, E_0x13cebd070/1, E_0x13cebd070/2;
L_0x13cecf940 .part v0x13cec8ff0_0, 26, 6;
L_0x13cece9d0 .part v0x13cec8ff0_0, 0, 6;
L_0x13cecf9e0 .part v0x13cec8ff0_0, 15, 1;
LS_0x13ceccfd0_0_0 .concat [ 1 1 1 1], L_0x13cecf9e0, L_0x13cecf9e0, L_0x13cecf9e0, L_0x13cecf9e0;
LS_0x13ceccfd0_0_4 .concat [ 1 1 1 1], L_0x13cecf9e0, L_0x13cecf9e0, L_0x13cecf9e0, L_0x13cecf9e0;
LS_0x13ceccfd0_0_8 .concat [ 1 1 1 1], L_0x13cecf9e0, L_0x13cecf9e0, L_0x13cecf9e0, L_0x13cecf9e0;
LS_0x13ceccfd0_0_12 .concat [ 1 1 1 1], L_0x13cecf9e0, L_0x13cecf9e0, L_0x13cecf9e0, L_0x13cecf9e0;
L_0x13ceccfd0 .concat [ 4 4 4 4], LS_0x13ceccfd0_0_0, LS_0x13ceccfd0_0_4, LS_0x13ceccfd0_0_8, LS_0x13ceccfd0_0_12;
L_0x13cecfd90 .part v0x13cec8ff0_0, 0, 16;
L_0x13ced0090 .concat [ 16 0 0 0], L_0x13cecfd90;
L_0x13ced0130 .concat [ 16 16 0 0], L_0x13ced0090, L_0x13ceccfd0;
L_0x13ced01d0 .part v0x13cec8ff0_0, 0, 16;
L_0x13ced0270 .concat [ 16 16 0 0], L_0x13ced01d0, L_0x130040a78;
L_0x13ced03a0 .part v0x13cec8ff0_0, 6, 5;
L_0x13ced0440 .part v0x13cec8ff0_0, 16, 5;
S_0x13cebe580 .scope module, "cpu_load_block" "load_block" 5 147, 7 1 0, S_0x13cebc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x13cebe820_0 .net "address", 31 0, v0x13cebd9f0_0;  alias, 1 drivers
v0x13cebe8d0_0 .net "datafromMem", 31 0, v0x13cec8cf0_0;  alias, 1 drivers
v0x13cebe970_0 .net "instr_word", 31 0, v0x13cec8ff0_0;  alias, 1 drivers
v0x13cebea40_0 .net "opcode", 5 0, L_0x13ced0540;  1 drivers
v0x13cebeae0_0 .var "out_transformed", 31 0;
v0x13cebebd0_0 .net "regword", 31 0, L_0x13cecf540;  alias, 1 drivers
v0x13cebec80_0 .net "whichbyte", 1 0, L_0x13ced05e0;  1 drivers
E_0x13cebe7c0/0 .event edge, v0x13cebea40_0, v0x13cebe8d0_0, v0x13cebec80_0, v0x13cebd890_0;
E_0x13cebe7c0/1 .event edge, v0x13cebebd0_0;
E_0x13cebe7c0 .event/or E_0x13cebe7c0/0, E_0x13cebe7c0/1;
L_0x13ced0540 .part v0x13cec8ff0_0, 26, 6;
L_0x13ced05e0 .part v0x13cebd9f0_0, 0, 2;
S_0x13cebedb0 .scope module, "dut" "store_block" 5 204, 8 1 0, S_0x13cebc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x13cebf050_0 .net *"_ivl_1", 1 0, L_0x13ced14e0;  1 drivers
L_0x130040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13cebf110_0 .net *"_ivl_5", 0 0, L_0x130040be0;  1 drivers
v0x13cebf1c0_0 .net "bytenum", 2 0, L_0x13ced1190;  1 drivers
v0x13cebf280_0 .net "dataword", 31 0, v0x13cec8cf0_0;  alias, 1 drivers
v0x13cebf340_0 .net "eff_addr", 31 0, v0x13cebd9f0_0;  alias, 1 drivers
v0x13cebf450_0 .net "opcode", 5 0, L_0x13cec9c60;  alias, 1 drivers
v0x13cebf4e0_0 .net "regbyte", 7 0, L_0x13ced15c0;  1 drivers
v0x13cebf590_0 .net "reghalfword", 15 0, L_0x13ced1660;  1 drivers
v0x13cebf640_0 .net "regword", 31 0, L_0x13cecf540;  alias, 1 drivers
v0x13cebf770_0 .var "storedata", 31 0;
E_0x13cebeff0/0 .event edge, v0x13cebf450_0, v0x13cebebd0_0, v0x13cebf1c0_0, v0x13cebf4e0_0;
E_0x13cebeff0/1 .event edge, v0x13cebe8d0_0, v0x13cebf590_0;
E_0x13cebeff0 .event/or E_0x13cebeff0/0, E_0x13cebeff0/1;
L_0x13ced14e0 .part v0x13cebd9f0_0, 0, 2;
L_0x13ced1190 .concat [ 2 1 0 0], L_0x13ced14e0, L_0x130040be0;
L_0x13ced15c0 .part L_0x13cecf540, 0, 8;
L_0x13ced1660 .part L_0x13cecf540, 0, 16;
S_0x13cebf840 .scope module, "hi" "hl_reg" 5 171, 9 1 0, S_0x13cebc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13cebfa80_0 .net "clk", 0 0, v0x13cec8a30_0;  alias, 1 drivers
v0x13cebfb30_0 .var "data", 31 0;
v0x13cebfbe0_0 .net "data_in", 31 0, v0x13cebd7e0_0;  alias, 1 drivers
v0x13cebfcb0_0 .net "data_out", 31 0, v0x13cebfb30_0;  alias, 1 drivers
v0x13cebfd50_0 .net "enable", 0 0, L_0x13cecefb0;  alias, 1 drivers
v0x13cebfe30_0 .net "reset", 0 0, v0x13cec9150_0;  alias, 1 drivers
S_0x13cebff50 .scope module, "lo" "hl_reg" 5 163, 9 1 0, S_0x13cebc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13cec01d0_0 .net "clk", 0 0, v0x13cec8a30_0;  alias, 1 drivers
v0x13cec0260_0 .var "data", 31 0;
v0x13cec02f0_0 .net "data_in", 31 0, v0x13cebd940_0;  alias, 1 drivers
v0x13cec03c0_0 .net "data_out", 31 0, v0x13cec0260_0;  alias, 1 drivers
v0x13cec0460_0 .net "enable", 0 0, L_0x13cecefb0;  alias, 1 drivers
v0x13cec0530_0 .net "reset", 0 0, v0x13cec9150_0;  alias, 1 drivers
S_0x13cec0640 .scope module, "register" "regfile" 5 105, 10 1 0, S_0x13cebc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13cecf290 .functor BUFZ 32, L_0x13cecee20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13cecf540 .functor BUFZ 32, L_0x13cecf380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13cec12d0_2 .array/port v0x13cec12d0, 2;
L_0x13cecf630 .functor BUFZ 32, v0x13cec12d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13cec0970_0 .net *"_ivl_0", 31 0, L_0x13cecee20;  1 drivers
v0x13cec0a30_0 .net *"_ivl_10", 6 0, L_0x13cecf420;  1 drivers
L_0x130040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cec0ad0_0 .net *"_ivl_13", 1 0, L_0x130040a30;  1 drivers
v0x13cec0b70_0 .net *"_ivl_2", 6 0, L_0x13cecf170;  1 drivers
L_0x1300409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13cec0c20_0 .net *"_ivl_5", 1 0, L_0x1300409e8;  1 drivers
v0x13cec0d10_0 .net *"_ivl_8", 31 0, L_0x13cecf380;  1 drivers
v0x13cec0dc0_0 .net "r_clk", 0 0, v0x13cec8a30_0;  alias, 1 drivers
v0x13cec0e90_0 .net "r_clk_enable", 0 0, v0x13cec8b40_0;  alias, 1 drivers
v0x13cec0f20_0 .net "read_data1", 31 0, L_0x13cecf290;  alias, 1 drivers
v0x13cec1030_0 .net "read_data2", 31 0, L_0x13cecf540;  alias, 1 drivers
v0x13cec10c0_0 .net "read_reg1", 4 0, L_0x13cece120;  alias, 1 drivers
v0x13cec1170_0 .net "read_reg2", 4 0, L_0x13cecdd60;  alias, 1 drivers
v0x13cec1220_0 .net "register_v0", 31 0, L_0x13cecf630;  alias, 1 drivers
v0x13cec12d0 .array "registers", 0 31, 31 0;
v0x13cec1670_0 .net "reset", 0 0, v0x13cec9150_0;  alias, 1 drivers
v0x13cec1740_0 .net "write_control", 0 0, L_0x13cece7b0;  alias, 1 drivers
v0x13cec17d0_0 .net "write_data", 31 0, L_0x13cecef10;  alias, 1 drivers
v0x13cec1960_0 .net "write_reg", 4 0, L_0x13cece5e0;  alias, 1 drivers
L_0x13cecee20 .array/port v0x13cec12d0, L_0x13cecf170;
L_0x13cecf170 .concat [ 5 2 0 0], L_0x13cece120, L_0x1300409e8;
L_0x13cecf380 .array/port v0x13cec12d0, L_0x13cecf420;
L_0x13cecf420 .concat [ 5 2 0 0], L_0x13cecdd60, L_0x130040a30;
S_0x13ce91c90 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x13000b610 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cec9260_0 .net "in", 31 0, o0x13000b610;  0 drivers
v0x13cec92f0_0 .var "out", 31 0;
S_0x13cea5210 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x13000b6d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cec9380_0 .net "clk", 0 0, o0x13000b6d0;  0 drivers
o0x13000b700 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cec9410_0 .net "data_address", 31 0, o0x13000b700;  0 drivers
o0x13000b730 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cec94c0_0 .net "data_read", 0 0, o0x13000b730;  0 drivers
v0x13cec9570_0 .var "data_readdata", 31 0;
o0x13000b790 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cec9620_0 .net "data_write", 0 0, o0x13000b790;  0 drivers
o0x13000b7c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cec9700_0 .net "data_writedata", 31 0, o0x13000b7c0;  0 drivers
S_0x13ce773e0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x13000b910 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cec9840_0 .net "clk", 0 0, o0x13000b910;  0 drivers
v0x13cec98f0_0 .var "curr_addr", 31 0;
o0x13000b970 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cec99a0_0 .net "enable", 0 0, o0x13000b970;  0 drivers
o0x13000b9a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13cec9a50_0 .net "next_addr", 31 0, o0x13000b9a0;  0 drivers
o0x13000b9d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13cec9b00_0 .net "reset", 0 0, o0x13000b9d0;  0 drivers
E_0x13ceb0bf0 .event posedge, v0x13cec9840_0;
    .scope S_0x13cec0640;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13cec12d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13cec0640;
T_1 ;
    %wait E_0x13cea4990;
    %load/vec4 v0x13cec1670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13cec0e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13cec1740_0;
    %load/vec4 v0x13cec1960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13cec17d0_0;
    %load/vec4 v0x13cec1960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13cec12d0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13cebcda0;
T_2 ;
    %wait E_0x13cebd070;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %load/vec4 v0x13cebdcb0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebe0d0_0;
    %add;
    %store/vec4 v0x13cebd9f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13cebdcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x13cebd6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x13cebe040_0;
    %ix/getv 4, v0x13cebded0_0;
    %shiftl 4;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x13cebe040_0;
    %ix/getv 4, v0x13cebded0_0;
    %shiftr 4;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x13cebe040_0;
    %ix/getv 4, v0x13cebded0_0;
    %shiftr/s 4;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x13cebe040_0;
    %load/vec4 v0x13cebe280_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x13cebe040_0;
    %load/vec4 v0x13cebe280_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x13cebe040_0;
    %load/vec4 v0x13cebe280_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x13cebdf80_0;
    %pad/s 64;
    %load/vec4 v0x13cebe040_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x13cebdaa0_0, 0, 64;
    %load/vec4 v0x13cebdaa0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13cebd7e0_0, 0, 32;
    %load/vec4 v0x13cebdaa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13cebd940_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x13cebe280_0;
    %pad/u 64;
    %load/vec4 v0x13cebe350_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x13cebdaa0_0, 0, 64;
    %load/vec4 v0x13cebdaa0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13cebd7e0_0, 0, 32;
    %load/vec4 v0x13cebdaa0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13cebd940_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebe040_0;
    %mod/s;
    %store/vec4 v0x13cebd7e0_0, 0, 32;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebe040_0;
    %div/s;
    %store/vec4 v0x13cebd940_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %mod;
    %store/vec4 v0x13cebd7e0_0, 0, 32;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %div;
    %store/vec4 v0x13cebd940_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x13cebdb50_0;
    %store/vec4 v0x13cebd7e0_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x13cebdb50_0;
    %store/vec4 v0x13cebd940_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebe040_0;
    %add;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %add;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %sub;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %and;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %or;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %xor;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %or;
    %inv;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebe040_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe350_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x13cebd580_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x13cebdf80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x13cebdf80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x13cebdf80_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x13cebdf80_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebe040_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebdc00_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x13cebdf80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x13cebdf80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cebd630_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebe0d0_0;
    %add;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe0d0_0;
    %add;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x13cebdf80_0;
    %load/vec4 v0x13cebe0d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe160_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe1f0_0;
    %and;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe1f0_0;
    %or;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x13cebe280_0;
    %load/vec4 v0x13cebe1f0_0;
    %xor;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x13cebe1f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13cebe430_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x13cebe430_0;
    %store/vec4 v0x13cebde40_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13cebe580;
T_3 ;
    %wait E_0x13cebe7c0;
    %load/vec4 v0x13cebea40_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x13cebec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x13cebec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x13cebec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x13cebec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x13cebe970_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x13cebec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x13cebebd0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x13cebebd0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x13cebebd0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x13cebec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebebd0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebebd0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x13cebe8d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13cebebd0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebeae0_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13cebff50;
T_4 ;
    %wait E_0x13cea4990;
    %load/vec4 v0x13cec0530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13cec0260_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13cec0460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13cec02f0_0;
    %assign/vec4 v0x13cec0260_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13cebf840;
T_5 ;
    %wait E_0x13cea4990;
    %load/vec4 v0x13cebfe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13cebfb30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13cebfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13cebfbe0_0;
    %assign/vec4 v0x13cebfb30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13cebedb0;
T_6 ;
    %wait E_0x13cebeff0;
    %load/vec4 v0x13cebf450_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x13cebf640_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cebf770_0, 4, 8;
    %load/vec4 v0x13cebf640_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cebf770_0, 4, 8;
    %load/vec4 v0x13cebf640_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cebf770_0, 4, 8;
    %load/vec4 v0x13cebf640_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13cebf770_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13cebf450_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x13cebf1c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x13cebf4e0_0;
    %load/vec4 v0x13cebf280_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebf770_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x13cebf280_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13cebf4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebf280_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x13cebf770_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x13cebf280_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13cebf4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebf280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebf770_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x13cebf280_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13cebf4e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebf770_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x13cebf450_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x13cebf1c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x13cebf590_0;
    %load/vec4 v0x13cebf280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebf770_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x13cebf280_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13cebf590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebf770_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13cebc9e0;
T_7 ;
    %wait E_0x13cebcd70;
    %load/vec4 v0x13cec70e0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13cec6d60_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13cec6960_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13cebc9e0;
T_8 ;
    %wait E_0x13cebc5b0;
    %load/vec4 v0x13cec6550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13cec6cc0_0;
    %load/vec4 v0x13cec6690_0;
    %add;
    %store/vec4 v0x13cec79d0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13cec7250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x13cec6cc0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13cec7180_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13cec79d0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x13cec72f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x13cec7bc0_0;
    %store/vec4 v0x13cec79d0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x13cec6cc0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13cec79d0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13cebc9e0;
T_9 ;
    %wait E_0x13cea4990;
    %load/vec4 v0x13cec67b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13cec8280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13cec68d0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x13cec6cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13cec6840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cec8680_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13cec6840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x13cec8680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13cec8680_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x13cec8680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cec8680_0, 0;
    %load/vec4 v0x13cec6cc0_0;
    %assign/vec4 v0x13cec68d0_0, 0;
    %load/vec4 v0x13cec79d0_0;
    %assign/vec4 v0x13cec6cc0_0, 0;
    %load/vec4 v0x13cec68d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cec6840_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13cebc9e0;
T_10 ;
    %wait E_0x13cea4990;
    %vpi_call/w 5 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 5 272 "$display", "reset=%h, clk_enable=%h", v0x13cec8280_0, v0x13cec67b0_0 {0 0 0};
    %vpi_call/w 5 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x13cec7180_0, v0x13cec62d0_0, v0x13cec8070_0 {0 0 0};
    %vpi_call/w 5 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x13cec7c80_0, v0x13cec7dc0_0 {0 0 0};
    %vpi_call/w 5 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x13cec7bc0_0, v0x13cec7d30_0 {0 0 0};
    %vpi_call/w 5 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x13cec7fb0_0, v0x13cec8310_0, v0x13cec8120_0, v0x13cec7620_0 {0 0 0};
    %vpi_call/w 5 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x13cec7930_0, v0x13cec8490_0, v0x13cec83c0_0, v0x13cec74d0_0, v0x13cec6eb0_0 {0 0 0};
    %vpi_call/w 5 278 "$display", "b_flag=%h, b_offset=%h", v0x13cec6550_0, v0x13cec6690_0 {0 0 0};
    %vpi_call/w 5 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x13cec68d0_0, v0x13cec8680_0, v0x13cec6cc0_0, v0x13cec79d0_0, v0x13cec72f0_0 {0 0 0};
    %vpi_call/w 5 280 "$display", "instr_address=%h", v0x13cec7040_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x13cea5f80;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec8a30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13cec8a30_0;
    %inv;
    %store/vec4 v0x13cec8a30_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x13cea5f80;
T_12 ;
    %fork t_1, S_0x13ce733c0;
    %jmp t_0;
    .scope S_0x13ce733c0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec9150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13cec8b40_0, 0, 1;
    %wait E_0x13cea4990;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13cec9150_0, 0, 1;
    %wait E_0x13cea4990;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13cebc3c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13cec8cf0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x13cebc610_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x13cebc6c0_0, 0, 5;
    %load/vec4 v0x13cebc3c0_0;
    %store/vec4 v0x13cebc770_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13cebc470_0, 0, 16;
    %load/vec4 v0x13cebc610_0;
    %load/vec4 v0x13cebc6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebc770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebc470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebc520_0, 0, 32;
    %load/vec4 v0x13cebc520_0;
    %store/vec4 v0x13cec8ff0_0, 0, 32;
    %load/vec4 v0x13cec8cf0_0;
    %load/vec4 v0x13cebc3c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13cec8cf0_0, 0, 32;
    %wait E_0x13cea4990;
    %delay 2, 0;
    %load/vec4 v0x13cec8d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 4 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x13cec8c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 4 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x13cebc3c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13cebc3c0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13cebc3c0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x13cebc610_0, 0, 6;
    %load/vec4 v0x13cebc3c0_0;
    %store/vec4 v0x13cebc6c0_0, 0, 5;
    %load/vec4 v0x13cebc3c0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13cebc770_0, 0, 5;
    %load/vec4 v0x13cebc3c0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x13cebc470_0, 0, 16;
    %load/vec4 v0x13cebc610_0;
    %load/vec4 v0x13cebc6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebc770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebc470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebc520_0, 0, 32;
    %load/vec4 v0x13cebc520_0;
    %store/vec4 v0x13cec8ff0_0, 0, 32;
    %wait E_0x13cea4990;
    %delay 2, 0;
    %load/vec4 v0x13cebc3c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13cebc3c0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13cebc3c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x13cebc820_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x13cebc610_0, 0, 6;
    %load/vec4 v0x13cebc3c0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x13cebc6c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13cebc770_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13cebc470_0, 0, 16;
    %load/vec4 v0x13cebc610_0;
    %load/vec4 v0x13cebc6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebc770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13cebc470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13cebc520_0, 0, 32;
    %load/vec4 v0x13cebc520_0;
    %store/vec4 v0x13cec8ff0_0, 0, 32;
    %wait E_0x13cea4990;
    %delay 2, 0;
    %load/vec4 v0x13cebc3c0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x13cebc930_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13cebc930_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13ceb0450_0, 0, 32;
    %vpi_call/w 4 127 "$display", "%b", v0x13ceb0450_0 {0 0 0};
    %load/vec4 v0x13cebc820_0;
    %load/vec4 v0x13cebc3c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x13cebc820_0, 0, 32;
    %load/vec4 v0x13cebc820_0;
    %load/vec4 v0x13ceb0450_0;
    %and;
    %store/vec4 v0x13cebc320_0, 0, 32;
    %load/vec4 v0x13cec9080_0;
    %load/vec4 v0x13cebc320_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 4 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x13cebc320_0, v0x13cec9080_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x13cebc3c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x13cebc3c0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13cea5f80;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x13ce773e0;
T_13 ;
    %wait E_0x13ceb0bf0;
    %load/vec4 v0x13cec9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13cec98f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13cec99a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x13cec9a50_0;
    %assign/vec4 v0x13cec98f0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
