#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000276403b9560 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale 0 0;
v000002764043e620_0 .var "DATA1", 31 0;
v000002764043e760_0 .var "DATA2", 31 0;
v000002764043e9e0_0 .net "RESULT", 31 0, v000002764043ed00_0;  1 drivers
v000002764043ebc0_0 .var "SELECT", 4 0;
S_00000276403b96f0 .scope module, "uut" "alu" 2 12, 3 161 0, S_00000276403b9560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000002764043fde0_0 .net "DATA1", 31 0, v000002764043e620_0;  1 drivers
v000002764043f840_0 .net "DATA2", 31 0, v000002764043e760_0;  1 drivers
v000002764043ed00_0 .var "RESULT", 31 0;
v000002764043fb60_0 .net "Result_add", 31 0, L_000002764043ec60;  1 drivers
v000002764043fc00_0 .net "Result_and", 31 0, L_00000276403a0790;  1 drivers
v000002764043e080_0 .net "Result_div", 31 0, L_00000276404423f0;  1 drivers
v000002764043e800_0 .net "Result_mul", 31 0, L_0000027640442490;  1 drivers
v000002764043ee40_0 .net "Result_mulh", 31 0, L_0000027640442fd0;  1 drivers
v000002764043fca0_0 .net "Result_mulhsu", 31 0, L_0000027640443070;  1 drivers
v000002764043f5c0_0 .net "Result_mulhu", 31 0, L_00000276404431b0;  1 drivers
v000002764043f660_0 .net "Result_or", 31 0, L_00000276403a0cd0;  1 drivers
v000002764043fe80_0 .net "Result_rem", 31 0, L_00000276404432f0;  1 drivers
v000002764043ff20_0 .net "Result_remu", 31 0, L_0000027640441c70;  1 drivers
v000002764043e8a0_0 .net "Result_sll", 31 0, L_0000027640442a30;  1 drivers
v000002764043e1c0_0 .net "Result_slt", 31 0, L_00000276404428f0;  1 drivers
v000002764043eee0_0 .net "Result_sltu", 31 0, L_0000027640441a90;  1 drivers
v000002764043e440_0 .net "Result_srl", 31 0, L_0000027640441950;  1 drivers
v000002764043eda0_0 .net "Result_xor", 31 0, L_00000276403a11a0;  1 drivers
v000002764043e4e0_0 .net "SELECT", 4 0, v000002764043ebc0_0;  1 drivers
v000002764043e580_0 .var "ZERO", 0 0;
E_00000276403e2700/0 .event anyedge, v000002764043e4e0_0, v00000276403d5880_0, v000002764043e120_0, v000002764043e260_0;
E_00000276403e2700/1 .event anyedge, v000002764043ef80_0, v000002764043e300_0, v000002764043f480_0, v00000276403d6960_0;
E_00000276403e2700/2 .event anyedge, v00000276403d5ec0_0, v00000276403d61e0_0, v00000276403d6000_0, v00000276403d65a0_0;
E_00000276403e2700/3 .event anyedge, v00000276403d6780_0, v00000276403d6aa0_0, v000002764043e6c0_0, v000002764043f0c0_0;
E_00000276403e2700 .event/or E_00000276403e2700/0, E_00000276403e2700/1, E_00000276403e2700/2, E_00000276403e2700/3;
S_00000276403b9880 .scope module, "add0" "ADD_module" 3 178, 3 2 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v00000276403d6140_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d5c40_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v00000276403d5880_0 .net "result", 31 0, L_000002764043ec60;  alias, 1 drivers
L_000002764043ec60 .delay 32 (2,2,2) L_000002764043ec60/d;
L_000002764043ec60/d .arith/sum 32, v000002764043e620_0, v000002764043e760_0;
S_000002764035e8c0 .scope module, "and0" "AND_module" 3 187, 3 80 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
L_00000276403a0790/d .functor AND 32, v000002764043e620_0, v000002764043e760_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276403a0790 .delay 32 (2,2,2) L_00000276403a0790/d;
v00000276403d57e0_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d5b00_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v00000276403d5ec0_0 .net "result", 31 0, L_00000276403a0790;  alias, 1 drivers
S_000002764035ea50 .scope module, "div0" "DIV_module" 3 192, 3 133 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v00000276403d6c80_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d6820_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v00000276403d6aa0_0 .net "result", 31 0, L_00000276404423f0;  alias, 1 drivers
L_00000276404423f0 .delay 32 (2,2,2) L_00000276404423f0/d;
L_00000276404423f0/d .arith/div 32, v000002764043e620_0, v000002764043e760_0;
S_000002764035ebe0 .scope module, "mul0" "MUL_module" 3 188, 3 89 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v00000276403d5a60_0 .net *"_ivl_0", 63 0, L_0000027640442710;  1 drivers
L_00000276404601a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276403d5920_0 .net *"_ivl_3", 31 0, L_00000276404601a8;  1 drivers
v00000276403d6d20_0 .net *"_ivl_4", 63 0, L_0000027640441bd0;  1 drivers
L_00000276404601f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276403d5f60_0 .net *"_ivl_7", 31 0, L_00000276404601f0;  1 drivers
v00000276403d5740_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d5420_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v00000276403d5e20_0 .net "product", 63 0, L_00000276404422b0;  1 drivers
v00000276403d61e0_0 .net "result", 31 0, L_0000027640442490;  alias, 1 drivers
L_0000027640442710 .concat [ 32 32 0 0], v000002764043e620_0, L_00000276404601a8;
L_0000027640441bd0 .concat [ 32 32 0 0], v000002764043e760_0, L_00000276404601f0;
L_00000276404422b0 .delay 64 (2,2,2) L_00000276404422b0/d;
L_00000276404422b0/d .arith/mult 64, L_0000027640442710, L_0000027640441bd0;
L_0000027640442490 .part L_00000276404422b0, 0, 32;
S_00000276403a8140 .scope module, "mulh0" "MULH_module" 3 189, 3 100 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v00000276403d6dc0_0 .net/s *"_ivl_0", 63 0, L_0000027640442ad0;  1 drivers
v00000276403d56a0_0 .net/s *"_ivl_2", 63 0, L_0000027640441b30;  1 drivers
v00000276403d5060_0 .net/s "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d6280_0 .net/s "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v00000276403d6b40_0 .net "product", 63 0, L_0000027640442f30;  1 drivers
v00000276403d6000_0 .net "result", 31 0, L_0000027640442fd0;  alias, 1 drivers
L_0000027640442ad0 .extend/s 64, v000002764043e620_0;
L_0000027640441b30 .extend/s 64, v000002764043e760_0;
L_0000027640442f30 .delay 64 (2,2,2) L_0000027640442f30/d;
L_0000027640442f30/d .arith/mult 64, L_0000027640442ad0, L_0000027640441b30;
L_0000027640442fd0 .part L_0000027640442f30, 32, 32;
S_00000276403a82d0 .scope module, "mulhsu0" "MULHSU_module" 3 190, 3 111 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v00000276403d59c0_0 .net *"_ivl_0", 63 0, L_0000027640442170;  1 drivers
L_0000027640460238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276403d6be0_0 .net *"_ivl_3", 31 0, L_0000027640460238;  1 drivers
v00000276403d6460_0 .net *"_ivl_4", 63 0, L_00000276404427b0;  1 drivers
L_0000027640460280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276403d5ce0_0 .net *"_ivl_7", 31 0, L_0000027640460280;  1 drivers
v00000276403d6500_0 .net/s "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d5560_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v00000276403d63c0_0 .net "product", 63 0, L_0000027640441ef0;  1 drivers
v00000276403d65a0_0 .net "result", 31 0, L_0000027640443070;  alias, 1 drivers
L_0000027640442170 .concat [ 32 32 0 0], v000002764043e620_0, L_0000027640460238;
L_00000276404427b0 .concat [ 32 32 0 0], v000002764043e760_0, L_0000027640460280;
L_0000027640441ef0 .delay 64 (2,2,2) L_0000027640441ef0/d;
L_0000027640441ef0/d .arith/mult 64, L_0000027640442170, L_00000276404427b0;
L_0000027640443070 .part L_0000027640441ef0, 32, 32;
S_00000276403a8460 .scope module, "mulhu0" "MULHU_module" 3 191, 3 122 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v00000276403d54c0_0 .net *"_ivl_0", 63 0, L_0000027640442e90;  1 drivers
L_00000276404602c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276403d60a0_0 .net *"_ivl_3", 31 0, L_00000276404602c8;  1 drivers
v00000276403d5240_0 .net *"_ivl_4", 63 0, L_0000027640443570;  1 drivers
L_0000027640460310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276403d6640_0 .net *"_ivl_7", 31 0, L_0000027640460310;  1 drivers
v00000276403d66e0_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d6e60_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v00000276403d52e0_0 .net "product", 63 0, L_0000027640443110;  1 drivers
v00000276403d6780_0 .net "result", 31 0, L_00000276404431b0;  alias, 1 drivers
L_0000027640442e90 .concat [ 32 32 0 0], v000002764043e620_0, L_00000276404602c8;
L_0000027640443570 .concat [ 32 32 0 0], v000002764043e760_0, L_0000027640460310;
L_0000027640443110 .delay 64 (2,2,2) L_0000027640443110/d;
L_0000027640443110/d .arith/mult 64, L_0000027640442e90, L_0000027640443570;
L_00000276404431b0 .part L_0000027640443110, 32, 32;
S_000002764035cb70 .scope module, "or0" "OR_module" 3 186, 3 71 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
L_00000276403a0cd0/d .functor OR 32, v000002764043e620_0, v000002764043e760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276403a0cd0 .delay 32 (2,2,2) L_00000276403a0cd0/d;
v00000276403d4fc0_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d68c0_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v00000276403d6960_0 .net "result", 31 0, L_00000276403a0cd0;  alias, 1 drivers
S_000002764035cd00 .scope module, "rem0" "REM_module" 3 193, 3 142 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v00000276403d5100_0 .net/s "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v00000276403d5380_0 .net/s "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v000002764043e6c0_0 .net/s "result", 31 0, L_00000276404432f0;  alias, 1 drivers
L_00000276404432f0 .delay 32 (2,2,2) L_00000276404432f0/d;
L_00000276404432f0/d .arith/mod.s 32, v000002764043e620_0, v000002764043e760_0;
S_000002764035ce90 .scope module, "remu0" "REMU_module" 3 194, 3 151 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v000002764043ea80_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v000002764043f700_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v000002764043f0c0_0 .net "result", 31 0, L_0000027640441c70;  alias, 1 drivers
L_0000027640441c70 .delay 32 (2,2,2) L_0000027640441c70/d;
L_0000027640441c70/d .arith/mod 32, v000002764043e620_0, v000002764043e760_0;
S_000002764035dbe0 .scope module, "sll0" "SLL_module" 3 180, 3 19 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v000002764043f980_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v000002764043f160_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v000002764043e120_0 .net "result", 31 0, L_0000027640442a30;  alias, 1 drivers
L_0000027640442a30 .delay 32 (2,2,2) L_0000027640442a30/d;
L_0000027640442a30/d .shift/l 32, v000002764043e620_0, v000002764043e760_0;
S_000002764035dd70 .scope module, "slt0" "SLT_module" 3 181, 3 27 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v000002764043f020_0 .net *"_ivl_0", 0 0, L_0000027640442df0;  1 drivers
L_0000027640460088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002764043f200_0 .net/2s *"_ivl_2", 31 0, L_0000027640460088;  1 drivers
L_00000276404600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002764043f340_0 .net/2s *"_ivl_4", 31 0, L_00000276404600d0;  1 drivers
v000002764043f2a0_0 .net/s "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v000002764043e940_0 .net/s "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v000002764043e260_0 .net "result", 31 0, L_00000276404428f0;  alias, 1 drivers
L_0000027640442df0 .cmp/gt.s 32, v000002764043e760_0, v000002764043e620_0;
L_00000276404428f0 .functor MUXZ 32, L_00000276404600d0, L_0000027640460088, L_0000027640442df0, C4<>;
S_000002764035df00 .scope module, "sltu0" "SLTU_module" 3 182, 3 35 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v000002764043f8e0_0 .net *"_ivl_0", 0 0, L_00000276404420d0;  1 drivers
L_0000027640460118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002764043fd40_0 .net/2s *"_ivl_2", 31 0, L_0000027640460118;  1 drivers
L_0000027640460160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002764043e3a0_0 .net/2s *"_ivl_4", 31 0, L_0000027640460160;  1 drivers
v000002764043fa20_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v000002764043f3e0_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v000002764043ef80_0 .net "result", 31 0, L_0000027640441a90;  alias, 1 drivers
L_00000276404420d0 .cmp/gt 32, v000002764043e760_0, v000002764043e620_0;
L_0000027640441a90 .functor MUXZ 32, L_0000027640460160, L_0000027640460118, L_00000276404420d0, C4<>;
S_00000276403a5b10 .scope module, "srl0" "SRL_module" 3 184, 3 53 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
v000002764043eb20_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v000002764043f7a0_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v000002764043f480_0 .net "result", 31 0, L_0000027640441950;  alias, 1 drivers
L_0000027640441950 .delay 32 (2,2,2) L_0000027640441950/d;
L_0000027640441950/d .shift/r 32, v000002764043e620_0, v000002764043e760_0;
S_0000027640441520 .scope module, "xor0" "XOR_module" 3 183, 3 44 0, S_00000276403b96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_A";
    .port_info 1 /INPUT 32 "operand_B";
    .port_info 2 /OUTPUT 32 "result";
L_00000276403a11a0/d .functor XOR 32, v000002764043e620_0, v000002764043e760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276403a11a0 .delay 32 (2,2,2) L_00000276403a11a0/d;
v000002764043fac0_0 .net "operand_A", 31 0, v000002764043e620_0;  alias, 1 drivers
v000002764043f520_0 .net "operand_B", 31 0, v000002764043e760_0;  alias, 1 drivers
v000002764043e300_0 .net "result", 31 0, L_00000276403a11a0;  alias, 1 drivers
    .scope S_00000276403b96f0;
T_0 ;
    %wait E_00000276403e2700;
    %load/vec4 v000002764043e4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.0 ;
    %load/vec4 v000002764043fb60_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.1 ;
    %load/vec4 v000002764043e8a0_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.2 ;
    %load/vec4 v000002764043e1c0_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.3 ;
    %load/vec4 v000002764043eee0_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.4 ;
    %load/vec4 v000002764043eda0_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.5 ;
    %load/vec4 v000002764043e440_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.6 ;
    %load/vec4 v000002764043f660_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.7 ;
    %load/vec4 v000002764043fc00_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.8 ;
    %load/vec4 v000002764043e800_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.9 ;
    %load/vec4 v000002764043ee40_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.10 ;
    %load/vec4 v000002764043fca0_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.11 ;
    %load/vec4 v000002764043f5c0_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.12 ;
    %load/vec4 v000002764043e080_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %load/vec4 v000002764043fe80_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %load/vec4 v000002764043ff20_0;
    %store/vec4 v000002764043ed00_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v000002764043fb60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002764043e580_0, 0, 1;
T_0.17 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000276403b9560;
T_1 ;
    %vpi_call 2 18 "$dumpfile", "ALU_tb.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000276403b9560 {0 0 0};
    %vpi_call 2 22 "$monitor", "Data1: %d, Data2: %d,Result: %d Sel:%b", v000002764043e620_0, v000002764043e760_0, v000002764043e9e0_0, v000002764043ebc0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002764043e620_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002764043e760_0, 0, 32;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000002764043ebc0_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "./ALU.v";
