#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 29 01:28:22 2023
# Process ID: 2280
# Current directory: F:/ice2603lab/bigwork2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12904 F:\ice2603lab\bigwork2\bigwork1.xpr
# Log file: F:/ice2603lab/bigwork2/vivado.log
# Journal file: F:/ice2603lab/bigwork2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ice2603lab/bigwork2/bigwork1.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 01:28:48 2023...
 Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.777 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 29 01:44:40 2023] Launched synth_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/synth_1/runme.log
[Mon May 29 01:44:40 2023] Launched impl_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/Grade_Second_Second-term/lab1/lab1/alu.v] -no_script -reset -force -quiet
remove_files  F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/Grade_Second_Second-term/lab1/lab1/alu.v
export_ip_user_files -of_objects  [get_files {{F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_computer.v}}] -no_script -reset -force -quiet
remove_files  {{F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_computer.v}}
export_ip_user_files -of_objects  [get_files {{F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v}}] -no_script -reset -force -quiet
remove_files  {{F:/ice2603lab/bigwork2/bigwork1.srcs/sources_1/imports/imports/Grade_Second_Second-term/lab3/lab3/zip_lab3 sc_computer/zip_lab3 sc_computer/src/sc_cpu.v}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 29 01:49:22 2023] Launched synth_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/synth_1/runme.log
[Mon May 29 01:49:22 2023] Launched impl_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 29 01:53:03 2023] Launched synth_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/synth_1/runme.log
[Mon May 29 01:53:03 2023] Launched impl_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon May 29 02:00:09 2023] Launched synth_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/synth_1/runme.log
[Mon May 29 02:00:09 2023] Launched impl_1...
Run output will be captured here: F:/ice2603lab/bigwork2/bigwork1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.047 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/ice2603lab/bigwork2/bigwork1.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {F:/ice2603lab/bigwork2/bigwork1.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tu-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {F:/ice2603lab/bigwork2/bigwork1.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {F:/ice2603lab/bigwork2/bigwork1.runs/impl_1/sc_cpu_iotest.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 29 02:06:16 2023...
