// Seed: 2772915376
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    input tri0 id_2,
    output logic id_3,
    output wand id_4,
    output wor id_5,
    input tri0 id_6,
    output wor id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    output tri1 id_12,
    output logic id_13,
    input supply1 id_14,
    input tri0 id_15,
    input supply0 id_16,
    input tri0 id_17,
    input logic id_18,
    input tri0 id_19
    , id_22,
    output wand id_20
);
  always @(id_9 or 1'b0) begin
    id_13 <= 1;
    id_5 = !id_10;
    id_3 <= id_18;
    id_22 = #id_23 1;
    assert ((1'b0) - 1);
    if (1'b0) id_23 <= 1;
  end
  module_0(
      id_2, id_10, id_2
  );
endmodule
