============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 23 2025  01:57:58 pm
  Module:                 Top
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Instance               Module           Cell Count  Cell Area  Net Area   Total Area   Wireload  
------------------------------------------------------------------------------------------------------
Top                                                1225  75663.433   809.005    76472.438 140000 (S)  
  u_input_checker output_giver_N32_M4_C8_32         152   4293.020    58.363     4351.383   8000 (S)  
  u_input_taker   input_taker_5                     345  10338.920   188.804    10527.724  16000 (S)  
  u_output_giver  output_giver_N32_M4_C8            152   4293.020    58.363     4351.383   8000 (S)  
  u_simon         simon_newer                       541  15231.080   276.935    15508.016  16000 (S)  
    u_encrypt     encrypt                           211   5851.470   119.727     5971.197   8000 (S)  
    u_key_gen     key_gen                           236   7610.860   100.140     7711.000   8000 (S)  
  (S) = wireload was automatically selected
