

================================================================
== Vivado HLS Report for 'read_matrix'
================================================================
* Date:           Mon Jun 19 20:01:23 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu47p-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.084 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 40.000 ns | 40.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.54>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [8 x i16]* %input_0, i64 0, i64 0" [dct.c:87]   --->   Operation 6 'getelementptr' 'input_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.54ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [dct.c:87]   --->   Operation 7 'load' 'input_0_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [8 x i16]* %input_1, i64 0, i64 0" [dct.c:87]   --->   Operation 8 'getelementptr' 'input_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.54ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [dct.c:87]   --->   Operation 9 'load' 'input_1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [8 x i16]* %input_2, i64 0, i64 0" [dct.c:87]   --->   Operation 10 'getelementptr' 'input_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.54ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [dct.c:87]   --->   Operation 11 'load' 'input_2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [8 x i16]* %input_3, i64 0, i64 0" [dct.c:87]   --->   Operation 12 'getelementptr' 'input_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.54ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [dct.c:87]   --->   Operation 13 'load' 'input_3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [8 x i16]* %input_4, i64 0, i64 0" [dct.c:87]   --->   Operation 14 'getelementptr' 'input_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.54ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [dct.c:87]   --->   Operation 15 'load' 'input_4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr [8 x i16]* %input_5, i64 0, i64 0" [dct.c:87]   --->   Operation 16 'getelementptr' 'input_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.54ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [dct.c:87]   --->   Operation 17 'load' 'input_5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr [8 x i16]* %input_6, i64 0, i64 0" [dct.c:87]   --->   Operation 18 'getelementptr' 'input_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.54ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [dct.c:87]   --->   Operation 19 'load' 'input_6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr [8 x i16]* %input_7, i64 0, i64 0" [dct.c:87]   --->   Operation 20 'getelementptr' 'input_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.54ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [dct.c:87]   --->   Operation 21 'load' 'input_7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_0_addr_22 = getelementptr [8 x i16]* %input_0, i64 0, i64 1" [dct.c:87]   --->   Operation 22 'getelementptr' 'input_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.54ns)   --->   "%input_0_load_22 = load i16* %input_0_addr_22, align 2" [dct.c:87]   --->   Operation 23 'load' 'input_0_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_addr_22 = getelementptr [8 x i16]* %input_1, i64 0, i64 1" [dct.c:87]   --->   Operation 24 'getelementptr' 'input_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.54ns)   --->   "%input_1_load_22 = load i16* %input_1_addr_22, align 2" [dct.c:87]   --->   Operation 25 'load' 'input_1_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_2_addr_22 = getelementptr [8 x i16]* %input_2, i64 0, i64 1" [dct.c:87]   --->   Operation 26 'getelementptr' 'input_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.54ns)   --->   "%input_2_load_22 = load i16* %input_2_addr_22, align 2" [dct.c:87]   --->   Operation 27 'load' 'input_2_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_3_addr_22 = getelementptr [8 x i16]* %input_3, i64 0, i64 1" [dct.c:87]   --->   Operation 28 'getelementptr' 'input_3_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.54ns)   --->   "%input_3_load_22 = load i16* %input_3_addr_22, align 2" [dct.c:87]   --->   Operation 29 'load' 'input_3_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_4_addr_22 = getelementptr [8 x i16]* %input_4, i64 0, i64 1" [dct.c:87]   --->   Operation 30 'getelementptr' 'input_4_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.54ns)   --->   "%input_4_load_22 = load i16* %input_4_addr_22, align 2" [dct.c:87]   --->   Operation 31 'load' 'input_4_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_5_addr_22 = getelementptr [8 x i16]* %input_5, i64 0, i64 1" [dct.c:87]   --->   Operation 32 'getelementptr' 'input_5_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.54ns)   --->   "%input_5_load_22 = load i16* %input_5_addr_22, align 2" [dct.c:87]   --->   Operation 33 'load' 'input_5_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_6_addr_22 = getelementptr [8 x i16]* %input_6, i64 0, i64 1" [dct.c:87]   --->   Operation 34 'getelementptr' 'input_6_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.54ns)   --->   "%input_6_load_22 = load i16* %input_6_addr_22, align 2" [dct.c:87]   --->   Operation 35 'load' 'input_6_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_7_addr_22 = getelementptr [8 x i16]* %input_7, i64 0, i64 1" [dct.c:87]   --->   Operation 36 'getelementptr' 'input_7_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.54ns)   --->   "%input_7_load_22 = load i16* %input_7_addr_22, align 2" [dct.c:87]   --->   Operation 37 'load' 'input_7_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 38 [1/2] (0.54ns)   --->   "%input_0_load = load i16* %input_0_addr, align 2" [dct.c:87]   --->   Operation 38 'load' 'input_0_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr [8 x i16]* %output_0, i64 0, i64 0" [dct.c:87]   --->   Operation 39 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.54ns)   --->   "store i16 %input_0_load, i16* %output_0_addr, align 2" [dct.c:87]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/2] (0.54ns)   --->   "%input_1_load = load i16* %input_1_addr, align 2" [dct.c:87]   --->   Operation 41 'load' 'input_1_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr [8 x i16]* %output_1, i64 0, i64 0" [dct.c:87]   --->   Operation 42 'getelementptr' 'output_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.54ns)   --->   "store i16 %input_1_load, i16* %output_1_addr, align 2" [dct.c:87]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/2] (0.54ns)   --->   "%input_2_load = load i16* %input_2_addr, align 2" [dct.c:87]   --->   Operation 44 'load' 'input_2_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr [8 x i16]* %output_2, i64 0, i64 0" [dct.c:87]   --->   Operation 45 'getelementptr' 'output_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.54ns)   --->   "store i16 %input_2_load, i16* %output_2_addr, align 2" [dct.c:87]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 47 [1/2] (0.54ns)   --->   "%input_3_load = load i16* %input_3_addr, align 2" [dct.c:87]   --->   Operation 47 'load' 'input_3_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr [8 x i16]* %output_3, i64 0, i64 0" [dct.c:87]   --->   Operation 48 'getelementptr' 'output_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.54ns)   --->   "store i16 %input_3_load, i16* %output_3_addr, align 2" [dct.c:87]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/2] (0.54ns)   --->   "%input_4_load = load i16* %input_4_addr, align 2" [dct.c:87]   --->   Operation 50 'load' 'input_4_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr [8 x i16]* %output_4, i64 0, i64 0" [dct.c:87]   --->   Operation 51 'getelementptr' 'output_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.54ns)   --->   "store i16 %input_4_load, i16* %output_4_addr, align 2" [dct.c:87]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/2] (0.54ns)   --->   "%input_5_load = load i16* %input_5_addr, align 2" [dct.c:87]   --->   Operation 53 'load' 'input_5_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr [8 x i16]* %output_5, i64 0, i64 0" [dct.c:87]   --->   Operation 54 'getelementptr' 'output_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.54ns)   --->   "store i16 %input_5_load, i16* %output_5_addr, align 2" [dct.c:87]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/2] (0.54ns)   --->   "%input_6_load = load i16* %input_6_addr, align 2" [dct.c:87]   --->   Operation 56 'load' 'input_6_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr [8 x i16]* %output_6, i64 0, i64 0" [dct.c:87]   --->   Operation 57 'getelementptr' 'output_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.54ns)   --->   "store i16 %input_6_load, i16* %output_6_addr, align 2" [dct.c:87]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 59 [1/2] (0.54ns)   --->   "%input_7_load = load i16* %input_7_addr, align 2" [dct.c:87]   --->   Operation 59 'load' 'input_7_load' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr [8 x i16]* %output_7, i64 0, i64 0" [dct.c:87]   --->   Operation 60 'getelementptr' 'output_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.54ns)   --->   "store i16 %input_7_load, i16* %output_7_addr, align 2" [dct.c:87]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/2] (0.54ns)   --->   "%input_0_load_22 = load i16* %input_0_addr_22, align 2" [dct.c:87]   --->   Operation 62 'load' 'input_0_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_0_addr_15 = getelementptr [8 x i16]* %output_0, i64 0, i64 1" [dct.c:87]   --->   Operation 63 'getelementptr' 'output_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.54ns)   --->   "store i16 %input_0_load_22, i16* %output_0_addr_15, align 2" [dct.c:87]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/2] (0.54ns)   --->   "%input_1_load_22 = load i16* %input_1_addr_22, align 2" [dct.c:87]   --->   Operation 65 'load' 'input_1_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%output_1_addr_15 = getelementptr [8 x i16]* %output_1, i64 0, i64 1" [dct.c:87]   --->   Operation 66 'getelementptr' 'output_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.54ns)   --->   "store i16 %input_1_load_22, i16* %output_1_addr_15, align 2" [dct.c:87]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 68 [1/2] (0.54ns)   --->   "%input_2_load_22 = load i16* %input_2_addr_22, align 2" [dct.c:87]   --->   Operation 68 'load' 'input_2_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%output_2_addr_15 = getelementptr [8 x i16]* %output_2, i64 0, i64 1" [dct.c:87]   --->   Operation 69 'getelementptr' 'output_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.54ns)   --->   "store i16 %input_2_load_22, i16* %output_2_addr_15, align 2" [dct.c:87]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/2] (0.54ns)   --->   "%input_3_load_22 = load i16* %input_3_addr_22, align 2" [dct.c:87]   --->   Operation 71 'load' 'input_3_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%output_3_addr_15 = getelementptr [8 x i16]* %output_3, i64 0, i64 1" [dct.c:87]   --->   Operation 72 'getelementptr' 'output_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.54ns)   --->   "store i16 %input_3_load_22, i16* %output_3_addr_15, align 2" [dct.c:87]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 74 [1/2] (0.54ns)   --->   "%input_4_load_22 = load i16* %input_4_addr_22, align 2" [dct.c:87]   --->   Operation 74 'load' 'input_4_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%output_4_addr_15 = getelementptr [8 x i16]* %output_4, i64 0, i64 1" [dct.c:87]   --->   Operation 75 'getelementptr' 'output_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.54ns)   --->   "store i16 %input_4_load_22, i16* %output_4_addr_15, align 2" [dct.c:87]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 77 [1/2] (0.54ns)   --->   "%input_5_load_22 = load i16* %input_5_addr_22, align 2" [dct.c:87]   --->   Operation 77 'load' 'input_5_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%output_5_addr_15 = getelementptr [8 x i16]* %output_5, i64 0, i64 1" [dct.c:87]   --->   Operation 78 'getelementptr' 'output_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "store i16 %input_5_load_22, i16* %output_5_addr_15, align 2" [dct.c:87]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 80 [1/2] (0.54ns)   --->   "%input_6_load_22 = load i16* %input_6_addr_22, align 2" [dct.c:87]   --->   Operation 80 'load' 'input_6_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%output_6_addr_15 = getelementptr [8 x i16]* %output_6, i64 0, i64 1" [dct.c:87]   --->   Operation 81 'getelementptr' 'output_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.54ns)   --->   "store i16 %input_6_load_22, i16* %output_6_addr_15, align 2" [dct.c:87]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 83 [1/2] (0.54ns)   --->   "%input_7_load_22 = load i16* %input_7_addr_22, align 2" [dct.c:87]   --->   Operation 83 'load' 'input_7_load_22' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%output_7_addr_15 = getelementptr [8 x i16]* %output_7, i64 0, i64 1" [dct.c:87]   --->   Operation 84 'getelementptr' 'output_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.54ns)   --->   "store i16 %input_7_load_22, i16* %output_7_addr_15, align 2" [dct.c:87]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%input_0_addr_23 = getelementptr [8 x i16]* %input_0, i64 0, i64 2" [dct.c:87]   --->   Operation 86 'getelementptr' 'input_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (0.54ns)   --->   "%input_0_load_23 = load i16* %input_0_addr_23, align 2" [dct.c:87]   --->   Operation 87 'load' 'input_0_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%input_1_addr_23 = getelementptr [8 x i16]* %input_1, i64 0, i64 2" [dct.c:87]   --->   Operation 88 'getelementptr' 'input_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.54ns)   --->   "%input_1_load_23 = load i16* %input_1_addr_23, align 2" [dct.c:87]   --->   Operation 89 'load' 'input_1_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%input_2_addr_23 = getelementptr [8 x i16]* %input_2, i64 0, i64 2" [dct.c:87]   --->   Operation 90 'getelementptr' 'input_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [2/2] (0.54ns)   --->   "%input_2_load_23 = load i16* %input_2_addr_23, align 2" [dct.c:87]   --->   Operation 91 'load' 'input_2_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%input_3_addr_23 = getelementptr [8 x i16]* %input_3, i64 0, i64 2" [dct.c:87]   --->   Operation 92 'getelementptr' 'input_3_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (0.54ns)   --->   "%input_3_load_23 = load i16* %input_3_addr_23, align 2" [dct.c:87]   --->   Operation 93 'load' 'input_3_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%input_4_addr_23 = getelementptr [8 x i16]* %input_4, i64 0, i64 2" [dct.c:87]   --->   Operation 94 'getelementptr' 'input_4_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (0.54ns)   --->   "%input_4_load_23 = load i16* %input_4_addr_23, align 2" [dct.c:87]   --->   Operation 95 'load' 'input_4_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%input_5_addr_23 = getelementptr [8 x i16]* %input_5, i64 0, i64 2" [dct.c:87]   --->   Operation 96 'getelementptr' 'input_5_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (0.54ns)   --->   "%input_5_load_23 = load i16* %input_5_addr_23, align 2" [dct.c:87]   --->   Operation 97 'load' 'input_5_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%input_6_addr_23 = getelementptr [8 x i16]* %input_6, i64 0, i64 2" [dct.c:87]   --->   Operation 98 'getelementptr' 'input_6_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (0.54ns)   --->   "%input_6_load_23 = load i16* %input_6_addr_23, align 2" [dct.c:87]   --->   Operation 99 'load' 'input_6_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%input_7_addr_23 = getelementptr [8 x i16]* %input_7, i64 0, i64 2" [dct.c:87]   --->   Operation 100 'getelementptr' 'input_7_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (0.54ns)   --->   "%input_7_load_23 = load i16* %input_7_addr_23, align 2" [dct.c:87]   --->   Operation 101 'load' 'input_7_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%input_0_addr_24 = getelementptr [8 x i16]* %input_0, i64 0, i64 3" [dct.c:87]   --->   Operation 102 'getelementptr' 'input_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (0.54ns)   --->   "%input_0_load_24 = load i16* %input_0_addr_24, align 2" [dct.c:87]   --->   Operation 103 'load' 'input_0_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%input_1_addr_24 = getelementptr [8 x i16]* %input_1, i64 0, i64 3" [dct.c:87]   --->   Operation 104 'getelementptr' 'input_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (0.54ns)   --->   "%input_1_load_24 = load i16* %input_1_addr_24, align 2" [dct.c:87]   --->   Operation 105 'load' 'input_1_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%input_2_addr_24 = getelementptr [8 x i16]* %input_2, i64 0, i64 3" [dct.c:87]   --->   Operation 106 'getelementptr' 'input_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (0.54ns)   --->   "%input_2_load_24 = load i16* %input_2_addr_24, align 2" [dct.c:87]   --->   Operation 107 'load' 'input_2_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%input_3_addr_24 = getelementptr [8 x i16]* %input_3, i64 0, i64 3" [dct.c:87]   --->   Operation 108 'getelementptr' 'input_3_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (0.54ns)   --->   "%input_3_load_24 = load i16* %input_3_addr_24, align 2" [dct.c:87]   --->   Operation 109 'load' 'input_3_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%input_4_addr_24 = getelementptr [8 x i16]* %input_4, i64 0, i64 3" [dct.c:87]   --->   Operation 110 'getelementptr' 'input_4_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (0.54ns)   --->   "%input_4_load_24 = load i16* %input_4_addr_24, align 2" [dct.c:87]   --->   Operation 111 'load' 'input_4_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%input_5_addr_24 = getelementptr [8 x i16]* %input_5, i64 0, i64 3" [dct.c:87]   --->   Operation 112 'getelementptr' 'input_5_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (0.54ns)   --->   "%input_5_load_24 = load i16* %input_5_addr_24, align 2" [dct.c:87]   --->   Operation 113 'load' 'input_5_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%input_6_addr_24 = getelementptr [8 x i16]* %input_6, i64 0, i64 3" [dct.c:87]   --->   Operation 114 'getelementptr' 'input_6_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (0.54ns)   --->   "%input_6_load_24 = load i16* %input_6_addr_24, align 2" [dct.c:87]   --->   Operation 115 'load' 'input_6_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%input_7_addr_24 = getelementptr [8 x i16]* %input_7, i64 0, i64 3" [dct.c:87]   --->   Operation 116 'getelementptr' 'input_7_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (0.54ns)   --->   "%input_7_load_24 = load i16* %input_7_addr_24, align 2" [dct.c:87]   --->   Operation 117 'load' 'input_7_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 118 [1/2] (0.54ns)   --->   "%input_0_load_23 = load i16* %input_0_addr_23, align 2" [dct.c:87]   --->   Operation 118 'load' 'input_0_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%output_0_addr_16 = getelementptr [8 x i16]* %output_0, i64 0, i64 2" [dct.c:87]   --->   Operation 119 'getelementptr' 'output_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.54ns)   --->   "store i16 %input_0_load_23, i16* %output_0_addr_16, align 2" [dct.c:87]   --->   Operation 120 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 121 [1/2] (0.54ns)   --->   "%input_1_load_23 = load i16* %input_1_addr_23, align 2" [dct.c:87]   --->   Operation 121 'load' 'input_1_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%output_1_addr_16 = getelementptr [8 x i16]* %output_1, i64 0, i64 2" [dct.c:87]   --->   Operation 122 'getelementptr' 'output_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.54ns)   --->   "store i16 %input_1_load_23, i16* %output_1_addr_16, align 2" [dct.c:87]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 124 [1/2] (0.54ns)   --->   "%input_2_load_23 = load i16* %input_2_addr_23, align 2" [dct.c:87]   --->   Operation 124 'load' 'input_2_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%output_2_addr_16 = getelementptr [8 x i16]* %output_2, i64 0, i64 2" [dct.c:87]   --->   Operation 125 'getelementptr' 'output_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.54ns)   --->   "store i16 %input_2_load_23, i16* %output_2_addr_16, align 2" [dct.c:87]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 127 [1/2] (0.54ns)   --->   "%input_3_load_23 = load i16* %input_3_addr_23, align 2" [dct.c:87]   --->   Operation 127 'load' 'input_3_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%output_3_addr_16 = getelementptr [8 x i16]* %output_3, i64 0, i64 2" [dct.c:87]   --->   Operation 128 'getelementptr' 'output_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.54ns)   --->   "store i16 %input_3_load_23, i16* %output_3_addr_16, align 2" [dct.c:87]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 130 [1/2] (0.54ns)   --->   "%input_4_load_23 = load i16* %input_4_addr_23, align 2" [dct.c:87]   --->   Operation 130 'load' 'input_4_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%output_4_addr_16 = getelementptr [8 x i16]* %output_4, i64 0, i64 2" [dct.c:87]   --->   Operation 131 'getelementptr' 'output_4_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.54ns)   --->   "store i16 %input_4_load_23, i16* %output_4_addr_16, align 2" [dct.c:87]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 133 [1/2] (0.54ns)   --->   "%input_5_load_23 = load i16* %input_5_addr_23, align 2" [dct.c:87]   --->   Operation 133 'load' 'input_5_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%output_5_addr_16 = getelementptr [8 x i16]* %output_5, i64 0, i64 2" [dct.c:87]   --->   Operation 134 'getelementptr' 'output_5_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.54ns)   --->   "store i16 %input_5_load_23, i16* %output_5_addr_16, align 2" [dct.c:87]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 136 [1/2] (0.54ns)   --->   "%input_6_load_23 = load i16* %input_6_addr_23, align 2" [dct.c:87]   --->   Operation 136 'load' 'input_6_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%output_6_addr_16 = getelementptr [8 x i16]* %output_6, i64 0, i64 2" [dct.c:87]   --->   Operation 137 'getelementptr' 'output_6_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.54ns)   --->   "store i16 %input_6_load_23, i16* %output_6_addr_16, align 2" [dct.c:87]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 139 [1/2] (0.54ns)   --->   "%input_7_load_23 = load i16* %input_7_addr_23, align 2" [dct.c:87]   --->   Operation 139 'load' 'input_7_load_23' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%output_7_addr_16 = getelementptr [8 x i16]* %output_7, i64 0, i64 2" [dct.c:87]   --->   Operation 140 'getelementptr' 'output_7_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.54ns)   --->   "store i16 %input_7_load_23, i16* %output_7_addr_16, align 2" [dct.c:87]   --->   Operation 141 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 142 [1/2] (0.54ns)   --->   "%input_0_load_24 = load i16* %input_0_addr_24, align 2" [dct.c:87]   --->   Operation 142 'load' 'input_0_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%output_0_addr_17 = getelementptr [8 x i16]* %output_0, i64 0, i64 3" [dct.c:87]   --->   Operation 143 'getelementptr' 'output_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.54ns)   --->   "store i16 %input_0_load_24, i16* %output_0_addr_17, align 2" [dct.c:87]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 145 [1/2] (0.54ns)   --->   "%input_1_load_24 = load i16* %input_1_addr_24, align 2" [dct.c:87]   --->   Operation 145 'load' 'input_1_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%output_1_addr_17 = getelementptr [8 x i16]* %output_1, i64 0, i64 3" [dct.c:87]   --->   Operation 146 'getelementptr' 'output_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.54ns)   --->   "store i16 %input_1_load_24, i16* %output_1_addr_17, align 2" [dct.c:87]   --->   Operation 147 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 148 [1/2] (0.54ns)   --->   "%input_2_load_24 = load i16* %input_2_addr_24, align 2" [dct.c:87]   --->   Operation 148 'load' 'input_2_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%output_2_addr_17 = getelementptr [8 x i16]* %output_2, i64 0, i64 3" [dct.c:87]   --->   Operation 149 'getelementptr' 'output_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.54ns)   --->   "store i16 %input_2_load_24, i16* %output_2_addr_17, align 2" [dct.c:87]   --->   Operation 150 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 151 [1/2] (0.54ns)   --->   "%input_3_load_24 = load i16* %input_3_addr_24, align 2" [dct.c:87]   --->   Operation 151 'load' 'input_3_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%output_3_addr_17 = getelementptr [8 x i16]* %output_3, i64 0, i64 3" [dct.c:87]   --->   Operation 152 'getelementptr' 'output_3_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.54ns)   --->   "store i16 %input_3_load_24, i16* %output_3_addr_17, align 2" [dct.c:87]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 154 [1/2] (0.54ns)   --->   "%input_4_load_24 = load i16* %input_4_addr_24, align 2" [dct.c:87]   --->   Operation 154 'load' 'input_4_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%output_4_addr_17 = getelementptr [8 x i16]* %output_4, i64 0, i64 3" [dct.c:87]   --->   Operation 155 'getelementptr' 'output_4_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.54ns)   --->   "store i16 %input_4_load_24, i16* %output_4_addr_17, align 2" [dct.c:87]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 157 [1/2] (0.54ns)   --->   "%input_5_load_24 = load i16* %input_5_addr_24, align 2" [dct.c:87]   --->   Operation 157 'load' 'input_5_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%output_5_addr_17 = getelementptr [8 x i16]* %output_5, i64 0, i64 3" [dct.c:87]   --->   Operation 158 'getelementptr' 'output_5_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.54ns)   --->   "store i16 %input_5_load_24, i16* %output_5_addr_17, align 2" [dct.c:87]   --->   Operation 159 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 160 [1/2] (0.54ns)   --->   "%input_6_load_24 = load i16* %input_6_addr_24, align 2" [dct.c:87]   --->   Operation 160 'load' 'input_6_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%output_6_addr_17 = getelementptr [8 x i16]* %output_6, i64 0, i64 3" [dct.c:87]   --->   Operation 161 'getelementptr' 'output_6_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.54ns)   --->   "store i16 %input_6_load_24, i16* %output_6_addr_17, align 2" [dct.c:87]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 163 [1/2] (0.54ns)   --->   "%input_7_load_24 = load i16* %input_7_addr_24, align 2" [dct.c:87]   --->   Operation 163 'load' 'input_7_load_24' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%output_7_addr_17 = getelementptr [8 x i16]* %output_7, i64 0, i64 3" [dct.c:87]   --->   Operation 164 'getelementptr' 'output_7_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.54ns)   --->   "store i16 %input_7_load_24, i16* %output_7_addr_17, align 2" [dct.c:87]   --->   Operation 165 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%input_0_addr_25 = getelementptr [8 x i16]* %input_0, i64 0, i64 4" [dct.c:87]   --->   Operation 166 'getelementptr' 'input_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [2/2] (0.54ns)   --->   "%input_0_load_25 = load i16* %input_0_addr_25, align 2" [dct.c:87]   --->   Operation 167 'load' 'input_0_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%input_1_addr_25 = getelementptr [8 x i16]* %input_1, i64 0, i64 4" [dct.c:87]   --->   Operation 168 'getelementptr' 'input_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [2/2] (0.54ns)   --->   "%input_1_load_25 = load i16* %input_1_addr_25, align 2" [dct.c:87]   --->   Operation 169 'load' 'input_1_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%input_2_addr_25 = getelementptr [8 x i16]* %input_2, i64 0, i64 4" [dct.c:87]   --->   Operation 170 'getelementptr' 'input_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [2/2] (0.54ns)   --->   "%input_2_load_25 = load i16* %input_2_addr_25, align 2" [dct.c:87]   --->   Operation 171 'load' 'input_2_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%input_3_addr_25 = getelementptr [8 x i16]* %input_3, i64 0, i64 4" [dct.c:87]   --->   Operation 172 'getelementptr' 'input_3_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [2/2] (0.54ns)   --->   "%input_3_load_25 = load i16* %input_3_addr_25, align 2" [dct.c:87]   --->   Operation 173 'load' 'input_3_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%input_4_addr_25 = getelementptr [8 x i16]* %input_4, i64 0, i64 4" [dct.c:87]   --->   Operation 174 'getelementptr' 'input_4_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [2/2] (0.54ns)   --->   "%input_4_load_25 = load i16* %input_4_addr_25, align 2" [dct.c:87]   --->   Operation 175 'load' 'input_4_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%input_5_addr_25 = getelementptr [8 x i16]* %input_5, i64 0, i64 4" [dct.c:87]   --->   Operation 176 'getelementptr' 'input_5_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [2/2] (0.54ns)   --->   "%input_5_load_25 = load i16* %input_5_addr_25, align 2" [dct.c:87]   --->   Operation 177 'load' 'input_5_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%input_6_addr_25 = getelementptr [8 x i16]* %input_6, i64 0, i64 4" [dct.c:87]   --->   Operation 178 'getelementptr' 'input_6_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [2/2] (0.54ns)   --->   "%input_6_load_25 = load i16* %input_6_addr_25, align 2" [dct.c:87]   --->   Operation 179 'load' 'input_6_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%input_7_addr_25 = getelementptr [8 x i16]* %input_7, i64 0, i64 4" [dct.c:87]   --->   Operation 180 'getelementptr' 'input_7_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [2/2] (0.54ns)   --->   "%input_7_load_25 = load i16* %input_7_addr_25, align 2" [dct.c:87]   --->   Operation 181 'load' 'input_7_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%input_0_addr_26 = getelementptr [8 x i16]* %input_0, i64 0, i64 5" [dct.c:87]   --->   Operation 182 'getelementptr' 'input_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [2/2] (0.54ns)   --->   "%input_0_load_26 = load i16* %input_0_addr_26, align 2" [dct.c:87]   --->   Operation 183 'load' 'input_0_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%input_1_addr_26 = getelementptr [8 x i16]* %input_1, i64 0, i64 5" [dct.c:87]   --->   Operation 184 'getelementptr' 'input_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (0.54ns)   --->   "%input_1_load_26 = load i16* %input_1_addr_26, align 2" [dct.c:87]   --->   Operation 185 'load' 'input_1_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%input_2_addr_26 = getelementptr [8 x i16]* %input_2, i64 0, i64 5" [dct.c:87]   --->   Operation 186 'getelementptr' 'input_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [2/2] (0.54ns)   --->   "%input_2_load_26 = load i16* %input_2_addr_26, align 2" [dct.c:87]   --->   Operation 187 'load' 'input_2_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%input_3_addr_26 = getelementptr [8 x i16]* %input_3, i64 0, i64 5" [dct.c:87]   --->   Operation 188 'getelementptr' 'input_3_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [2/2] (0.54ns)   --->   "%input_3_load_26 = load i16* %input_3_addr_26, align 2" [dct.c:87]   --->   Operation 189 'load' 'input_3_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%input_4_addr_26 = getelementptr [8 x i16]* %input_4, i64 0, i64 5" [dct.c:87]   --->   Operation 190 'getelementptr' 'input_4_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [2/2] (0.54ns)   --->   "%input_4_load_26 = load i16* %input_4_addr_26, align 2" [dct.c:87]   --->   Operation 191 'load' 'input_4_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%input_5_addr_26 = getelementptr [8 x i16]* %input_5, i64 0, i64 5" [dct.c:87]   --->   Operation 192 'getelementptr' 'input_5_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [2/2] (0.54ns)   --->   "%input_5_load_26 = load i16* %input_5_addr_26, align 2" [dct.c:87]   --->   Operation 193 'load' 'input_5_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%input_6_addr_26 = getelementptr [8 x i16]* %input_6, i64 0, i64 5" [dct.c:87]   --->   Operation 194 'getelementptr' 'input_6_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [2/2] (0.54ns)   --->   "%input_6_load_26 = load i16* %input_6_addr_26, align 2" [dct.c:87]   --->   Operation 195 'load' 'input_6_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%input_7_addr_26 = getelementptr [8 x i16]* %input_7, i64 0, i64 5" [dct.c:87]   --->   Operation 196 'getelementptr' 'input_7_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [2/2] (0.54ns)   --->   "%input_7_load_26 = load i16* %input_7_addr_26, align 2" [dct.c:87]   --->   Operation 197 'load' 'input_7_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 198 [1/2] (0.54ns)   --->   "%input_0_load_25 = load i16* %input_0_addr_25, align 2" [dct.c:87]   --->   Operation 198 'load' 'input_0_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%output_0_addr_18 = getelementptr [8 x i16]* %output_0, i64 0, i64 4" [dct.c:87]   --->   Operation 199 'getelementptr' 'output_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.54ns)   --->   "store i16 %input_0_load_25, i16* %output_0_addr_18, align 2" [dct.c:87]   --->   Operation 200 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 201 [1/2] (0.54ns)   --->   "%input_1_load_25 = load i16* %input_1_addr_25, align 2" [dct.c:87]   --->   Operation 201 'load' 'input_1_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%output_1_addr_18 = getelementptr [8 x i16]* %output_1, i64 0, i64 4" [dct.c:87]   --->   Operation 202 'getelementptr' 'output_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.54ns)   --->   "store i16 %input_1_load_25, i16* %output_1_addr_18, align 2" [dct.c:87]   --->   Operation 203 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 204 [1/2] (0.54ns)   --->   "%input_2_load_25 = load i16* %input_2_addr_25, align 2" [dct.c:87]   --->   Operation 204 'load' 'input_2_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%output_2_addr_18 = getelementptr [8 x i16]* %output_2, i64 0, i64 4" [dct.c:87]   --->   Operation 205 'getelementptr' 'output_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.54ns)   --->   "store i16 %input_2_load_25, i16* %output_2_addr_18, align 2" [dct.c:87]   --->   Operation 206 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 207 [1/2] (0.54ns)   --->   "%input_3_load_25 = load i16* %input_3_addr_25, align 2" [dct.c:87]   --->   Operation 207 'load' 'input_3_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%output_3_addr_18 = getelementptr [8 x i16]* %output_3, i64 0, i64 4" [dct.c:87]   --->   Operation 208 'getelementptr' 'output_3_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.54ns)   --->   "store i16 %input_3_load_25, i16* %output_3_addr_18, align 2" [dct.c:87]   --->   Operation 209 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 210 [1/2] (0.54ns)   --->   "%input_4_load_25 = load i16* %input_4_addr_25, align 2" [dct.c:87]   --->   Operation 210 'load' 'input_4_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%output_4_addr_18 = getelementptr [8 x i16]* %output_4, i64 0, i64 4" [dct.c:87]   --->   Operation 211 'getelementptr' 'output_4_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.54ns)   --->   "store i16 %input_4_load_25, i16* %output_4_addr_18, align 2" [dct.c:87]   --->   Operation 212 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 213 [1/2] (0.54ns)   --->   "%input_5_load_25 = load i16* %input_5_addr_25, align 2" [dct.c:87]   --->   Operation 213 'load' 'input_5_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%output_5_addr_18 = getelementptr [8 x i16]* %output_5, i64 0, i64 4" [dct.c:87]   --->   Operation 214 'getelementptr' 'output_5_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.54ns)   --->   "store i16 %input_5_load_25, i16* %output_5_addr_18, align 2" [dct.c:87]   --->   Operation 215 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 216 [1/2] (0.54ns)   --->   "%input_6_load_25 = load i16* %input_6_addr_25, align 2" [dct.c:87]   --->   Operation 216 'load' 'input_6_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%output_6_addr_18 = getelementptr [8 x i16]* %output_6, i64 0, i64 4" [dct.c:87]   --->   Operation 217 'getelementptr' 'output_6_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.54ns)   --->   "store i16 %input_6_load_25, i16* %output_6_addr_18, align 2" [dct.c:87]   --->   Operation 218 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 219 [1/2] (0.54ns)   --->   "%input_7_load_25 = load i16* %input_7_addr_25, align 2" [dct.c:87]   --->   Operation 219 'load' 'input_7_load_25' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%output_7_addr_18 = getelementptr [8 x i16]* %output_7, i64 0, i64 4" [dct.c:87]   --->   Operation 220 'getelementptr' 'output_7_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.54ns)   --->   "store i16 %input_7_load_25, i16* %output_7_addr_18, align 2" [dct.c:87]   --->   Operation 221 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 222 [1/2] (0.54ns)   --->   "%input_0_load_26 = load i16* %input_0_addr_26, align 2" [dct.c:87]   --->   Operation 222 'load' 'input_0_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%output_0_addr_19 = getelementptr [8 x i16]* %output_0, i64 0, i64 5" [dct.c:87]   --->   Operation 223 'getelementptr' 'output_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.54ns)   --->   "store i16 %input_0_load_26, i16* %output_0_addr_19, align 2" [dct.c:87]   --->   Operation 224 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 225 [1/2] (0.54ns)   --->   "%input_1_load_26 = load i16* %input_1_addr_26, align 2" [dct.c:87]   --->   Operation 225 'load' 'input_1_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%output_1_addr_19 = getelementptr [8 x i16]* %output_1, i64 0, i64 5" [dct.c:87]   --->   Operation 226 'getelementptr' 'output_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.54ns)   --->   "store i16 %input_1_load_26, i16* %output_1_addr_19, align 2" [dct.c:87]   --->   Operation 227 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 228 [1/2] (0.54ns)   --->   "%input_2_load_26 = load i16* %input_2_addr_26, align 2" [dct.c:87]   --->   Operation 228 'load' 'input_2_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%output_2_addr_19 = getelementptr [8 x i16]* %output_2, i64 0, i64 5" [dct.c:87]   --->   Operation 229 'getelementptr' 'output_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.54ns)   --->   "store i16 %input_2_load_26, i16* %output_2_addr_19, align 2" [dct.c:87]   --->   Operation 230 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 231 [1/2] (0.54ns)   --->   "%input_3_load_26 = load i16* %input_3_addr_26, align 2" [dct.c:87]   --->   Operation 231 'load' 'input_3_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%output_3_addr_19 = getelementptr [8 x i16]* %output_3, i64 0, i64 5" [dct.c:87]   --->   Operation 232 'getelementptr' 'output_3_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.54ns)   --->   "store i16 %input_3_load_26, i16* %output_3_addr_19, align 2" [dct.c:87]   --->   Operation 233 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 234 [1/2] (0.54ns)   --->   "%input_4_load_26 = load i16* %input_4_addr_26, align 2" [dct.c:87]   --->   Operation 234 'load' 'input_4_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%output_4_addr_19 = getelementptr [8 x i16]* %output_4, i64 0, i64 5" [dct.c:87]   --->   Operation 235 'getelementptr' 'output_4_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.54ns)   --->   "store i16 %input_4_load_26, i16* %output_4_addr_19, align 2" [dct.c:87]   --->   Operation 236 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 237 [1/2] (0.54ns)   --->   "%input_5_load_26 = load i16* %input_5_addr_26, align 2" [dct.c:87]   --->   Operation 237 'load' 'input_5_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%output_5_addr_19 = getelementptr [8 x i16]* %output_5, i64 0, i64 5" [dct.c:87]   --->   Operation 238 'getelementptr' 'output_5_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.54ns)   --->   "store i16 %input_5_load_26, i16* %output_5_addr_19, align 2" [dct.c:87]   --->   Operation 239 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 240 [1/2] (0.54ns)   --->   "%input_6_load_26 = load i16* %input_6_addr_26, align 2" [dct.c:87]   --->   Operation 240 'load' 'input_6_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%output_6_addr_19 = getelementptr [8 x i16]* %output_6, i64 0, i64 5" [dct.c:87]   --->   Operation 241 'getelementptr' 'output_6_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.54ns)   --->   "store i16 %input_6_load_26, i16* %output_6_addr_19, align 2" [dct.c:87]   --->   Operation 242 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 243 [1/2] (0.54ns)   --->   "%input_7_load_26 = load i16* %input_7_addr_26, align 2" [dct.c:87]   --->   Operation 243 'load' 'input_7_load_26' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%output_7_addr_19 = getelementptr [8 x i16]* %output_7, i64 0, i64 5" [dct.c:87]   --->   Operation 244 'getelementptr' 'output_7_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.54ns)   --->   "store i16 %input_7_load_26, i16* %output_7_addr_19, align 2" [dct.c:87]   --->   Operation 245 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%input_0_addr_27 = getelementptr [8 x i16]* %input_0, i64 0, i64 6" [dct.c:87]   --->   Operation 246 'getelementptr' 'input_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [2/2] (0.54ns)   --->   "%input_0_load_27 = load i16* %input_0_addr_27, align 2" [dct.c:87]   --->   Operation 247 'load' 'input_0_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%input_1_addr_27 = getelementptr [8 x i16]* %input_1, i64 0, i64 6" [dct.c:87]   --->   Operation 248 'getelementptr' 'input_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [2/2] (0.54ns)   --->   "%input_1_load_27 = load i16* %input_1_addr_27, align 2" [dct.c:87]   --->   Operation 249 'load' 'input_1_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%input_2_addr_27 = getelementptr [8 x i16]* %input_2, i64 0, i64 6" [dct.c:87]   --->   Operation 250 'getelementptr' 'input_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [2/2] (0.54ns)   --->   "%input_2_load_27 = load i16* %input_2_addr_27, align 2" [dct.c:87]   --->   Operation 251 'load' 'input_2_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%input_3_addr_27 = getelementptr [8 x i16]* %input_3, i64 0, i64 6" [dct.c:87]   --->   Operation 252 'getelementptr' 'input_3_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (0.54ns)   --->   "%input_3_load_27 = load i16* %input_3_addr_27, align 2" [dct.c:87]   --->   Operation 253 'load' 'input_3_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%input_4_addr_27 = getelementptr [8 x i16]* %input_4, i64 0, i64 6" [dct.c:87]   --->   Operation 254 'getelementptr' 'input_4_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [2/2] (0.54ns)   --->   "%input_4_load_27 = load i16* %input_4_addr_27, align 2" [dct.c:87]   --->   Operation 255 'load' 'input_4_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%input_5_addr_27 = getelementptr [8 x i16]* %input_5, i64 0, i64 6" [dct.c:87]   --->   Operation 256 'getelementptr' 'input_5_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [2/2] (0.54ns)   --->   "%input_5_load_27 = load i16* %input_5_addr_27, align 2" [dct.c:87]   --->   Operation 257 'load' 'input_5_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%input_6_addr_27 = getelementptr [8 x i16]* %input_6, i64 0, i64 6" [dct.c:87]   --->   Operation 258 'getelementptr' 'input_6_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [2/2] (0.54ns)   --->   "%input_6_load_27 = load i16* %input_6_addr_27, align 2" [dct.c:87]   --->   Operation 259 'load' 'input_6_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%input_7_addr_27 = getelementptr [8 x i16]* %input_7, i64 0, i64 6" [dct.c:87]   --->   Operation 260 'getelementptr' 'input_7_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [2/2] (0.54ns)   --->   "%input_7_load_27 = load i16* %input_7_addr_27, align 2" [dct.c:87]   --->   Operation 261 'load' 'input_7_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%input_0_addr_28 = getelementptr [8 x i16]* %input_0, i64 0, i64 7" [dct.c:87]   --->   Operation 262 'getelementptr' 'input_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [2/2] (0.54ns)   --->   "%input_0_load_28 = load i16* %input_0_addr_28, align 2" [dct.c:87]   --->   Operation 263 'load' 'input_0_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%input_1_addr_28 = getelementptr [8 x i16]* %input_1, i64 0, i64 7" [dct.c:87]   --->   Operation 264 'getelementptr' 'input_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [2/2] (0.54ns)   --->   "%input_1_load_28 = load i16* %input_1_addr_28, align 2" [dct.c:87]   --->   Operation 265 'load' 'input_1_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%input_2_addr_28 = getelementptr [8 x i16]* %input_2, i64 0, i64 7" [dct.c:87]   --->   Operation 266 'getelementptr' 'input_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [2/2] (0.54ns)   --->   "%input_2_load_28 = load i16* %input_2_addr_28, align 2" [dct.c:87]   --->   Operation 267 'load' 'input_2_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%input_3_addr_28 = getelementptr [8 x i16]* %input_3, i64 0, i64 7" [dct.c:87]   --->   Operation 268 'getelementptr' 'input_3_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [2/2] (0.54ns)   --->   "%input_3_load_28 = load i16* %input_3_addr_28, align 2" [dct.c:87]   --->   Operation 269 'load' 'input_3_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%input_4_addr_28 = getelementptr [8 x i16]* %input_4, i64 0, i64 7" [dct.c:87]   --->   Operation 270 'getelementptr' 'input_4_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [2/2] (0.54ns)   --->   "%input_4_load_28 = load i16* %input_4_addr_28, align 2" [dct.c:87]   --->   Operation 271 'load' 'input_4_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%input_5_addr_28 = getelementptr [8 x i16]* %input_5, i64 0, i64 7" [dct.c:87]   --->   Operation 272 'getelementptr' 'input_5_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [2/2] (0.54ns)   --->   "%input_5_load_28 = load i16* %input_5_addr_28, align 2" [dct.c:87]   --->   Operation 273 'load' 'input_5_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%input_6_addr_28 = getelementptr [8 x i16]* %input_6, i64 0, i64 7" [dct.c:87]   --->   Operation 274 'getelementptr' 'input_6_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [2/2] (0.54ns)   --->   "%input_6_load_28 = load i16* %input_6_addr_28, align 2" [dct.c:87]   --->   Operation 275 'load' 'input_6_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%input_7_addr_28 = getelementptr [8 x i16]* %input_7, i64 0, i64 7" [dct.c:87]   --->   Operation 276 'getelementptr' 'input_7_addr_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [2/2] (0.54ns)   --->   "%input_7_load_28 = load i16* %input_7_addr_28, align 2" [dct.c:87]   --->   Operation 277 'load' 'input_7_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.08>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [dct.c:78]   --->   Operation 278 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/2] (0.54ns)   --->   "%input_0_load_27 = load i16* %input_0_addr_27, align 2" [dct.c:87]   --->   Operation 279 'load' 'input_0_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%output_0_addr_20 = getelementptr [8 x i16]* %output_0, i64 0, i64 6" [dct.c:87]   --->   Operation 280 'getelementptr' 'output_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.54ns)   --->   "store i16 %input_0_load_27, i16* %output_0_addr_20, align 2" [dct.c:87]   --->   Operation 281 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 282 [1/2] (0.54ns)   --->   "%input_1_load_27 = load i16* %input_1_addr_27, align 2" [dct.c:87]   --->   Operation 282 'load' 'input_1_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%output_1_addr_20 = getelementptr [8 x i16]* %output_1, i64 0, i64 6" [dct.c:87]   --->   Operation 283 'getelementptr' 'output_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.54ns)   --->   "store i16 %input_1_load_27, i16* %output_1_addr_20, align 2" [dct.c:87]   --->   Operation 284 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 285 [1/2] (0.54ns)   --->   "%input_2_load_27 = load i16* %input_2_addr_27, align 2" [dct.c:87]   --->   Operation 285 'load' 'input_2_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%output_2_addr_20 = getelementptr [8 x i16]* %output_2, i64 0, i64 6" [dct.c:87]   --->   Operation 286 'getelementptr' 'output_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.54ns)   --->   "store i16 %input_2_load_27, i16* %output_2_addr_20, align 2" [dct.c:87]   --->   Operation 287 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 288 [1/2] (0.54ns)   --->   "%input_3_load_27 = load i16* %input_3_addr_27, align 2" [dct.c:87]   --->   Operation 288 'load' 'input_3_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%output_3_addr_20 = getelementptr [8 x i16]* %output_3, i64 0, i64 6" [dct.c:87]   --->   Operation 289 'getelementptr' 'output_3_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.54ns)   --->   "store i16 %input_3_load_27, i16* %output_3_addr_20, align 2" [dct.c:87]   --->   Operation 290 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 291 [1/2] (0.54ns)   --->   "%input_4_load_27 = load i16* %input_4_addr_27, align 2" [dct.c:87]   --->   Operation 291 'load' 'input_4_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%output_4_addr_20 = getelementptr [8 x i16]* %output_4, i64 0, i64 6" [dct.c:87]   --->   Operation 292 'getelementptr' 'output_4_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.54ns)   --->   "store i16 %input_4_load_27, i16* %output_4_addr_20, align 2" [dct.c:87]   --->   Operation 293 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 294 [1/2] (0.54ns)   --->   "%input_5_load_27 = load i16* %input_5_addr_27, align 2" [dct.c:87]   --->   Operation 294 'load' 'input_5_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%output_5_addr_20 = getelementptr [8 x i16]* %output_5, i64 0, i64 6" [dct.c:87]   --->   Operation 295 'getelementptr' 'output_5_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.54ns)   --->   "store i16 %input_5_load_27, i16* %output_5_addr_20, align 2" [dct.c:87]   --->   Operation 296 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 297 [1/2] (0.54ns)   --->   "%input_6_load_27 = load i16* %input_6_addr_27, align 2" [dct.c:87]   --->   Operation 297 'load' 'input_6_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%output_6_addr_20 = getelementptr [8 x i16]* %output_6, i64 0, i64 6" [dct.c:87]   --->   Operation 298 'getelementptr' 'output_6_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.54ns)   --->   "store i16 %input_6_load_27, i16* %output_6_addr_20, align 2" [dct.c:87]   --->   Operation 299 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 300 [1/2] (0.54ns)   --->   "%input_7_load_27 = load i16* %input_7_addr_27, align 2" [dct.c:87]   --->   Operation 300 'load' 'input_7_load_27' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 301 [1/1] (0.00ns)   --->   "%output_7_addr_20 = getelementptr [8 x i16]* %output_7, i64 0, i64 6" [dct.c:87]   --->   Operation 301 'getelementptr' 'output_7_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 302 [1/1] (0.54ns)   --->   "store i16 %input_7_load_27, i16* %output_7_addr_20, align 2" [dct.c:87]   --->   Operation 302 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 303 [1/2] (0.54ns)   --->   "%input_0_load_28 = load i16* %input_0_addr_28, align 2" [dct.c:87]   --->   Operation 303 'load' 'input_0_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%output_0_addr_21 = getelementptr [8 x i16]* %output_0, i64 0, i64 7" [dct.c:87]   --->   Operation 304 'getelementptr' 'output_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.54ns)   --->   "store i16 %input_0_load_28, i16* %output_0_addr_21, align 2" [dct.c:87]   --->   Operation 305 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 306 [1/2] (0.54ns)   --->   "%input_1_load_28 = load i16* %input_1_addr_28, align 2" [dct.c:87]   --->   Operation 306 'load' 'input_1_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%output_1_addr_21 = getelementptr [8 x i16]* %output_1, i64 0, i64 7" [dct.c:87]   --->   Operation 307 'getelementptr' 'output_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.54ns)   --->   "store i16 %input_1_load_28, i16* %output_1_addr_21, align 2" [dct.c:87]   --->   Operation 308 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 309 [1/2] (0.54ns)   --->   "%input_2_load_28 = load i16* %input_2_addr_28, align 2" [dct.c:87]   --->   Operation 309 'load' 'input_2_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%output_2_addr_21 = getelementptr [8 x i16]* %output_2, i64 0, i64 7" [dct.c:87]   --->   Operation 310 'getelementptr' 'output_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.54ns)   --->   "store i16 %input_2_load_28, i16* %output_2_addr_21, align 2" [dct.c:87]   --->   Operation 311 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 312 [1/2] (0.54ns)   --->   "%input_3_load_28 = load i16* %input_3_addr_28, align 2" [dct.c:87]   --->   Operation 312 'load' 'input_3_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%output_3_addr_21 = getelementptr [8 x i16]* %output_3, i64 0, i64 7" [dct.c:87]   --->   Operation 313 'getelementptr' 'output_3_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.54ns)   --->   "store i16 %input_3_load_28, i16* %output_3_addr_21, align 2" [dct.c:87]   --->   Operation 314 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 315 [1/2] (0.54ns)   --->   "%input_4_load_28 = load i16* %input_4_addr_28, align 2" [dct.c:87]   --->   Operation 315 'load' 'input_4_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%output_4_addr_21 = getelementptr [8 x i16]* %output_4, i64 0, i64 7" [dct.c:87]   --->   Operation 316 'getelementptr' 'output_4_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.54ns)   --->   "store i16 %input_4_load_28, i16* %output_4_addr_21, align 2" [dct.c:87]   --->   Operation 317 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 318 [1/2] (0.54ns)   --->   "%input_5_load_28 = load i16* %input_5_addr_28, align 2" [dct.c:87]   --->   Operation 318 'load' 'input_5_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%output_5_addr_21 = getelementptr [8 x i16]* %output_5, i64 0, i64 7" [dct.c:87]   --->   Operation 319 'getelementptr' 'output_5_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.54ns)   --->   "store i16 %input_5_load_28, i16* %output_5_addr_21, align 2" [dct.c:87]   --->   Operation 320 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 321 [1/2] (0.54ns)   --->   "%input_6_load_28 = load i16* %input_6_addr_28, align 2" [dct.c:87]   --->   Operation 321 'load' 'input_6_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%output_6_addr_21 = getelementptr [8 x i16]* %output_6, i64 0, i64 7" [dct.c:87]   --->   Operation 322 'getelementptr' 'output_6_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.54ns)   --->   "store i16 %input_6_load_28, i16* %output_6_addr_21, align 2" [dct.c:87]   --->   Operation 323 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 324 [1/2] (0.54ns)   --->   "%input_7_load_28 = load i16* %input_7_addr_28, align 2" [dct.c:87]   --->   Operation 324 'load' 'input_7_load_28' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%output_7_addr_21 = getelementptr [8 x i16]* %output_7, i64 0, i64 7" [dct.c:87]   --->   Operation 325 'getelementptr' 'output_7_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.54ns)   --->   "store i16 %input_7_load_28, i16* %output_7_addr_21, align 2" [dct.c:87]   --->   Operation 326 'store' <Predicate = true> <Delay = 0.54> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.54> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "ret void" [dct.c:90]   --->   Operation 327 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.542ns
The critical path consists of the following:
	'getelementptr' operation ('input_0_addr', dct.c:87) [18]  (0 ns)
	'load' operation ('input_0_load', dct.c:87) on array 'input_0' [19]  (0.542 ns)

 <State 2>: 1.08ns
The critical path consists of the following:
	'load' operation ('input_0_load', dct.c:87) on array 'input_0' [19]  (0.542 ns)
	'store' operation ('store_ln87', dct.c:87) of variable 'input_0_load', dct.c:87 on array 'output_0' [21]  (0.542 ns)

 <State 3>: 1.08ns
The critical path consists of the following:
	'load' operation ('input_0_load_23', dct.c:87) on array 'input_0' [83]  (0.542 ns)
	'store' operation ('store_ln87', dct.c:87) of variable 'input_0_load_23', dct.c:87 on array 'output_0' [85]  (0.542 ns)

 <State 4>: 1.08ns
The critical path consists of the following:
	'load' operation ('input_0_load_25', dct.c:87) on array 'input_0' [147]  (0.542 ns)
	'store' operation ('store_ln87', dct.c:87) of variable 'input_0_load_25', dct.c:87 on array 'output_0' [149]  (0.542 ns)

 <State 5>: 1.08ns
The critical path consists of the following:
	'load' operation ('input_0_load_27', dct.c:87) on array 'input_0' [211]  (0.542 ns)
	'store' operation ('store_ln87', dct.c:87) of variable 'input_0_load_27', dct.c:87 on array 'output_0' [213]  (0.542 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
