// Seed: 2522065538
module module_0;
  wire id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always
    if (id_1) begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0$display
          ;
        end
      end
      deassign id_3;
      id_3 = new;
    end else id_3 = -1;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wor id_5,
    input logic id_6,
    input tri id_7,
    input wor id_8,
    input wire id_9,
    output tri0 id_10,
    output logic id_11
);
  reg id_13, id_14;
  module_0 modCall_1 ();
  assign id_11 = -1;
  always id_11 <= id_13;
endmodule
