ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Dec 30, 2020 at 00:38:14 CST
ncverilog
	MinmaxWrapper_tb.sv
	../../MinMax/MinmaxWrapper.sv
	../../MinMax/MinmaxNode.sv
	../../MinMax/PointGen.sv
	../../MinMax/Score.sv
	../../Suansha/KillWrapper.sv
	../../Suansha/KillNode.sv
	../../Suansha/Threats.sv
	+access+r
Recompiling... reason: file '/home/team04/jeter/DClab-team04/final-project/gobang/MinMax/MinmaxNode.sv' is newer than expected.
	expected: Wed Dec 30 00:28:58 2020
	actual:   Wed Dec 30 00:37:52 2020
file: ../../MinMax/MinmaxNode.sv
	module worklib.Minmax:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Minmax:sv <0x1356a387>
			streams:  27, words: 27509
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 112       8
		Registers:              4878     338
		Scalar wires:            769       -
		Vectored wires:          671       -
		Always blocks:           211      11
		Initial blocks:            3       3
		Cont. assignments:       359      43
		Pseudo assignments:      811     163
		Compilation units:         1       1
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.minmax_tb:sv
Loading snapshot worklib.minmax_tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
