INTSTYLE=ise
INFILE=/home/superuser/Workspace/Verilog/AES/AES/TestBench.ncd
OUTFILE=/home/superuser/Workspace/Verilog/AES/AES/TestBench.bit
FAMILY=Spartan3
PART=xc3s400-4pq208
WORKINGDIR=/home/superuser/Workspace/Verilog/AES/AES
LICENSE=WebPack
USER_INFO=211463222_0_0_051
