var group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d =
[
    [ "Register : ddr_T_main_Scheduler_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d" ],
    [ "Register : ddr_T_main_Scheduler_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d" ],
    [ "Register : ddr_T_main_Scheduler_DdrConf", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f" ],
    [ "Register : ddr_T_main_Scheduler_DdrTiming", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g" ],
    [ "Register : ddr_T_main_Scheduler_DdrMode", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d" ],
    [ "Register : ddr_T_main_Scheduler_ReadLatency", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y" ],
    [ "Register : ddr_T_main_Scheduler_Activate", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e" ],
    [ "Register : ddr_T_main_Scheduler_DevToDev", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v" ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_s", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d__s", [
      [ "ddr_T_main_Scheduler_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a34215bf637e84b8218ec900e076bae70", null ],
      [ "ddr_T_main_Scheduler_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#ab9b197824a92b097175edcc9f23f8676", null ],
      [ "ddr_T_main_Scheduler_DdrConf", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a985b2f7017734ec9453ce782e78a6d38", null ],
      [ "ddr_T_main_Scheduler_DdrTiming", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#acb810aaa37fb5ce45db3aab1a8db041c", null ],
      [ "ddr_T_main_Scheduler_DdrMode", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#add5e7708556292ea8913b2137f40d0a0", null ],
      [ "ddr_T_main_Scheduler_ReadLatency", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a4134b39e8c3d5f95fa67672114e2f0ca", null ],
      [ "_pad_0x18_0x37", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a48ae121716db27e3d3509c20372ff323", null ],
      [ "ddr_T_main_Scheduler_Activate", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a76cc0a6ecfab0085906de16ccc2f75ca", null ],
      [ "ddr_T_main_Scheduler_DevToDev", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#adb3955b4d99bc090a846d6ec761740f0", null ],
      [ "_pad_0x40_0x80", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a20da8853476dbc34479fd56e52ef3546", null ]
    ] ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_raw_s", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d__raw__s", [
      [ "ddr_T_main_Scheduler_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a5ccf85ff9c89c385bbf1839ade1571e3", null ],
      [ "ddr_T_main_Scheduler_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a6c201a5318f3638bfa876d2002b73911", null ],
      [ "ddr_T_main_Scheduler_DdrConf", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a45eaa46612dd5fe20bfe99d02d6da793", null ],
      [ "ddr_T_main_Scheduler_DdrTiming", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#ad5df7b49872ab1a80f54492360b805f1", null ],
      [ "ddr_T_main_Scheduler_DdrMode", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a67b6265d3ddab6ec271abfd203a93680", null ],
      [ "ddr_T_main_Scheduler_ReadLatency", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a1984d08bfdefbf9825f39bbcd3cb61e3", null ],
      [ "_pad_0x18_0x37", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#acd5949e8ca7d6d76c6bb9be9ddee3e4e", null ],
      [ "ddr_T_main_Scheduler_Activate", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a5a6c1141d2fcff38060fb7305e2703dc", null ],
      [ "ddr_T_main_Scheduler_DevToDev", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a66b021f7fe08703cc4ee668a80381662", null ],
      [ "_pad_0x40_0x80", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a7348a5a7664c565b3c8b5b660f2adfde", null ]
    ] ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_t", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#gae007a537bb59e5a7056f28d681d18302", null ],
    [ "ALT_NOC_MPU_DDR_T_SCHED_raw_t", "group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#ga3db2db8dc4b2acf4a83d846e91145cdc", null ]
];