module top_module( 
    input wire [1023:0] in,
    input wire [7:0] sel,
    output wire [3:0] out
	);
    
    assign out = in[(sel)*4 +: 4];
    
endmodule
