[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=pwm_mod
[Library]
pwm_mod=.\pwm_mod\pwm_mod.lib
[$LibMap$]
pwm_mod=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/pwm.vhd=-1
/pwm_tb.vhd=-1
[Files.Data]
.\src\pwm.vhd=VHDL Source Code
.\src\pwm_tb.vhd=VHDL Source Code
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=prueba_pwmtb|prueba1|0    
ShowHide=ShowTopLevel
Selected=
