

================================================================
== Vivado HLS Report for 'Linear_layer_ds2'
================================================================
* Date:           Thu Aug 24 04:13:54 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.362 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  28348778|  28348778| 0.283 sec | 0.283 sec |  28348778|  28348778|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |      9240|      9240|       770|          -|          -|       12|    no    |
        | + Loop 1.1          |       768|       768|         1|          -|          -|      768|    no    |
        |- l_bias_i11         |  28339536|  28339536|   2361628|          -|          -|       12|    no    |
        | + l_j_init5         |       768|       768|         1|          1|          1|      768|    yes   |
        | + l_S_k_0_k5_l_j15  |   2359309|   2359309|        15|          1|          1|  2359296|    yes   |
        | + l_j_back5         |       768|       768|         2|          1|          1|      768|    yes   |
        | + l_j16             |       774|       774|         8|          1|          1|      768|    yes   |
        +---------------------+----------+----------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    459|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    293|    -|
|Register         |        0|      -|     830|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|    1178|   1655|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U139  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U140  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      5|  348|  711|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |v205_U  |Linear_layer_qkv_v7  |        2|  0|   0|    0|   768|   32|     1|        24576|
    +--------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                     |        2|  0|   0|    0|   768|   32|     1|        24576|
    +--------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln393_fu_363_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln402_fu_460_p2       |     +    |      0|  0|  29|          22|           1|
    |add_ln405_fu_545_p2       |     +    |      0|  0|  24|          17|          17|
    |add_ln406_fu_531_p2       |     +    |      0|  0|  17|          23|          23|
    |add_ln416_fu_580_p2       |     +    |      0|  0|  21|          15|          15|
    |add_ln421_fu_610_p2       |     +    |      0|  0|  21|          15|          15|
    |i11_fu_379_p2             |     +    |      0|  0|  13|           4|           1|
    |j15_fu_494_p2             |     +    |      0|  0|  14|          10|           1|
    |j16_fu_595_p2             |     +    |      0|  0|  14|          10|           1|
    |j_back5_fu_565_p2         |     +    |      0|  0|  14|          10|           1|
    |j_init5_fu_391_p2         |     +    |      0|  0|  14|          10|           1|
    |k5_fu_466_p2              |     +    |      0|  0|  12|          12|           1|
    |v202_fu_311_p2            |     +    |      0|  0|  13|           4|           1|
    |v203_fu_353_p2            |     +    |      0|  0|  14|          10|           1|
    |sub_ln393_fu_341_p2       |     -    |      0|  0|  21|          15|          15|
    |sub_ln405_fu_430_p2       |     -    |      0|  0|  24|          17|          17|
    |sub_ln406_fu_525_p2       |     -    |      0|  0|  17|          23|          23|
    |sub_ln416_fu_448_p2       |     -    |      0|  0|  21|          15|          15|
    |icmp_ln391_fu_305_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln392_fu_347_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln396_fu_373_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln398_fu_385_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln402_fu_454_p2      |   icmp   |      0|  0|  18|          22|          22|
    |icmp_ln403_fu_472_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln413_fu_559_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln418_fu_589_p2      |   icmp   |      0|  0|  13|          10|          10|
    |select_ln405_1_fu_486_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln405_fu_478_p3    |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 459|         338|         266|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  56|         13|    1|         13|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter14       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7        |   9|          2|    1|          2|
    |ap_phi_mux_k5_0_phi_fu_251_p4  |   9|          2|   12|         24|
    |grp_fu_291_p0                  |  15|          3|   32|         96|
    |grp_fu_291_p1                  |  15|          3|   32|         96|
    |i11_0_reg_213                  |   9|          2|    4|          8|
    |indvar_flatten_reg_236         |   9|          2|   22|         44|
    |j15_0_reg_258                  |   9|          2|   10|         20|
    |j16_0_reg_280                  |   9|          2|   10|         20|
    |j_back5_0_reg_269              |   9|          2|   10|         20|
    |j_init5_0_reg_225              |   9|          2|   10|         20|
    |k5_0_reg_247                   |   9|          2|   12|         24|
    |v201_address0                  |  21|          4|   14|         56|
    |v201_d0                        |  15|          3|   32|         96|
    |v202_0_reg_191                 |   9|          2|    4|          8|
    |v203_0_reg_202                 |   9|          2|   10|         20|
    |v205_address0                  |  15|          3|   10|         30|
    |v205_address1                  |  15|          3|   10|         30|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 293|         63|  240|        636|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln416_reg_742         |  15|   0|   15|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7   |   1|   0|    1|          0|
    |i11_0_reg_213             |   4|   0|    4|          0|
    |i11_reg_645               |   4|   0|    4|          0|
    |icmp_ln402_reg_669        |   1|   0|    1|          0|
    |icmp_ln413_reg_733        |   1|   0|    1|          0|
    |icmp_ln418_reg_752        |   1|   0|    1|          0|
    |indvar_flatten_reg_236    |  22|   0|   22|          0|
    |j15_0_reg_258             |  10|   0|   10|          0|
    |j16_0_reg_280             |  10|   0|   10|          0|
    |j_back5_0_reg_269         |  10|   0|   10|          0|
    |j_init5_0_reg_225         |  10|   0|   10|          0|
    |k5_0_reg_247              |  12|   0|   12|          0|
    |reg_299                   |  32|   0|   32|          0|
    |select_ln405_1_reg_685    |  12|   0|   12|          0|
    |select_ln405_reg_678      |  10|   0|   10|          0|
    |sub_ln393_reg_628         |   7|   0|   15|          8|
    |sub_ln405_reg_658         |   7|   0|   17|         10|
    |sub_ln416_reg_663         |   7|   0|   15|          8|
    |v198_load_reg_707         |  32|   0|   32|          0|
    |v201_addr_2_reg_761       |  14|   0|   14|          0|
    |v202_0_reg_191            |   4|   0|    4|          0|
    |v202_reg_623              |   4|   0|    4|          0|
    |v203_0_reg_202            |  10|   0|   10|          0|
    |v205_addr_2_reg_717       |  10|   0|   10|          0|
    |v210_reg_712              |  32|   0|   32|          0|
    |v211_reg_723              |  32|   0|   32|          0|
    |v212_reg_728              |  32|   0|   32|          0|
    |v217_reg_772              |  32|   0|   32|          0|
    |v218_reg_777              |  32|   0|   32|          0|
    |icmp_ln402_reg_669        |  64|  32|    1|          0|
    |icmp_ln418_reg_752        |  64|  32|    1|          0|
    |select_ln405_1_reg_685    |  64|  32|   12|          0|
    |select_ln405_reg_678      |  64|  32|   10|          0|
    |v201_addr_2_reg_761       |  64|  32|   14|          0|
    |v205_addr_2_reg_717       |  64|  32|   10|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 830| 192|  520|         26|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------+-----+-----+------------+------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | Linear_layer_ds2 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | Linear_layer_ds2 | return value |
|ap_start       |  in |    1| ap_ctrl_hs | Linear_layer_ds2 | return value |
|ap_done        | out |    1| ap_ctrl_hs | Linear_layer_ds2 | return value |
|ap_idle        | out |    1| ap_ctrl_hs | Linear_layer_ds2 | return value |
|ap_ready       | out |    1| ap_ctrl_hs | Linear_layer_ds2 | return value |
|v198_address0  | out |   16|  ap_memory |       v198       |     array    |
|v198_ce0       | out |    1|  ap_memory |       v198       |     array    |
|v198_q0        |  in |   32|  ap_memory |       v198       |     array    |
|v199_address0  | out |   22|  ap_memory |       v199       |     array    |
|v199_ce0       | out |    1|  ap_memory |       v199       |     array    |
|v199_q0        |  in |   32|  ap_memory |       v199       |     array    |
|v200_address0  | out |   10|  ap_memory |       v200       |     array    |
|v200_ce0       | out |    1|  ap_memory |       v200       |     array    |
|v200_q0        |  in |   32|  ap_memory |       v200       |     array    |
|v201_address0  | out |   14|  ap_memory |       v201       |     array    |
|v201_ce0       | out |    1|  ap_memory |       v201       |     array    |
|v201_we0       | out |    1|  ap_memory |       v201       |     array    |
|v201_d0        | out |   32|  ap_memory |       v201       |     array    |
|v201_q0        |  in |   32|  ap_memory |       v201       |     array    |
|v201_address1  | out |   14|  ap_memory |       v201       |     array    |
|v201_ce1       | out |    1|  ap_memory |       v201       |     array    |
|v201_we1       | out |    1|  ap_memory |       v201       |     array    |
|v201_d1        | out |   32|  ap_memory |       v201       |     array    |
+---------------+-----+-----+------------+------------------+--------------+

