{"Source Block": ["hdl/library/prcfg/common/prcfg_top.v@111:121@HdlIdDef", "\n  wire    [31:0]                    adc_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     adc_gpio_out_s_inv[31:0];\n\n  wire    [31:0]                    dac_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     dac_gpio_out_s_inv[31:0];\n\n  genvar l_inst;\n\n  generate\n    for(l_inst = 0; l_inst < NUM_CHANNEL; l_inst = l_inst + 1) begin: tx_rx_data_path\n"], "Clone Blocks": [["hdl/library/prcfg/common/prcfg_top.v@107:117", "  output                            dma_adc_dwr;\n  output                            dma_adc_dsync;\n  output  [(DBUS_WIDTH - 1):0]      dma_adc_ddata;\n  input                             dma_adc_ovf;\n\n  wire    [31:0]                    adc_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     adc_gpio_out_s_inv[31:0];\n\n  wire    [31:0]                    dac_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     dac_gpio_out_s_inv[31:0];\n\n"], ["hdl/library/prcfg/common/prcfg_top.v@110:120", "  input                             dma_adc_ovf;\n\n  wire    [31:0]                    adc_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     adc_gpio_out_s_inv[31:0];\n\n  wire    [31:0]                    dac_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     dac_gpio_out_s_inv[31:0];\n\n  genvar l_inst;\n\n  generate\n"], ["hdl/library/prcfg/common/prcfg_top.v@108:118", "  output                            dma_adc_dsync;\n  output  [(DBUS_WIDTH - 1):0]      dma_adc_ddata;\n  input                             dma_adc_ovf;\n\n  wire    [31:0]                    adc_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     adc_gpio_out_s_inv[31:0];\n\n  wire    [31:0]                    dac_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     dac_gpio_out_s_inv[31:0];\n\n  genvar l_inst;\n"], ["hdl/library/prcfg/common/prcfg_top.v@113:123", "  wire    [(NUM_CHANNEL - 1):0]     adc_gpio_out_s_inv[31:0];\n\n  wire    [31:0]                    dac_gpio_out_s[(NUM_CHANNEL - 1):0];\n  wire    [(NUM_CHANNEL - 1):0]     dac_gpio_out_s_inv[31:0];\n\n  genvar l_inst;\n\n  generate\n    for(l_inst = 0; l_inst < NUM_CHANNEL; l_inst = l_inst + 1) begin: tx_rx_data_path\n      if(ADC_EN == ENABELED) begin\n        if(l_inst == 0) begin\n"]], "Diff Content": {"Delete": [], "Add": [[116, "  wire    [(NUM_CHANNEL - 1):0]     core_adc_enable_s;\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     core_adc_valid_s;\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     core_adc_data_s[15:0];\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     dma_adc_enable_s;\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     dma_adc_valid_s;\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     dma_adc_data_s[15:0];\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     core_dac_enable_s;\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     core_dac_valid_s;\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     core_dac_data_s[15:0];\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     dma_dac_enable_s;\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     dma_dac_valid_s;\n"], [116, "  wire    [(NUM_CHANNEL - 1):0]     dma_dac_data_s[15:0];\n"]]}}