$comment
	File created using the following command:
		vcd file RIPPLECOUNTER.msim.vcd -direction
$end
$date
	Mon Jan 29 11:37:49 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module RIPPLECOUNTER_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # q [3] $end
$var wire 1 $ q [2] $end
$var wire 1 % q [1] $end
$var wire 1 & q [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . clk~combout $end
$var wire 1 / tffo|dff0|q~0_combout $end
$var wire 1 0 reset~combout $end
$var wire 1 1 reset~clkctrl_outclk $end
$var wire 1 2 tffo|dff0|q~regout $end
$var wire 1 3 tff1|dff0|q~0_combout $end
$var wire 1 4 tff1|dff0|q~regout $end
$var wire 1 5 tff2|dff0|q~0_combout $end
$var wire 1 6 tff2|dff0|q~regout $end
$var wire 1 7 tff3|dff0|q~0_combout $end
$var wire 1 8 tff3|dff0|q~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0&
0%
0$
0#
x'
0(
1)
x*
1+
1,
1-
0.
1/
10
11
02
13
04
15
06
17
08
$end
#10000
1!
1.
0'
#20000
0"
0!
00
0.
01
1'
12
0/
1&
#30000
1!
1.
0'
#40000
0!
0.
1'
02
1/
0&
14
03
1%
#50000
1!
1.
0'
#60000
0!
0.
1'
12
0/
1&
#70000
1!
1.
0'
#80000
0!
0.
1'
02
1/
0&
04
13
0%
16
05
1$
#90000
1!
1.
0'
#100000
0!
0.
1'
12
0/
1&
#110000
1!
1.
0'
#120000
0!
0.
1'
02
1/
0&
14
03
1%
#130000
1!
1.
0'
#140000
0!
0.
1'
12
0/
1&
#150000
1!
1.
0'
#160000
0!
0.
1'
02
1/
0&
04
13
0%
06
15
0$
18
07
1#
#200000
