{
    "code": "module TopModule (\n    input logic a,        // Unsigned 1-bit input\n    input logic b,        // Unsigned 1-bit input\n    input logic sel_b1,   // Unsigned 1-bit input\n    input logic sel_b2,   // Unsigned 1-bit input\n    output logic out_assign, // Unsigned 1-bit output\n    output logic out_always   // Unsigned 1-bit output\n);\n\n    // Continuous assignment for out_assign\n    assign out_assign = (sel_b1 && sel_b2) ? b : a;\n\n    // Procedural assignment for out_always\n    always @* begin\n        if (sel_b1 && sel_b2)\n            out_always = b;\n        else\n            out_always = a;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}