# 3-input AND Gate

Designer: Subhransu Das (AND3_2X)

## Design and Simulation

**DESIGN FILES**

- [Schematic](designs/libs/core_digital/gf180mcu_osu_sc_gp9t3v3/cells/and3/gf180mcu_osu_sc_gp9t3v3__and3_2.sch)
- [Netlist](designs/libs/core_digital/gf180mcu_osu_sc_gp9t3v3/cells/and3/gf180mcu_osu_sc_gp9t3v3__and3_2.spice)
- [Testbench](designs/libs/tb_digital/tb_and3_9t/tb_gf180mcu_osu_sc_gp9t3v3__and3_2.spice)

**SCHEMATIC**

<img width="895" height="603" alt="Screenshot 2025-08-07 011719" src="https://github.com/user-attachments/assets/5dd3f712-8781-4a2f-8957-ce4fcc171935" />

**SIMULATION RESULTS**

**DELAY AND POWER CHARACTERIZATION LEVEL SHIFTER UP**

| Metric | Cl=5f | Cl=10f | Cl=50f |
|--------|-------|--------|--------|
| **trise** (10-90%)|  |  |  |
| **tfall** (90-10%) |  |  |  |
| **tdel-rise a** (50-50%) |  |  |  |
| **tdel-fall a** (50-50%) |  |  |  |
| **tdel-rise b** (50-50%) |  |  |  |
| **tdel-fall b** (50-50%) |  |  |  |
| **tdel-rise c** (50-50%) |  |  |  |
| **tdel-fall c** (50-50%) |  |  |  |
| **Ivdd**(avg) |  |  |  |

- Average current is claculated over a 10 ns period.

<img width="888" height="675" alt="Screenshot 2025-08-07 011939" src="https://github.com/user-attachments/assets/076fe68c-738c-4dc2-acfb-3bbbb1584e77" />

