# Design: Design design already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0016: Q1.vhd : (7, 1): Design unit declaration expected.
# Error: COMP96_0016: Q1.vhd : (7, 6): Design unit declaration expected.
# Error: COMP96_0078: Q1.vhd : (10, 23): Unknown identifier "array_3x3".
# Error: COMP96_0064: Q1.vhd : (10, 23): Unknown type.
# Error: COMP96_0056: Q1.vhd : (14, 1): Cannot find referenced entity declaration "convert_3x3_to_4bit".
# Compile failure 5 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0016: Q1.vhd : (7, 1): Design unit declaration expected.
# Error: COMP96_0016: Q1.vhd : (7, 6): Design unit declaration expected.
# Error: COMP96_0078: Q1.vhd : (11, 23): Unknown identifier "array_3x3".
# Error: COMP96_0064: Q1.vhd : (11, 23): Unknown type.
# Error: COMP96_0056: Q1.vhd : (15, 1): Cannot find referenced entity declaration "convert_3x3_to_4bit".
# Compile failure 5 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0016: Q1.vhd : (7, 1): Design unit declaration expected.
# Error: COMP96_0016: Q1.vhd : (7, 6): Design unit declaration expected.
# Error: COMP96_0078: Q1.vhd : (10, 23): Unknown identifier "array_3x3".
# Error: COMP96_0064: Q1.vhd : (10, 23): Unknown type.
# Error: COMP96_0056: Q1.vhd : (14, 1): Cannot find referenced entity declaration "convert_3x3_to_4bit".
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0019: Q1.vhd : (10, 5): Keyword 'end' expected.
# Error: COMP96_0015: Q1.vhd : (10, 5): ';' expected.
# Error: COMP96_0016: Q1.vhd : (10, 10): Design unit declaration expected.
# Error: COMP96_0056: Q1.vhd : (14, 1): Cannot find referenced entity declaration "convert_3x3_to_4bit".
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Error: COMP96_0078: Q1.vhd : (9, 23): Unknown identifier "array_3x3".
# Error: COMP96_0064: Q1.vhd : (9, 23): Unknown type.
# Error: COMP96_0019: Q1.vhd : (15, 5): Keyword 'end' expected.
# Error: COMP96_0016: Q1.vhd : (15, 10): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0018: Q1.vhd : (9, 23): Identifier expected.
# Error: COMP96_0015: Q1.vhd : (9, 23): ')' expected.
# Error: COMP96_0015: Q1.vhd : (9, 23): ';' expected.
# Error: COMP96_0019: Q1.vhd : (9, 29): Keyword 'end' expected.
# Error: COMP96_0015: Q1.vhd : (9, 29): ';' expected.
# Error: COMP96_0016: Q1.vhd : (9, 30): Design unit declaration expected.
# Error: COMP96_0019: Q1.vhd : (15, 5): Keyword 'end' expected.
# Error: COMP96_0016: Q1.vhd : (15, 10): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0018: Q1.vhd : (9, 23): Identifier expected.
# Error: COMP96_0015: Q1.vhd : (9, 23): ')' expected.
# Error: COMP96_0015: Q1.vhd : (9, 23): ';' expected.
# Error: COMP96_0019: Q1.vhd : (9, 29): Keyword 'end' expected.
# Error: COMP96_0015: Q1.vhd : (9, 29): ';' expected.
# Error: COMP96_0016: Q1.vhd : (9, 30): Design unit declaration expected.
# Error: COMP96_0019: Q1.vhd : (15, 5): Keyword 'end' expected.
# Error: COMP96_0016: Q1.vhd : (15, 10): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0015: Q1.vhd : (9, 52): ')' expected.
# Error: COMP96_0015: Q1.vhd : (9, 52): ';' expected.
# Error: COMP96_0019: Q1.vhd : (9, 53): Keyword 'end' expected.
# Error: COMP96_0015: Q1.vhd : (9, 53): ';' expected.
# Error: COMP96_0016: Q1.vhd : (9, 55): Design unit declaration expected.
# Error: COMP96_0019: Q1.vhd : (15, 5): Keyword 'end' expected.
# Error: COMP96_0016: Q1.vhd : (15, 10): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0015: Q1.vhd : (10, 49): ')' expected.
# Error: COMP96_0015: Q1.vhd : (10, 49): ';' expected.
# Error: COMP96_0019: Q1.vhd : (10, 50): Keyword 'end' expected.
# Error: COMP96_0015: Q1.vhd : (10, 50): ';' expected.
# Error: COMP96_0016: Q1.vhd : (10, 52): Design unit declaration expected.
# Error: COMP96_0019: Q1.vhd : (17, 5): Keyword 'end' expected.
# Error: COMP96_0016: Q1.vhd : (17, 10): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0015: Q1.vhd : (10, 31): ')' expected.
# Error: COMP96_0015: Q1.vhd : (10, 31): ';' expected.
# Error: COMP96_0019: Q1.vhd : (10, 34): Keyword 'end' expected.
# Error: COMP96_0111: Q1.vhd : (10, 34): Labels do not match.
# Error: COMP96_0015: Q1.vhd : (10, 50): ';' expected.
# Error: COMP96_0016: Q1.vhd : (10, 51): Design unit declaration expected.
# Error: COMP96_0019: Q1.vhd : (17, 5): Keyword 'end' expected.
# Error: COMP96_0016: Q1.vhd : (17, 10): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Entity "convert_3x3_to_4bit"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0018: Q1.vhd : (10, 21): Identifier expected.
# Error: COMP96_0015: Q1.vhd : (10, 21): ')' expected.
# Error: COMP96_0015: Q1.vhd : (10, 21): ';' expected.
# Error: COMP96_0019: Q1.vhd : (10, 22): Keyword 'end' expected.
# Error: COMP96_0015: Q1.vhd : (10, 22): ';' expected.
# Error: COMP96_0016: Q1.vhd : (10, 28): Design unit declaration expected.
# Error: COMP96_0019: Q1.vhd : (17, 5): Keyword 'end' expected.
# Error: COMP96_0016: Q1.vhd : (17, 10): Design unit declaration expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -reorder -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "convert_3x3_to_4bit_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_4bit"
# Error: COMP96_0056: Q1.vhd : (21, 1): Cannot find referenced entity declaration "convert_3x3_to_4bit".
# Compile failure 1 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "convert_3x3_to_4bit_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "convert_3x3_to_4bit_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# Error: COMP96_0078: Q1.vhd : (25, 40): Unknown identifier "to_integer".
# Error: COMP96_0078: Q1.vhd : (25, 51): Unknown identifier "unsigned".
# Error: COMP96_0133: Q1.vhd : (25, 51): Cannot find object declaration.
# Error: COMP96_0133: Q1.vhd : (25, 40): Cannot find object declaration.
# Error: COMP96_0289: Q1.vhd : (25, 40): Prefix of index must be an array.
# Error: COMP96_0077: Q1.vhd : (25, 29): Undefined type of expression. Expected type 'INTEGER'.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "convert_3x3_to_4bit_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# Error: COMP96_0078: Q1.vhd : (27, 40): Unknown identifier "to_integer".
# Error: COMP96_0078: Q1.vhd : (27, 51): Unknown identifier "unsigned".
# Error: COMP96_0133: Q1.vhd : (27, 51): Cannot find object declaration.
# Error: COMP96_0133: Q1.vhd : (27, 40): Cannot find object declaration.
# Error: COMP96_0289: Q1.vhd : (27, 40): Prefix of index must be an array.
# Error: COMP96_0077: Q1.vhd : (27, 29): Undefined type of expression. Expected type 'INTEGER'.
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "convert_3x3_to_4bit_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "convert_3x3_to_4bit_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "convert_3x3_to_4bit_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# Error: COMP96_0078: Q1.vhd : (26, 40): Unknown identifier "to_integer".
# Error: COMP96_0078: Q1.vhd : (26, 51): Unknown identifier "unsigned".
# Error: COMP96_0133: Q1.vhd : (26, 51): Cannot find object declaration.
# Error: COMP96_0133: Q1.vhd : (26, 40): Cannot find object declaration.
# Error: COMP96_0289: Q1.vhd : (26, 40): Prefix of index must be an array.
# Error: COMP96_0077: Q1.vhd : (26, 29): Undefined type of expression. Expected type 'INTEGER'.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "convert_3x3_to_4bit_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (37, 19): Expression expected.
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (38, 19): Expression expected.
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (39, 19): Expression expected.
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (40, 19): Expression expected.
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (41, 19): Expression expected.
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (42, 19): Expression expected.
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (43, 19): Expression expected.
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (44, 19): Expression expected.
# Error: COMP96_0029: TestBench/convert_3x3_to_sum_TB.vhd : (45, 19): Expression expected.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Error: COMP96_0209: TestBench/convert_3x3_to_sum_TB.vhd : (54, 6): Unknown architecture name used in configuration declaration.
# Compile failure 10 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (18, 53): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0079: TestBench/convert_3x3_to_sum_TB.vhd : (18, 42): Invalid aggregate.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (37, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (37, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (38, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (38, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (39, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (39, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (40, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (40, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (41, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (41, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (42, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (42, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (43, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (43, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (44, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (44, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0283: TestBench/convert_3x3_to_sum_TB.vhd : (45, 9): Actual index positions do not correspond to index positions in type declaration.
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (45, 19): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Error: COMP96_0209: TestBench/convert_3x3_to_sum_TB.vhd : (54, 6): Unknown architecture name used in configuration declaration.
# Compile failure 21 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0331: TestBench/convert_3x3_to_sum_TB.vhd : (37, 15): Syntax error in expression.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (37, 20): ')' expected.
# Error: COMP96_0331: TestBench/convert_3x3_to_sum_TB.vhd : (37, 23): Syntax error in expression.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (37, 23): ')' expected.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (37, 24): ';' expected.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Error: COMP96_0209: TestBench/convert_3x3_to_sum_TB.vhd : (46, 6): Unknown architecture name used in configuration declaration.
# Compile failure 6 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0331: TestBench/convert_3x3_to_sum_TB.vhd : (37, 15): Syntax error in expression.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (37, 20): ')' expected.
# Error: COMP96_0331: TestBench/convert_3x3_to_sum_TB.vhd : (37, 23): Syntax error in expression.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (37, 23): ')' expected.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (37, 24): ';' expected.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Error: COMP96_0209: TestBench/convert_3x3_to_sum_TB.vhd : (46, 6): Unknown architecture name used in configuration declaration.
# Compile failure 6 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0077: TestBench/convert_3x3_to_sum_TB.vhd : (18, 53): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0079: TestBench/convert_3x3_to_sum_TB.vhd : (18, 42): Invalid aggregate.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Error: COMP96_0209: TestBench/convert_3x3_to_sum_TB.vhd : (47, 6): Unknown architecture name used in configuration declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0331: TestBench/convert_3x3_to_sum_TB.vhd : (38, 15): Syntax error in expression.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (38, 20): ')' expected.
# Error: COMP96_0331: TestBench/convert_3x3_to_sum_TB.vhd : (38, 23): Syntax error in expression.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (38, 23): ')' expected.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (38, 24): ';' expected.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (38, 3): Signal cannot be the target of a variable assignment.
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (39, 3): Signal cannot be the target of a variable assignment.
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (40, 3): Signal cannot be the target of a variable assignment.
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (41, 3): Signal cannot be the target of a variable assignment.
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (42, 3): Signal cannot be the target of a variable assignment.
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (43, 3): Signal cannot be the target of a variable assignment.
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (44, 3): Signal cannot be the target of a variable assignment.
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (45, 3): Signal cannot be the target of a variable assignment.
# Error: COMP96_0110: TestBench/convert_3x3_to_sum_TB.vhd : (46, 3): Signal cannot be the target of a variable assignment.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 9 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+convert_3x3_to_sum_tb convert_3x3_to_sum_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5434 kB (elbread=427 elab2=4868 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\free\Desktop\term6\CAD\HW1\design\src\wave.asdb
#  4:49 PM, Wednesday, March 29, 2023
#  Simulation has been initialized
# add wave -noreg {/convert_3x3_to_sum_tb/in_3x3}
# add wave -noreg {/convert_3x3_to_sum_tb/out_sum}
# 2 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0331: TestBench/convert_3x3_to_sum_TB.vhd : (18, 32): Syntax error in expression.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (18, 37): ')' expected.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (18, 38): ';' expected.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Error: COMP96_0331: TestBench/convert_3x3_to_sum_TB.vhd : (18, 32): Syntax error in expression.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (18, 37): ')' expected.
# Error: COMP96_0015: TestBench/convert_3x3_to_sum_TB.vhd : (18, 38): ';' expected.
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /convert_3x3_to_sum_tb/UUT,  Process: line__24.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/untitled.asdb'.
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\untitled.asdb ... Done
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\untitled.awc ... Done
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/untitled.asdb'.
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/untitled.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/convert_3x3_to_sum_tb/in_3x3}
# add wave -noreg {/convert_3x3_to_sum_tb/out_sum}
# KERNEL: Warning: KERNEL_0291 Signal '/convert_3x3_to_sum_tb/in_3x3' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/convert_3x3_to_sum_tb/out_sum' has already been traced.
# 0 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.asdb'.
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q1.asdb ... Done
# Adding file C:\Users\free\Desktop\term6\CAD\HW1\design\src\Q1.awc ... Done
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# Waveform file 'untitled.awc' connected to 'C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work design -2002  $dsn/src/Q1.vhd $dsn/src/TestBench/convert_3x3_to_sum_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/Q1.vhd
# Compile Package "array_3x3_pkg"
# Compile Entity "convert_3x3_to_sum"
# Compile Architecture "Behavioral" of Entity "convert_3x3_to_sum"
# File: C:/Users/free/Desktop/term6/CAD/HW1/design/src/TestBench/convert_3x3_to_sum_TB.vhd
# Compile Entity "convert_3x3_to_sum_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "convert_3x3_to_sum_tb"
# Compile Configuration "TESTBENCH_FOR_convert_3x3_to_sum"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# add wave -noreg {/convert_3x3_to_sum_tb/in_3x3}
# add wave -noreg {/convert_3x3_to_sum_tb/out_sum}
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
