// Seed: 3459547427
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wire id_3,
    output wire id_4
    , id_10,
    input wire id_5,
    output wor id_6,
    input supply1 id_7,
    output tri id_8
);
  wire id_11;
endmodule
module module_1 #(
    parameter id_8 = 32'd40,
    parameter id_9 = 32'd78
) (
    input supply1 id_0,
    input tri id_1,
    output logic id_2,
    output tri1 id_3,
    output uwire id_4,
    output wire id_5,
    output logic id_6
);
  assign id_5 = id_0;
  logic _id_8;
  assign id_2 = 1'b0;
  for (_id_9 = id_0; id_1; id_6 = -1) begin : LABEL_0
    logic id_10 = id_8;
  end
  wire id_11;
  always_latch @(posedge -1) begin : LABEL_1
    id_2 = id_8;
  end
  logic [7:0] id_12, id_13;
  logic [-1 : id_8] id_14 = id_12;
  parameter id_15 = 1 - 1;
  logic id_16;
  ;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_1,
      id_4,
      id_5,
      id_1,
      id_4,
      id_1,
      id_3
  );
  generate
    assign id_13[id_9-:-1] = -1'b0;
  endgenerate
endmodule
