Maximize
x0_DAC + x0_ANDROIDE + x0_SFPN + x1_ANDROIDE + x1_SFPN + x1_DAC + x2_DAC + x2_ANDROIDE + x2_SFPN + x3_STL + x3_BIM + x3_ANDROIDE + x4_SFPN + x4_ANDROIDE + x4_DAC + x5_ANDROIDE + x5_DAC + x5_SAR + x6_ANDROIDE + x6_SFPN + x6_DAC + x7_STL + x7_DAC + x7_ANDROIDE + x8_ANDROIDE + x8_DAC + x8_SFPN + x9_ANDROIDE + x9_DAC + x9_SESI + x10_SFPN + x10_ANDROIDE + x10_SAR + x11_DAC + x11_ANDROIDE + x11_IMA + x12_DAC + x12_ANDROIDE + x12_IMA + x13_STL + x13_SAR + x13_ANDROIDE + x14_ANDROIDE + x14_SESI + x14_BIM + x15_ANDROIDE + x15_SAR + x15_STL + x16_ANDROIDE + x16_DAC + x16_RES + x17_ANDROIDE + x17_SAR + x17_DAC + x18_ANDROIDE + x18_BIM + x18_DAC + x19_ANDROIDE + x19_DAC + x19_IMA + x20_DAC + x20_ANDROIDE + x20_BIM + x21_STL + x21_SAR + x21_SFPN + x22_SFPN + x22_ANDROIDE + x22_DAC + x23_ANDROIDE + x23_DAC + x23_STL + x24_SFPN + x24_STL + x24_ANDROIDE 
st
Etu0: x0_DAC + x0_ANDROIDE + x0_SFPN <= 1
Etu1: x1_ANDROIDE + x1_SFPN + x1_DAC <= 1
Etu2: x2_DAC + x2_ANDROIDE + x2_SFPN <= 1
Etu3: x3_STL + x3_BIM + x3_ANDROIDE <= 1
Etu4: x4_SFPN + x4_ANDROIDE + x4_DAC <= 1
Etu5: x5_ANDROIDE + x5_DAC + x5_SAR <= 1
Etu6: x6_ANDROIDE + x6_SFPN + x6_DAC <= 1
Etu7: x7_STL + x7_DAC + x7_ANDROIDE <= 1
Etu8: x8_ANDROIDE + x8_DAC + x8_SFPN <= 1
Etu9: x9_ANDROIDE + x9_DAC + x9_SESI <= 1
Etu10: x10_SFPN + x10_ANDROIDE + x10_SAR <= 1
Etu11: x11_DAC + x11_ANDROIDE + x11_IMA <= 1
Etu12: x12_DAC + x12_ANDROIDE + x12_IMA <= 1
Etu13: x13_STL + x13_SAR + x13_ANDROIDE <= 1
Etu14: x14_ANDROIDE + x14_SESI + x14_BIM <= 1
Etu15: x15_ANDROIDE + x15_SAR + x15_STL <= 1
Etu16: x16_ANDROIDE + x16_DAC + x16_RES <= 1
Etu17: x17_ANDROIDE + x17_SAR + x17_DAC <= 1
Etu18: x18_ANDROIDE + x18_BIM + x18_DAC <= 1
Etu19: x19_ANDROIDE + x19_DAC + x19_IMA <= 1
Etu20: x20_DAC + x20_ANDROIDE + x20_BIM <= 1
Etu21: x21_STL + x21_SAR + x21_SFPN <= 1
Etu22: x22_SFPN + x22_ANDROIDE + x22_DAC <= 1
Etu23: x23_ANDROIDE + x23_DAC + x23_STL <= 1
Etu24: x24_SFPN + x24_STL + x24_ANDROIDE <= 1
Spe0: x0_ANDROIDE + x1_ANDROIDE + x2_ANDROIDE + x3_ANDROIDE + x4_ANDROIDE + x5_ANDROIDE + x6_ANDROIDE + x7_ANDROIDE + x8_ANDROIDE + x9_ANDROIDE + x10_ANDROIDE + x11_ANDROIDE + x12_ANDROIDE + x13_ANDROIDE + x14_ANDROIDE + x15_ANDROIDE + x16_ANDROIDE + x17_ANDROIDE + x18_ANDROIDE + x19_ANDROIDE + x20_ANDROIDE + x22_ANDROIDE + x23_ANDROIDE + x24_ANDROIDE <= 8
Spe1: x3_BIM + x14_BIM + x18_BIM + x20_BIM <= 3
Spe2: x0_DAC + x1_DAC + x2_DAC + x4_DAC + x5_DAC + x6_DAC + x7_DAC + x8_DAC + x9_DAC + x11_DAC + x12_DAC + x16_DAC + x17_DAC + x18_DAC + x19_DAC + x20_DAC + x22_DAC + x23_DAC <= 2
Spe3: x11_IMA + x12_IMA + x19_IMA <= 2
Spe4: x16_RES <= 2
Spe5: x5_SAR + x10_SAR + x13_SAR + x15_SAR + x17_SAR + x21_SAR <= 2
Spe6: x9_SESI + x14_SESI <= 2
Spe7: x0_SFPN + x1_SFPN + x2_SFPN + x4_SFPN + x6_SFPN + x8_SFPN + x10_SFPN + x21_SFPN + x22_SFPN + x24_SFPN <= 2
Spe8: x3_STL + x7_STL + x13_STL + x15_STL + x21_STL + x23_STL + x24_STL <= 2
Binary
x0_DAC x0_ANDROIDE x0_SFPN x1_ANDROIDE x1_SFPN x1_DAC x2_DAC x2_ANDROIDE x2_SFPN x3_STL x3_BIM x3_ANDROIDE x4_SFPN x4_ANDROIDE x4_DAC x5_ANDROIDE x5_DAC x5_SAR x6_ANDROIDE x6_SFPN x6_DAC x7_STL x7_DAC x7_ANDROIDE x8_ANDROIDE x8_DAC x8_SFPN x9_ANDROIDE x9_DAC x9_SESI x10_SFPN x10_ANDROIDE x10_SAR x11_DAC x11_ANDROIDE x11_IMA x12_DAC x12_ANDROIDE x12_IMA x13_STL x13_SAR x13_ANDROIDE x14_ANDROIDE x14_SESI x14_BIM x15_ANDROIDE x15_SAR x15_STL x16_ANDROIDE x16_DAC x16_RES x17_ANDROIDE x17_SAR x17_DAC x18_ANDROIDE x18_BIM x18_DAC x19_ANDROIDE x19_DAC x19_IMA x20_DAC x20_ANDROIDE x20_BIM x21_STL x21_SAR x21_SFPN x22_SFPN x22_ANDROIDE x22_DAC x23_ANDROIDE x23_DAC x23_STL x24_SFPN x24_STL x24_ANDROIDE 
end
