// Seed: 2047098521
module module_0;
  assign #1 id_1 = 1;
  wire id_2;
  module_2(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    output wor   id_2,
    input  tri   id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5 = id_4;
endmodule
module module_3 ();
endmodule
program module_4 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2
);
  id_4(
      .id_0(id_2), .id_1(1)
  ); module_3();
endprogram
