#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug  5 10:06:27 2025
# Process ID: 6120
# Current directory: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7616 C:\Users\hadys\Desktop\verilog\chatgpt\UART_TX_project\UART_TX_project.xpr
# Log file: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/vivado.log
# Journal file: C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 827.219 ; gain = 180.406
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TX_module_TB_behav -key {Behavioral:sim_1:Functional:TX_module_TB} -tclbatch {TX_module_TB.tcl} -view {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/TX_module_TB_behav.wcfg
source TX_module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========UART TX TEST starts===========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TX_module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 873.785 ; gain = 24.562
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 us
========UART TX TEST starts===========
CORRECT !OK at bit 0: tx_out = x, match expected = 0
CORRECT !OK at bit 1: tx_out = x, match expected = 1
CORRECT !OK at bit 2: tx_out = x, match expected = 0
CORRECT !OK at bit 3: tx_out = x, match expected = 1
CORRECT !OK at bit 4: tx_out = x, match expected = 1
CORRECT !OK at bit 5: tx_out = x, match expected = 0
CORRECT !OK at bit 6: tx_out = x, match expected = 0
CORRECT !OK at bit 7: tx_out = x, match expected = 1
CORRECT !OK at bit 8: tx_out = x, match expected = 0
CORRECT !OK at bit 9: tx_out = x, match expected = 1
==== UART TX Test Finished ====
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim/xsim.dir/TX_module_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug  5 10:22:39 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 888.055 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 us
========UART TX TEST starts===========
CORRECT !OK at bit 0: tx_out = x, match expected = 0
CORRECT !OK at bit 1: tx_out = x, match expected = 1
CORRECT !OK at bit 2: tx_out = x, match expected = 0
CORRECT !OK at bit 3: tx_out = x, match expected = 1
CORRECT !OK at bit 4: tx_out = x, match expected = 1
CORRECT !OK at bit 5: tx_out = x, match expected = 0
CORRECT !OK at bit 6: tx_out = x, match expected = 0
CORRECT !OK at bit 7: tx_out = x, match expected = 1
CORRECT !OK at bit 8: tx_out = x, match expected = 0
CORRECT !OK at bit 9: tx_out = x, match expected = 1
==== UART TX Test Finished ====
add_bp {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v} 27
remove_bps -file {C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v} -line 27
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TX_module_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TX_module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TX_module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim'
"xelab -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a6e58e2fde6148ee874dd93751a0a394 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TX_module_TB_behav xil_defaultlib.TX_module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TX_module
Compiling module xil_defaultlib.TX_module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TX_module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
========UART TX TEST starts===========
restart
INFO: [Simtcl 6-17] Simulation restarted
run 700 us
========UART TX TEST starts===========
CORRECT !OK at bit 0: tx_out = x, match expected = 0
CORRECT !OK at bit 1: tx_out = x, match expected = 1
CORRECT !OK at bit 2: tx_out = x, match expected = 0
CORRECT !OK at bit 3: tx_out = x, match expected = 1
CORRECT !OK at bit 4: tx_out = x, match expected = 1
CORRECT !OK at bit 5: tx_out = x, match expected = 0
CORRECT !OK at bit 6: tx_out = x, match expected = 0
CORRECT !OK at bit 7: tx_out = x, match expected = 1
CORRECT !OK at bit 8: tx_out = x, match expected = 0
CORRECT !OK at bit 9: tx_out = x, match expected = 1
==== UART TX Test Finished ====
