<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="mmult" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="w" src_name="work_id_out_stream" src_type="stream&lt;int, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="FIFO" hw_name="work_id_out_stream" hw_bitwidth="32" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="a" src_type="int const *" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="systolic" hw_bitwidth="512" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="direct" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="Register" hw_name="a" hw_bitwidth="512" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="b" src_type="int const *" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="systolic" hw_bitwidth="512" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="direct" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="Register" hw_name="b" hw_bitwidth="512" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="c" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="systolic" hw_bitwidth="512" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="direct" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512"/>
        </hw>
        <hw hw_usage="address" hw_interface="Register" hw_name="c" hw_bitwidth="512" hw_size_or_depth="0">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="a_row" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="a_row" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="a_col" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="a_col" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="b_col" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="b_col" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="work_id" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="work_id" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
