TimeQuest Timing Analyzer report for snake_vga_test
Sat Nov 08 22:56:23 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'U0|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'U0|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'U0|altpll_component|pll|clk[0]'
 14. Slow Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'U0|altpll_component|pll|clk[0]'
 25. Fast Model Hold: 'U0|altpll_component|pll|clk[0]'
 26. Fast Model Minimum Pulse Width: 'U0|altpll_component|pll|clk[0]'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; snake_vga_test                                                  ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C8Q208C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                        ;
+--------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+
; Clock Name                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                           ; Targets                            ;
+--------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+
; clk                            ; Base      ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                  ; { clk }                            ;
; U0|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; U0|altpll_component|pll|inclk[0] ; { U0|altpll_component|pll|clk[0] } ;
+--------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------+------------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+----------+-----------------+--------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                     ; Note ;
+----------+-----------------+--------------------------------+------+
; 56.7 MHz ; 56.7 MHz        ; U0|altpll_component|pll|clk[0] ;      ;
+----------+-----------------+--------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow Model Setup Summary                               ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; U0|altpll_component|pll|clk[0] ; 7.362 ; 0.000         ;
+--------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; U0|altpll_component|pll|clk[0] ; 0.499 ; 0.000         ;
+--------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; U0|altpll_component|pll|clk[0] ; 9.723  ; 0.000         ;
; clk                            ; 25.000 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'U0|altpll_component|pll|clk[0]'                                                                                                                         ;
+-------+----------------------------+----------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 7.362 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 17.673     ;
; 7.362 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 17.673     ;
; 7.453 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.583     ;
; 7.453 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.583     ;
; 7.453 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.583     ;
; 7.453 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.583     ;
; 7.453 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.583     ;
; 7.607 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 17.466     ;
; 7.607 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 17.466     ;
; 7.629 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 17.406     ;
; 7.629 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 17.406     ;
; 7.698 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.376     ;
; 7.698 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.376     ;
; 7.698 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.376     ;
; 7.698 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.376     ;
; 7.698 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.376     ;
; 7.720 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.316     ;
; 7.720 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.316     ;
; 7.720 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.316     ;
; 7.720 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.316     ;
; 7.720 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.316     ;
; 7.721 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y5[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.028     ; 17.291     ;
; 7.749 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y15[1] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.043     ; 17.248     ;
; 7.828 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_x3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.003      ; 17.215     ;
; 7.828 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_x2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.003      ; 17.215     ;
; 7.865 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 17.201     ;
; 7.865 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 17.201     ;
; 7.867 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 17.206     ;
; 7.867 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 17.206     ;
; 7.873 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.013     ; 17.154     ;
; 7.873 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.013     ; 17.154     ;
; 7.898 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_x3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.019     ; 17.123     ;
; 7.898 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_x3[8]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.019     ; 17.123     ;
; 7.898 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_x3[2]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.019     ; 17.123     ;
; 7.898 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_x3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.019     ; 17.123     ;
; 7.898 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_x3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.019     ; 17.123     ;
; 7.898 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_x2[8]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.019     ; 17.123     ;
; 7.933 ; moving_snake:U3|reg_y9[2]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 17.102     ;
; 7.933 ; moving_snake:U3|reg_y9[2]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 17.102     ;
; 7.937 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 17.127     ;
; 7.937 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 17.127     ;
; 7.949 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.007      ; 17.098     ;
; 7.949 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.007      ; 17.098     ;
; 7.950 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 17.116     ;
; 7.950 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 17.116     ;
; 7.956 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.111     ;
; 7.956 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.111     ;
; 7.956 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.111     ;
; 7.956 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.111     ;
; 7.956 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.111     ;
; 7.958 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.116     ;
; 7.958 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.116     ;
; 7.958 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.116     ;
; 7.958 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.116     ;
; 7.958 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.116     ;
; 7.959 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 17.114     ;
; 7.959 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 17.114     ;
; 7.964 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.012     ; 17.064     ;
; 7.964 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.012     ; 17.064     ;
; 7.964 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.012     ; 17.064     ;
; 7.964 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.012     ; 17.064     ;
; 7.964 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.012     ; 17.064     ;
; 7.988 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y5[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.028     ; 17.024     ;
; 8.015 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y14[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.028     ; 16.997     ;
; 8.016 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y15[1] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.043     ; 16.981     ;
; 8.024 ; moving_snake:U3|reg_y9[2]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.012     ;
; 8.024 ; moving_snake:U3|reg_y9[2]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.012     ;
; 8.024 ; moving_snake:U3|reg_y9[2]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.012     ;
; 8.024 ; moving_snake:U3|reg_y9[2]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.012     ;
; 8.024 ; moving_snake:U3|reg_y9[2]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.004     ; 17.012     ;
; 8.028 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.025      ; 17.037     ;
; 8.028 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.025      ; 17.037     ;
; 8.028 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.025      ; 17.037     ;
; 8.028 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.025      ; 17.037     ;
; 8.028 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.025      ; 17.037     ;
; 8.038 ; moving_snake:U3|reg_y10[4] ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.013     ; 16.989     ;
; 8.038 ; moving_snake:U3|reg_y10[4] ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.013     ; 16.989     ;
; 8.040 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 17.008     ;
; 8.040 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 17.008     ;
; 8.040 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 17.008     ;
; 8.040 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 17.008     ;
; 8.040 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 17.008     ;
; 8.041 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.026     ;
; 8.041 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.026     ;
; 8.041 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.026     ;
; 8.041 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.026     ;
; 8.041 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.027      ; 17.026     ;
; 8.050 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.024     ;
; 8.050 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[5]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.024     ;
; 8.050 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[3]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.024     ;
; 8.050 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[4]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.024     ;
; 8.050 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y2[6]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 17.024     ;
; 8.055 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y5[2]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.027     ; 16.958     ;
; 8.055 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y5[1]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.027     ; 16.958     ;
; 8.055 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y5[8]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.027     ; 16.958     ;
; 8.055 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y5[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.027     ; 16.958     ;
; 8.055 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y5[7]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.027     ; 16.958     ;
; 8.071 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.035      ; 17.004     ;
; 8.071 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y2[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.035      ; 17.004     ;
; 8.073 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_x3[9]  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.041      ; 17.008     ;
+-------+----------------------------+----------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'U0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.499 ; over_sync_module:U11|Count_H[5]                      ; over_sync_module:U11|Count_H[5]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|moving_cstate.idle                                                                         ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; snake_game_process:U4|game_current_process.ready     ; snake_game_process:U4|game_current_process.ready                                                           ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; moving_snake:U3|moving_cstate.snake_right            ; moving_snake:U3|moving_cstate.snake_right                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; snake_game_process:U4|game_current_process.wining    ; snake_game_process:U4|game_current_process.wining                                                          ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; snake_game_process:U4|game_current_process.game_over ; snake_game_process:U4|game_current_process.game_over                                                       ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.740 ; moving_snake:U3|reg_x2[9]                            ; moving_snake:U3|reg_x3[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.742 ; moving_snake:U3|reg_y9[7]                            ; moving_snake:U3|reg_y10[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; moving_snake:U3|reg_y3[9]                            ; moving_snake:U3|reg_y4[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; moving_snake:U3|reg_y3[8]                            ; moving_snake:U3|reg_y4[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; moving_snake:U3|reg_x3[10]                           ; moving_snake:U3|reg_x4[10]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; moving_snake:U3|reg_y6[2]                            ; moving_snake:U3|reg_y7[2]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.049      ;
; 0.746 ; moving_snake:U3|reg_y5[3]                            ; moving_snake:U3|reg_y6[3]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; moving_snake:U3|reg_y2[2]                            ; moving_snake:U3|reg_y3[2]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.749 ; moving_snake:U3|reg_y11[6]                           ; moving_snake:U3|reg_y12[6]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; moving_snake:U3|reg_y9[8]                            ; moving_snake:U3|reg_y10[8]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; moving_snake:U3|reg_y5[4]                            ; moving_snake:U3|reg_y6[4]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; moving_snake:U3|reg_y11[1]                           ; moving_snake:U3|reg_y12[1]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.057      ;
; 0.752 ; moving_snake:U3|reg_y11[8]                           ; moving_snake:U3|reg_y12[8]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; moving_snake:U3|reg_x6[6]                            ; moving_snake:U3|reg_x7[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; moving_snake:U3|reg_y2[8]                            ; moving_snake:U3|reg_y3[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.752 ; moving_snake:U3|reg_x2[10]                           ; moving_snake:U3|reg_x3[10]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; moving_snake:U3|reg_y11[10]                          ; moving_snake:U3|reg_y12[10]                                                                                ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; moving_snake:U3|reg_x7[7]                            ; moving_snake:U3|reg_x8[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 0.755 ; moving_snake:U3|reg_y3[6]                            ; moving_snake:U3|reg_y4[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.756 ; moving_snake:U3|reg_y4[5]                            ; moving_snake:U3|reg_y5[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; moving_snake:U3|reg_x4[5]                            ; moving_snake:U3|reg_x5[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.063      ;
; 0.758 ; moving_snake:U3|reg_x9[8]                            ; moving_snake:U3|reg_x10[8]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.758 ; moving_snake:U3|reg_y2[6]                            ; moving_snake:U3|reg_y3[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.064      ;
; 0.761 ; moving_snake:U3|reg_x6[3]                            ; moving_snake:U3|reg_x7[3]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.762 ; moving_snake:U3|reg_x11[7]                           ; moving_snake:U3|reg_x12[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.764 ; moving_snake:U3|reg_y5[6]                            ; moving_snake:U3|reg_y6[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.070      ;
; 0.765 ; moving_snake:U3|reg_y14[7]                           ; moving_snake:U3|reg_y15[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.766 ; moving_snake:U3|count0[0]                            ; moving_snake:U3|reg_x0[1]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.766 ; moving_snake:U3|reg_y7[6]                            ; moving_snake:U3|reg_y8[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.767 ; moving_snake:U3|reg_y4[1]                            ; moving_snake:U3|reg_y5[1]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.771 ; moving_snake:U3|reg_x6[10]                           ; moving_snake:U3|reg_x7[10]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.775 ; snake_game_process:U4|game_current_process.game_over ; snake_game_process:U4|game_current_process.ready                                                           ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.801 ; over_sync_module:U11|Count_H[5]                      ; over_sync_module:U11|Count_H[10]                                                                           ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.801 ; over_sync_module:U11|Count_H[5]                      ; over_sync_module:U11|Count_H[0]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.917 ; moving_snake:U3|reg_x9[2]                            ; moving_snake:U3|reg_x10[2]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.223      ;
; 0.919 ; moving_snake:U3|reg_y6[8]                            ; moving_snake:U3|reg_y7[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.225      ;
; 0.923 ; moving_snake:U3|reg_x3[9]                            ; moving_snake:U3|reg_x4[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.229      ;
; 0.931 ; moving_snake:U3|reg_x11[8]                           ; moving_snake:U3|reg_x12[8]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.237      ;
; 0.933 ; moving_snake:U3|reg_x14[7]                           ; moving_snake:U3|reg_x15[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.239      ;
; 0.940 ; moving_snake:U3|reg_y7[1]                            ; moving_snake:U3|reg_y8[1]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.246      ;
; 0.942 ; moving_snake:U3|moving_cstate.snake_down             ; moving_snake:U3|moving_cstate.snake_left                                                                   ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.248      ;
; 0.944 ; moving_snake:U3|reg_x14[4]                           ; moving_snake:U3|reg_x15[4]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.250      ;
; 0.976 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_y2[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.282      ;
; 0.980 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_x2[4]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.286      ;
; 0.990 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_y2[10]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.296      ;
; 0.991 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_x2[1]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.297      ;
; 0.993 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_y3[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.299      ;
; 0.993 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_x2[3]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.299      ;
; 0.994 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_x2[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.300      ;
; 1.029 ; ready_vga_control_module:U6|m[6]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg6 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 1.387      ;
; 1.034 ; ready_vga_control_module:U6|m[4]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg4 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 1.392      ;
; 1.034 ; ready_vga_control_module:U6|m[5]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg5 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 1.392      ;
; 1.034 ; ready_vga_control_module:U6|m[7]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg7 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 1.392      ;
; 1.041 ; ready_vga_control_module:U6|m[3]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg3 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 1.399      ;
; 1.045 ; ready_vga_control_module:U6|m[2]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg2 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 1.403      ;
; 1.065 ; moving_snake:U3|moving_cstate.snake_left             ; moving_snake:U3|moving_cstate.snake_up                                                                     ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.371      ;
; 1.067 ; moving_snake:U3|reg_x3[7]                            ; moving_snake:U3|reg_x4[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.373      ;
; 1.072 ; moving_snake:U3|reg_x11[6]                           ; moving_snake:U3|reg_x12[6]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.370      ;
; 1.102 ; moving_snake:U3|reg_y11[2]                           ; moving_snake:U3|reg_y12[2]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.409      ;
; 1.163 ; over_sync_module:U11|Count_H[2]                      ; over_sync_module:U11|Count_H[2]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.164 ; moving_snake:U3|count[12]                            ; moving_snake:U3|count[12]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.167 ; moving_snake:U3|count2[13]                           ; moving_snake:U3|count2[13]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; moving_snake:U3|reg_y6[9]                            ; moving_snake:U3|reg_y7[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.171 ; moving_snake:U3|count[14]                            ; moving_snake:U3|count[14]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; moving_snake:U3|count[22]                            ; moving_snake:U3|count[22]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; moving_snake:U3|count2[8]                            ; moving_snake:U3|count2[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; over_sync_module:U11|Count_V[7]                      ; over_sync_module:U11|Count_V[7]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; over_sync_module:U11|Count_H[9]                      ; over_sync_module:U11|Count_H[9]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; over_sync_module:U11|Count_H[7]                      ; over_sync_module:U11|Count_H[7]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; moving_snake:U3|count[17]                            ; moving_snake:U3|count[17]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; moving_snake:U3|count[4]                             ; moving_snake:U3|count[4]                                                                                   ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; moving_snake:U3|count[6]                             ; moving_snake:U3|count[6]                                                                                   ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; moving_snake:U3|count1[5]                            ; moving_snake:U3|count1[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; moving_snake:U3|count1[2]                            ; moving_snake:U3|count1[2]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; moving_snake:U3|count2[22]                           ; moving_snake:U3|count2[22]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; moving_snake:U3|count2[11]                           ; moving_snake:U3|count2[11]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.173 ; moving_snake:U3|count2[4]                            ; moving_snake:U3|count2[4]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.173 ; moving_snake:U3|count2[20]                           ; moving_snake:U3|count2[20]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.174 ; moving_snake:U3|reg_y14[6]                           ; moving_snake:U3|reg_y15[6]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.175 ; moving_snake:U3|count0[9]                            ; moving_snake:U3|count0[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; moving_snake:U3|count[15]                            ; moving_snake:U3|count[15]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; moving_snake:U3|count1[7]                            ; moving_snake:U3|count1[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; moving_snake:U3|reg_x2[8]                            ; moving_snake:U3|reg_x3[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; moving_snake:U3|count[1]                             ; moving_snake:U3|count[1]                                                                                   ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; moving_snake:U3|count1[9]                            ; moving_snake:U3|count1[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; moving_snake:U3|reg_x14[3]                           ; moving_snake:U3|reg_x15[3]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; moving_snake:U3|count2[12]                           ; moving_snake:U3|count2[12]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; moving_snake:U3|count2[17]                           ; moving_snake:U3|count2[17]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; moving_snake:U3|count2[24]                           ; moving_snake:U3|count2[24]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; moving_snake:U3|reg_y11[4]                           ; moving_snake:U3|reg_y12[4]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.178 ; moving_snake:U3|reg_y11[5]                           ; moving_snake:U3|reg_y12[5]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.484      ;
; 1.180 ; moving_snake:U3|reg_y11[7]                           ; moving_snake:U3|reg_y12[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.183 ; moving_snake:U3|reg_x9[4]                            ; moving_snake:U3|reg_x10[4]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.184 ; moving_snake:U3|count0[0]                            ; moving_snake:U3|count0[0]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
+-------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'U0|altpll_component|pll|clk[0]'                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg1 ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg1 ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg2 ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg2 ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg3 ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg3 ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg4 ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg4 ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg5 ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg5 ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg6 ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg6 ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg1  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg2  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg3  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg4  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg5  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg6  ;
; 9.723 ; 12.500       ; 2.777          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.723 ; 12.500       ; 2.777          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a7~porta_address_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U0|altpll_component|pll|clk[0]   ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U0|altpll_component|pll|clk[0]   ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U0|altpll_component|pll|inclk[0] ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U0|altpll_component|pll|inclk[0] ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                      ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                      ;
; 47.059 ; 50.000       ; 2.941          ; Port Rate        ; clk   ; Rise       ; clk                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; down      ; clk        ; 16.289 ; 16.289 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; enter     ; clk        ; 7.910  ; 7.910  ; Rise       ; U0|altpll_component|pll|clk[0] ;
; left      ; clk        ; 17.566 ; 17.566 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; right     ; clk        ; 17.808 ; 17.808 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; up        ; clk        ; 17.001 ; 17.001 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; down      ; clk        ; -8.172 ; -8.172 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; enter     ; clk        ; -7.167 ; -7.167 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; left      ; clk        ; -7.778 ; -7.778 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; right     ; clk        ; -8.989 ; -8.989 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; up        ; clk        ; -8.354 ; -8.354 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; HSYNC_Sig ; clk        ; 10.164 ; 10.164 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; Red_Sig   ; clk        ; 25.834 ; 25.834 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; VSYNC_Sig ; clk        ; 10.580 ; 10.580 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; HSYNC_Sig ; clk        ; 7.733 ; 7.733 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; Red_Sig   ; clk        ; 6.967 ; 6.967 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; VSYNC_Sig ; clk        ; 7.587 ; 7.587 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+---------------------------------------------------------+
; Fast Model Setup Summary                                ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; U0|altpll_component|pll|clk[0] ; 19.477 ; 0.000         ;
+--------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast Model Hold Summary                                ;
+--------------------------------+-------+---------------+
; Clock                          ; Slack ; End Point TNS ;
+--------------------------------+-------+---------------+
; U0|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+--------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                  ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; U0|altpll_component|pll|clk[0] ; 10.577 ; 0.000         ;
; clk                            ; 25.000 ; 0.000         ;
+--------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'U0|altpll_component|pll|clk[0]'                                                                                                                         ;
+--------+----------------------------+---------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                   ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 19.477 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.585      ;
; 19.477 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.585      ;
; 19.484 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.578      ;
; 19.484 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.578      ;
; 19.496 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.567      ;
; 19.496 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.567      ;
; 19.496 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.567      ;
; 19.496 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.567      ;
; 19.496 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.567      ;
; 19.503 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.560      ;
; 19.503 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.560      ;
; 19.503 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.560      ;
; 19.503 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.560      ;
; 19.503 ; moving_snake:U3|reg_y1[1]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.560      ;
; 19.558 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.504      ;
; 19.558 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.504      ;
; 19.560 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 5.473      ;
; 19.560 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 5.473      ;
; 19.566 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.025      ; 5.491      ;
; 19.566 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.025      ; 5.491      ;
; 19.577 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.486      ;
; 19.577 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.486      ;
; 19.577 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.486      ;
; 19.577 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.486      ;
; 19.577 ; moving_snake:U3|reg_y1[7]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.486      ;
; 19.577 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 5.456      ;
; 19.577 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 5.456      ;
; 19.579 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.455      ;
; 19.579 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.455      ;
; 19.579 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.455      ;
; 19.579 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.455      ;
; 19.579 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.455      ;
; 19.582 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 5.483      ;
; 19.582 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.033      ; 5.483      ;
; 19.585 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 5.473      ;
; 19.585 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 5.473      ;
; 19.585 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 5.473      ;
; 19.585 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 5.473      ;
; 19.585 ; moving_snake:U3|reg_y1[4]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.026      ; 5.473      ;
; 19.596 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.438      ;
; 19.596 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.438      ;
; 19.596 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.438      ;
; 19.596 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.438      ;
; 19.596 ; moving_snake:U3|reg_y9[1]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.002      ; 5.438      ;
; 19.597 ; moving_snake:U3|reg_x12[4] ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.014      ; 5.449      ;
; 19.597 ; moving_snake:U3|reg_x12[4] ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.014      ; 5.449      ;
; 19.601 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 5.465      ;
; 19.601 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 5.465      ;
; 19.601 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 5.465      ;
; 19.601 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 5.465      ;
; 19.601 ; moving_snake:U3|reg_y8[5]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.034      ; 5.465      ;
; 19.602 ; moving_snake:U3|reg_y1[2]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.460      ;
; 19.602 ; moving_snake:U3|reg_y1[2]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.460      ;
; 19.604 ; moving_snake:U3|reg_y1[8]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.458      ;
; 19.604 ; moving_snake:U3|reg_y1[8]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.458      ;
; 19.611 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 5.429      ;
; 19.611 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 5.429      ;
; 19.614 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.023      ; 5.441      ;
; 19.614 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.023      ; 5.441      ;
; 19.616 ; moving_snake:U3|reg_x12[4] ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.015      ; 5.431      ;
; 19.616 ; moving_snake:U3|reg_x12[4] ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.015      ; 5.431      ;
; 19.616 ; moving_snake:U3|reg_x12[4] ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.015      ; 5.431      ;
; 19.616 ; moving_snake:U3|reg_x12[4] ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.015      ; 5.431      ;
; 19.616 ; moving_snake:U3|reg_x12[4] ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.015      ; 5.431      ;
; 19.621 ; moving_snake:U3|reg_y1[2]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.442      ;
; 19.621 ; moving_snake:U3|reg_y1[2]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.442      ;
; 19.621 ; moving_snake:U3|reg_y1[2]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.442      ;
; 19.621 ; moving_snake:U3|reg_y1[2]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.442      ;
; 19.621 ; moving_snake:U3|reg_y1[2]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.442      ;
; 19.623 ; moving_snake:U3|reg_y1[8]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.440      ;
; 19.623 ; moving_snake:U3|reg_y1[8]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.440      ;
; 19.623 ; moving_snake:U3|reg_y1[8]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.440      ;
; 19.623 ; moving_snake:U3|reg_y1[8]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.440      ;
; 19.623 ; moving_snake:U3|reg_y1[8]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.031      ; 5.440      ;
; 19.625 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 5.401      ;
; 19.625 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.006     ; 5.401      ;
; 19.630 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.009      ; 5.411      ;
; 19.630 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.009      ; 5.411      ;
; 19.630 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.009      ; 5.411      ;
; 19.630 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.009      ; 5.411      ;
; 19.630 ; moving_snake:U3|reg_x1[6]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.009      ; 5.411      ;
; 19.632 ; moving_snake:U3|reg_y1[6]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.430      ;
; 19.632 ; moving_snake:U3|reg_y1[6]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.030      ; 5.430      ;
; 19.633 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 5.423      ;
; 19.633 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 5.423      ;
; 19.633 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 5.423      ;
; 19.633 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 5.423      ;
; 19.633 ; moving_snake:U3|reg_y8[3]  ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.024      ; 5.423      ;
; 19.644 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 5.383      ;
; 19.644 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[5] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 5.383      ;
; 19.644 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[3] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 5.383      ;
; 19.644 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y3[4] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 5.383      ;
; 19.644 ; moving_snake:U3|reg_y10[2] ; moving_snake:U3|reg_y2[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.005     ; 5.383      ;
; 19.646 ; moving_snake:U3|reg_y12[3] ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.015      ; 5.401      ;
; 19.646 ; moving_snake:U3|reg_y12[3] ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.015      ; 5.401      ;
; 19.647 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.023      ; 5.408      ;
; 19.647 ; moving_snake:U3|reg_y8[4]  ; moving_snake:U3|reg_y2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.023      ; 5.408      ;
; 19.648 ; moving_snake:U3|reg_y10[3] ; moving_snake:U3|reg_y5[6] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; -0.021     ; 5.363      ;
; 19.649 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_x3[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.037      ; 5.420      ;
; 19.649 ; moving_snake:U3|reg_y1[3]  ; moving_snake:U3|reg_x2[9] ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 25.000       ; 0.037      ; 5.420      ;
+--------+----------------------------+---------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'U0|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                    ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.215 ; over_sync_module:U11|Count_H[5]                      ; over_sync_module:U11|Count_H[5]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|moving_cstate.idle                                                                         ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; snake_game_process:U4|game_current_process.ready     ; snake_game_process:U4|game_current_process.ready                                                           ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; moving_snake:U3|moving_cstate.snake_right            ; moving_snake:U3|moving_cstate.snake_right                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; snake_game_process:U4|game_current_process.wining    ; snake_game_process:U4|game_current_process.wining                                                          ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; snake_game_process:U4|game_current_process.game_over ; snake_game_process:U4|game_current_process.game_over                                                       ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; moving_snake:U3|reg_y9[7]                            ; moving_snake:U3|reg_y10[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; moving_snake:U3|reg_y3[9]                            ; moving_snake:U3|reg_y4[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; moving_snake:U3|reg_y3[8]                            ; moving_snake:U3|reg_y4[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; moving_snake:U3|reg_x3[10]                           ; moving_snake:U3|reg_x4[10]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; moving_snake:U3|reg_x2[9]                            ; moving_snake:U3|reg_x3[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; moving_snake:U3|reg_y6[2]                            ; moving_snake:U3|reg_y7[2]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; moving_snake:U3|reg_y11[6]                           ; moving_snake:U3|reg_y12[6]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; moving_snake:U3|reg_y5[3]                            ; moving_snake:U3|reg_y6[3]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; moving_snake:U3|reg_y2[2]                            ; moving_snake:U3|reg_y3[2]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; moving_snake:U3|reg_x6[6]                            ; moving_snake:U3|reg_x7[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; moving_snake:U3|reg_y9[8]                            ; moving_snake:U3|reg_y10[8]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; moving_snake:U3|reg_y5[4]                            ; moving_snake:U3|reg_y6[4]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; moving_snake:U3|reg_y11[10]                          ; moving_snake:U3|reg_y12[10]                                                                                ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; moving_snake:U3|reg_y2[8]                            ; moving_snake:U3|reg_y3[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; moving_snake:U3|reg_x2[10]                           ; moving_snake:U3|reg_x3[10]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; moving_snake:U3|reg_y11[1]                           ; moving_snake:U3|reg_y12[1]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; moving_snake:U3|reg_y11[8]                           ; moving_snake:U3|reg_y12[8]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; moving_snake:U3|reg_x7[7]                            ; moving_snake:U3|reg_x8[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; moving_snake:U3|reg_y3[6]                            ; moving_snake:U3|reg_y4[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; moving_snake:U3|reg_x4[5]                            ; moving_snake:U3|reg_x5[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; moving_snake:U3|reg_y4[5]                            ; moving_snake:U3|reg_y5[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; moving_snake:U3|reg_y2[6]                            ; moving_snake:U3|reg_y3[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; moving_snake:U3|reg_x9[8]                            ; moving_snake:U3|reg_x10[8]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; moving_snake:U3|reg_x6[3]                            ; moving_snake:U3|reg_x7[3]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; moving_snake:U3|reg_x11[7]                           ; moving_snake:U3|reg_x12[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; moving_snake:U3|reg_y5[6]                            ; moving_snake:U3|reg_y6[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; moving_snake:U3|reg_y14[7]                           ; moving_snake:U3|reg_y15[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; moving_snake:U3|reg_y4[1]                            ; moving_snake:U3|reg_y5[1]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; moving_snake:U3|count0[0]                            ; moving_snake:U3|reg_x0[1]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; moving_snake:U3|reg_y7[6]                            ; moving_snake:U3|reg_y8[6]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.254 ; moving_snake:U3|reg_x6[10]                           ; moving_snake:U3|reg_x7[10]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.406      ;
; 0.257 ; snake_game_process:U4|game_current_process.game_over ; snake_game_process:U4|game_current_process.ready                                                           ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.409      ;
; 0.268 ; over_sync_module:U11|Count_H[5]                      ; over_sync_module:U11|Count_H[10]                                                                           ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.420      ;
; 0.268 ; over_sync_module:U11|Count_H[5]                      ; over_sync_module:U11|Count_H[0]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.420      ;
; 0.298 ; ready_vga_control_module:U6|m[6]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg6 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.489      ;
; 0.300 ; ready_vga_control_module:U6|m[5]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg5 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.491      ;
; 0.302 ; ready_vga_control_module:U6|m[4]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg4 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.493      ;
; 0.302 ; ready_vga_control_module:U6|m[7]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg7 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.493      ;
; 0.304 ; ready_vga_control_module:U6|m[3]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg3 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.495      ;
; 0.305 ; ready_vga_control_module:U6|m[2]                     ; win_rom:U10|altsyncram:altsyncram_component|altsyncram_mf91:auto_generated|ram_block1a6~porta_address_reg2 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.496      ;
; 0.305 ; moving_snake:U3|moving_cstate.snake_down             ; moving_snake:U3|moving_cstate.snake_left                                                                   ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.457      ;
; 0.314 ; moving_snake:U3|reg_x9[2]                            ; moving_snake:U3|reg_x10[2]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.466      ;
; 0.316 ; moving_snake:U3|reg_y6[8]                            ; moving_snake:U3|reg_y7[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.468      ;
; 0.319 ; moving_snake:U3|reg_x3[9]                            ; moving_snake:U3|reg_x4[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.322 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_y2[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; moving_snake:U3|reg_x11[8]                           ; moving_snake:U3|reg_x12[8]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; moving_snake:U3|reg_x14[7]                           ; moving_snake:U3|reg_x15[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_x2[4]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.477      ;
; 0.328 ; moving_snake:U3|reg_y7[1]                            ; moving_snake:U3|reg_y8[1]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.330 ; moving_snake:U3|reg_x14[4]                           ; moving_snake:U3|reg_x15[4]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; moving_snake:U3|reg_x3[7]                            ; moving_snake:U3|reg_x4[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; moving_snake:U3|moving_cstate.snake_left             ; moving_snake:U3|moving_cstate.snake_up                                                                     ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.333 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_x2[1]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_y3[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.487      ;
; 0.336 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_y2[10]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.488      ;
; 0.338 ; moving_snake:U3|reg_x11[6]                           ; moving_snake:U3|reg_x12[6]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.483      ;
; 0.338 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_x2[3]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.490      ;
; 0.339 ; moving_snake:U3|moving_cstate.idle                   ; moving_snake:U3|reg_x2[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.491      ;
; 0.352 ; moving_snake:U3|reg_y11[2]                           ; moving_snake:U3|reg_y12[2]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.506      ;
; 0.356 ; over_sync_module:U11|Count_H[2]                      ; over_sync_module:U11|Count_H[2]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; moving_snake:U3|count[12]                            ; moving_snake:U3|count[12]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; moving_snake:U3|count[14]                            ; moving_snake:U3|count[14]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; moving_snake:U3|count[22]                            ; moving_snake:U3|count[22]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; moving_snake:U3|count2[13]                           ; moving_snake:U3|count2[13]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; over_sync_module:U11|Count_H[9]                      ; over_sync_module:U11|Count_H[9]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; over_sync_module:U11|Count_H[7]                      ; over_sync_module:U11|Count_H[7]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; moving_snake:U3|count1[5]                            ; moving_snake:U3|count1[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; moving_snake:U3|count1[2]                            ; moving_snake:U3|count1[2]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; over_sync_module:U11|Count_V[7]                      ; over_sync_module:U11|Count_V[7]                                                                            ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; moving_snake:U3|count[6]                             ; moving_snake:U3|count[6]                                                                                   ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; moving_snake:U3|count[15]                            ; moving_snake:U3|count[15]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; moving_snake:U3|count0[9]                            ; moving_snake:U3|count0[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; moving_snake:U3|count1[9]                            ; moving_snake:U3|count1[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; moving_snake:U3|count1[7]                            ; moving_snake:U3|count1[7]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; moving_snake:U3|count2[17]                           ; moving_snake:U3|count2[17]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; moving_snake:U3|count2[8]                            ; moving_snake:U3|count2[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; moving_snake:U3|count2[11]                           ; moving_snake:U3|count2[11]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; moving_snake:U3|count2[22]                           ; moving_snake:U3|count2[22]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; moving_snake:U3|count[17]                            ; moving_snake:U3|count[17]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; moving_snake:U3|count[4]                             ; moving_snake:U3|count[4]                                                                                   ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; moving_snake:U3|count[1]                             ; moving_snake:U3|count[1]                                                                                   ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; moving_snake:U3|count2[12]                           ; moving_snake:U3|count2[12]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; moving_snake:U3|count2[24]                           ; moving_snake:U3|count2[24]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; moving_snake:U3|count2[4]                            ; moving_snake:U3|count2[4]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; moving_snake:U3|count2[20]                           ; moving_snake:U3|count2[20]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; moving_snake:U3|reg_y6[9]                            ; moving_snake:U3|reg_y7[9]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; moving_snake:U3|reg_y14[6]                           ; moving_snake:U3|reg_y15[6]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; moving_snake:U3|reg_y11[5]                           ; moving_snake:U3|reg_y12[5]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; moving_snake:U3|count0[0]                            ; moving_snake:U3|count0[0]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; moving_snake:U3|reg_x14[3]                           ; moving_snake:U3|reg_x15[3]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; moving_snake:U3|reg_x2[8]                            ; moving_snake:U3|reg_x3[8]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; moving_snake:U3|reg_y11[4]                           ; moving_snake:U3|reg_y12[4]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; moving_snake:U3|reg_y11[7]                           ; moving_snake:U3|reg_y12[7]                                                                                 ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; moving_snake:U3|count2[5]                            ; moving_snake:U3|count2[5]                                                                                  ; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
+-------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'U0|altpll_component|pll|clk[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a0~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg1 ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg1 ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg2 ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg2 ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg3 ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg3 ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg4 ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg4 ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg5 ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg5 ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg6 ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a17~porta_address_reg6 ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a1~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a2~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a3~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a4~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg1  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg2  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg3  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg4  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg5  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a6~porta_address_reg6  ;
; 10.577 ; 12.500       ; 1.923          ; High Pulse Width ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 10.577 ; 12.500       ; 1.923          ; Low Pulse Width  ; U0|altpll_component|pll|clk[0] ; Rise       ; over_rom:U13|altsyncram:altsyncram_component|altsyncram_kmb1:auto_generated|ram_block1a7~porta_address_reg0  ;
+--------+--------------+----------------+------------------+--------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U0|altpll_component|pll|clk[0]   ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U0|altpll_component|pll|clk[0]   ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; U0|altpll_component|pll|inclk[0] ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; U0|altpll_component|pll|inclk[0] ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                      ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                      ;
; 47.620 ; 50.000       ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; down      ; clk        ; 6.675 ; 6.675 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; enter     ; clk        ; 3.899 ; 3.899 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; left      ; clk        ; 7.059 ; 7.059 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; right     ; clk        ; 7.101 ; 7.101 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; up        ; clk        ; 6.887 ; 6.887 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; down      ; clk        ; -4.043 ; -4.043 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; enter     ; clk        ; -3.646 ; -3.646 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; left      ; clk        ; -3.931 ; -3.931 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; right     ; clk        ; -4.272 ; -4.272 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; up        ; clk        ; -4.112 ; -4.112 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; HSYNC_Sig ; clk        ; 3.591 ; 3.591 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; Red_Sig   ; clk        ; 9.193 ; 9.193 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; VSYNC_Sig ; clk        ; 3.704 ; 3.704 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; HSYNC_Sig ; clk        ; 2.828 ; 2.828 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; Red_Sig   ; clk        ; 2.672 ; 2.672 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; VSYNC_Sig ; clk        ; 2.817 ; 2.817 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+---------------------------------+-------+-------+----------+---------+---------------------+
; Clock                           ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                ; 7.362 ; 0.215 ; N/A      ; N/A     ; 9.723               ;
;  U0|altpll_component|pll|clk[0] ; 7.362 ; 0.215 ; N/A      ; N/A     ; 9.723               ;
;  clk                            ; N/A   ; N/A   ; N/A      ; N/A     ; 25.000              ;
; Design-wide TNS                 ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  U0|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; down      ; clk        ; 16.289 ; 16.289 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; enter     ; clk        ; 7.910  ; 7.910  ; Rise       ; U0|altpll_component|pll|clk[0] ;
; left      ; clk        ; 17.566 ; 17.566 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; right     ; clk        ; 17.808 ; 17.808 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; up        ; clk        ; 17.001 ; 17.001 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; down      ; clk        ; -4.043 ; -4.043 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; enter     ; clk        ; -3.646 ; -3.646 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; left      ; clk        ; -3.931 ; -3.931 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; right     ; clk        ; -4.272 ; -4.272 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; up        ; clk        ; -4.112 ; -4.112 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+------------+--------+--------+------------+--------------------------------+
; HSYNC_Sig ; clk        ; 10.164 ; 10.164 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; Red_Sig   ; clk        ; 25.834 ; 25.834 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; VSYNC_Sig ; clk        ; 10.580 ; 10.580 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+------------+-------+-------+------------+--------------------------------+
; HSYNC_Sig ; clk        ; 2.828 ; 2.828 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; Red_Sig   ; clk        ; 2.672 ; 2.672 ; Rise       ; U0|altpll_component|pll|clk[0] ;
; VSYNC_Sig ; clk        ; 2.817 ; 2.817 ; Rise       ; U0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 867651   ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; From Clock                     ; To Clock                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
; U0|altpll_component|pll|clk[0] ; U0|altpll_component|pll|clk[0] ; 867651   ; 0        ; 0        ; 0        ;
+--------------------------------+--------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 1792  ; 1792 ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 339   ; 339  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 08 22:56:19 2014
Info: Command: quartus_sta snake_vga_test -c snake_vga_test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'snake_vga_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 50.000 -waveform {0.000 25.000} -name clk clk
    Info (332110): create_generated_clock -source {U0|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {U0|altpll_component|pll|clk[0]} {U0|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 7.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.362         0.000 U0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 U0|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.723
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.723         0.000 U0|altpll_component|pll|clk[0] 
    Info (332119):    25.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 6 output pins without output pin load capacitance assignment
    Info (306007): Pin "Red_Sig" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Green_Sig" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Blue_Sig" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "HSYNC_Sig" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VSYNC_Sig" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "buzz" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 19.477
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.477         0.000 U0|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 U0|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.577
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.577         0.000 U0|altpll_component|pll|clk[0] 
    Info (332119):    25.000         0.000 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 300 megabytes
    Info: Processing ended: Sat Nov 08 22:56:23 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


