// Seed: 2678988106
module module_0 (
    output reg id_0,
    input id_1,
    output id_2,
    output reg id_3
);
  logic id_4;
  initial begin
    if (1) if (1) id_0 <= 1;
    id_3 <= 1'b0;
  end
endmodule
