Running in Lattice mode

Starting:    D:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     D:\lscc\diamond\3.11_x64\synpbase
Hostname:    THINK
Date:        Mon Sep 21 20:07:41 2020
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch sid_impl_synplify.tcl
ProductType: synplify_pro




log file: "J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon Sep 21 20:07:43 2020

Return Code: 0
Run Time:00h:00m:01s
log file: "J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srr"
Running: impl in foreground

Running proj_1|impl

Running Flow: compile (Compile) on proj_1|impl
# Mon Sep 21 20:07:43 2020

Running Flow: compile_flow (Compile Process) on proj_1|impl
# Mon Sep 21 20:07:43 2020

Running: compiler (Compile Input) on proj_1|impl
# Mon Sep 21 20:07:43 2020
Copied J:\AlfheimSystems\Projects\lattice\sid\impl\synwork\sid_impl_comp.srs to J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srs

compiler completed
# Mon Sep 21 20:07:49 2020

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl
# Mon Sep 21 20:07:49 2020

multi_srs_gen completed
# Mon Sep 21 20:07:50 2020

Return Code: 0
Run Time:00h:00m:01s
Copied J:\AlfheimSystems\Projects\lattice\sid\impl\synwork\sid_impl_mult.srs to J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srs
Copied J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srr to J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srf
Complete: Compile Process on proj_1|impl

Running: premap (Premap) on proj_1|impl
# Mon Sep 21 20:07:50 2020

premap completed with warnings
# Mon Sep 21 20:07:56 2020

Return Code: 1
Run Time:00h:00m:06s
Complete: Compile on proj_1|impl

Running Flow: map (Map) on proj_1|impl
# Mon Sep 21 20:07:56 2020
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl
# Mon Sep 21 20:07:56 2020
Copied J:\AlfheimSystems\Projects\lattice\sid\impl\synwork\sid_impl_m.srm to J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srm

fpga_mapper completed with warnings
# Mon Sep 21 20:08:03 2020

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on proj_1|impl
Copied J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srr to J:\AlfheimSystems\Projects\lattice\sid\impl\sid_impl.srf
Complete: Logic Synthesis on proj_1|impl
TCL script complete: "sid_impl_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
J:\AlfheimSystems\Projects\lattice\sid\impl\proj_1.prj
batch mode default:no
