<!DOCTYPE html>
<html><head><title>joekychen/linux » include › net › caif › caif_spi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>caif_spi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) ST-Ericsson AB 2010</span>
<span class="cm"> * Author:	Daniel Martensson / Daniel.Martensson@stericsson.com</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> */</span>

<span class="cp">#ifndef CAIF_SPI_H_</span>
<span class="cp">#define CAIF_SPI_H_</span>

<span class="cp">#include &lt;net/caif/caif_device.h&gt;</span>

<span class="cp">#define SPI_CMD_WR			0x00</span>
<span class="cp">#define SPI_CMD_RD			0x01</span>
<span class="cp">#define SPI_CMD_EOT			0x02</span>
<span class="cp">#define SPI_CMD_IND			0x04</span>

<span class="cp">#define SPI_DMA_BUF_LEN			8192</span>

<span class="cp">#define WL_SZ				2	</span><span class="cm">/* 16 bits. */</span><span class="cp"></span>
<span class="cp">#define SPI_CMD_SZ			4	</span><span class="cm">/* 32 bits. */</span><span class="cp"></span>
<span class="cp">#define SPI_IND_SZ			4	</span><span class="cm">/* 32 bits. */</span><span class="cp"></span>

<span class="cp">#define SPI_XFER			0</span>
<span class="cp">#define SPI_SS_ON			1</span>
<span class="cp">#define SPI_SS_OFF			2</span>
<span class="cp">#define SPI_TERMINATE			3</span>

<span class="cm">/* Minimum time between different levels is 50 microseconds. */</span>
<span class="cp">#define MIN_TRANSITION_TIME_USEC	50</span>

<span class="cm">/* Defines for calculating duration of SPI transfers for a particular</span>
<span class="cm"> * number of bytes.</span>
<span class="cm"> */</span>
<span class="cp">#define SPI_MASTER_CLK_MHZ		13</span>
<span class="cp">#define SPI_XFER_TIME_USEC(bytes, clk) (((bytes) * 8) / clk)</span>

<span class="cm">/* Normally this should be aligned on the modem in order to benefit from full</span>
<span class="cm"> * duplex transfers. However a size of 8188 provokes errors when running with</span>
<span class="cm"> * the modem. These errors occur when packet sizes approaches 4 kB of data.</span>
<span class="cm"> */</span>
<span class="cp">#define CAIF_MAX_SPI_FRAME 4092</span>

<span class="cm">/* Maximum number of uplink CAIF frames that can reside in the same SPI frame.</span>
<span class="cm"> * This number should correspond with the modem setting. The application side</span>
<span class="cm"> * CAIF accepts any number of embedded downlink CAIF frames.</span>
<span class="cm"> */</span>
<span class="cp">#define CAIF_MAX_SPI_PKTS 9</span>

<span class="cm">/* Decides if SPI buffers should be prefilled with 0xFF pattern for easier</span>
<span class="cm"> * debugging. Both TX and RX buffers will be filled before the transfer.</span>
<span class="cm"> */</span>
<span class="cp">#define CFSPI_DBG_PREFILL		0</span>

<span class="cm">/* Structure describing a SPI transfer. */</span>
<span class="k">struct</span> <span class="n">cfspi_xfer</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">tx_dma_len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_dma_len</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">va_tx</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">dma_addr_t</span> <span class="n">pa_tx</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">va_rx</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">pa_rx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Structure implemented by the SPI interface. */</span>
<span class="k">struct</span> <span class="n">cfspi_ifc</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">ss_cb</span><span class="p">)</span> <span class="p">(</span><span class="n">bool</span> <span class="n">assert</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cfspi_ifc</span> <span class="o">*</span><span class="n">ifc</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">xfer_done_cb</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cfspi_ifc</span> <span class="o">*</span><span class="n">ifc</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Structure implemented by SPI clients. */</span>
<span class="k">struct</span> <span class="n">cfspi_dev</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">init_xfer</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cfspi_xfer</span> <span class="o">*</span><span class="n">xfer</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cfspi_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">sig_xfer</span><span class="p">)</span> <span class="p">(</span><span class="n">bool</span> <span class="n">xfer</span><span class="p">,</span> <span class="k">struct</span> <span class="n">cfspi_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">cfspi_ifc</span> <span class="o">*</span><span class="n">ifc</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clk_mhz</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Enumeration describing the CAIF SPI state. */</span>
<span class="k">enum</span> <span class="n">cfspi_state</span> <span class="p">{</span>
	<span class="n">CFSPI_STATE_WAITING</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_AWAKE</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_FETCH_PKT</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_GET_NEXT</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_INIT_XFER</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_WAIT_ACTIVE</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_SIG_ACTIVE</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_WAIT_XFER_DONE</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_XFER_DONE</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_WAIT_INACTIVE</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_SIG_INACTIVE</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_DELIVER_PKT</span><span class="p">,</span>
	<span class="n">CFSPI_STATE_MAX</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Structure implemented by SPI physical interfaces. */</span>
<span class="k">struct</span> <span class="n">cfspi</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">caif_dev_common</span> <span class="n">cfdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff_head</span> <span class="n">qhead</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff_head</span> <span class="n">chead</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tx_cpck_len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tx_npck_len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_cpck_len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_npck_len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cfspi_ifc</span> <span class="n">ifc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cfspi_xfer</span> <span class="n">xfer</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cfspi_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">work</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">workqueue_struct</span> <span class="o">*</span><span class="n">wq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
	<span class="kt">int</span>    <span class="n">flow_off_sent</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">qd_low_mark</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">qd_high_mark</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="n">comp</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span> <span class="n">wait</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">flow_stop</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">slave</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">slave_talked</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_DEBUG_FS</span>
	<span class="k">enum</span> <span class="n">cfspi_state</span> <span class="n">dbg_state</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">pcmd</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tx_ppck_len</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rx_ppck_len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">dbgfs_dir</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">dbgfs_state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dentry</span> <span class="o">*</span><span class="n">dbgfs_frame</span><span class="p">;</span>
<span class="cp">#endif				</span><span class="cm">/* CONFIG_DEBUG_FS */</span><span class="cp"></span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">spi_frm_align</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">spi_up_head_align</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">spi_up_tail_align</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">spi_down_head_align</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">spi_down_tail_align</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">cfspi_spi_driver</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">cfspi_dbg_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">cfspi</span> <span class="o">*</span><span class="n">cfspi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cfspi_xmitfrm</span><span class="p">(</span><span class="k">struct</span> <span class="n">cfspi</span> <span class="o">*</span><span class="n">cfspi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cfspi_xmitlen</span><span class="p">(</span><span class="k">struct</span> <span class="n">cfspi</span> <span class="o">*</span><span class="n">cfspi</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cfspi_rxfrm</span><span class="p">(</span><span class="k">struct</span> <span class="n">cfspi</span> <span class="o">*</span><span class="n">cfspi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cfspi_spi_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cfspi_spi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cfspi_xmitfrm</span><span class="p">(</span><span class="k">struct</span> <span class="n">cfspi</span> <span class="o">*</span><span class="n">cfspi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cfspi_xmitlen</span><span class="p">(</span><span class="k">struct</span> <span class="n">cfspi</span> <span class="o">*</span><span class="n">cfspi</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cfspi_rxfrm</span><span class="p">(</span><span class="k">struct</span> <span class="n">cfspi</span> <span class="o">*</span><span class="n">cfspi</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cfspi_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">);</span>

<span class="cp">#endif				</span><span class="cm">/* CAIF_SPI_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
