Analysis & Synthesis report for trisc2
Tue Apr 26 21:06:34 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Source assignments for Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated
 12. Parameter Settings for User Entity Instance: OnOffToggle:DivideX2
 13. Parameter Settings for User Entity Instance: BinUp:AddressGen
 14. Parameter Settings for User Entity Instance: Lab11RAM:RAM|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "Lab11RAM:RAM"
 17. Port Connectivity Checks: "BinUp:AddressGen"
 18. Port Connectivity Checks: "OnOffToggle:DivideX2"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 26 21:06:34 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; trisc2                                      ;
; Top-level Entity Name              ; trisc2                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 70                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DCF484C7G     ;                    ;
; Top-level entity name                                            ; trisc2             ; trisc2             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+--------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+--------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; ../RAMtesterCode/BinUp/BinUp.v             ; yes             ; User Verilog HDL File        ; C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v             ;         ;
; ../RAMtesterCode/Lab11RAM/Lab11RAM.v       ; yes             ; User Wizard-Generated File   ; C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v       ;         ;
; ../RAMtesterCode/OnOffToggle/OnOffToggle.v ; yes             ; User Verilog HDL File        ; C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v ;         ;
; trisc2.v                                   ; yes             ; User Verilog HDL File        ; C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v                         ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal201.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc              ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_ene1.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf           ;         ;
+--------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 70    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; Mode  ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 70    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |trisc2                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 70   ; 0            ; 0          ; |trisc2             ; trisc2      ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; BinUp:AddressGen|Q[0..3]              ; Lost fanout        ;
; OnOffToggle:DivideX2|state            ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                       ;
+-----------------------+--------------------+----------------------------------------------------------------------+
; Register name         ; Reason for Removal ; Registers Removed due to This Register                               ;
+-----------------------+--------------------+----------------------------------------------------------------------+
; BinUp:AddressGen|Q[0] ; Lost Fanouts       ; BinUp:AddressGen|Q[3], BinUp:AddressGen|Q[2], BinUp:AddressGen|Q[1], ;
;                       ;                    ; OnOffToggle:DivideX2|state                                           ;
+-----------------------+--------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnOffToggle:DivideX2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; ON             ; 1     ; Unsigned Binary                          ;
; OFF            ; 0     ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinUp:AddressGen ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab11RAM:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ene1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; Lab11RAM:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab11RAM:RAM"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "BinUp:AddressGen" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; load ; Input ; Info     ; Stuck at VCC       ;
; D    ; Input ; Info     ; Stuck at GND       ;
+------+-------+----------+--------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "OnOffToggle:DivideX2" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; IN   ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 70                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Apr 26 21:06:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trisc2 -c trisc2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binary2seven/binary2seven.v
    Info (12023): Found entity 1: binary2seven File: C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/binary2seven/binary2seven.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/binup/binup.v
    Info (12023): Found entity 1: BinUp File: C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/BinUp/BinUp.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/lab11ram/lab11ram.v
    Info (12023): Found entity 1: Lab11RAM File: C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/shore/desktop/digitallogicverilog/ramtestercode/onofftoggle/onofftoggle.v
    Info (12023): Found entity 1: OnOffToggle File: C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/OnOffToggle/OnOffToggle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file trisc2.v
    Info (12023): Found entity 1: trisc2 File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 1
Info (12127): Elaborating entity "trisc2" for the top level hierarchy
Warning (10858): Verilog HDL warning at trisc2.v(14): object ramAddress used but never assigned File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 14
Warning (10858): Verilog HDL warning at trisc2.v(15): object C4 used but never assigned File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 15
Warning (10858): Verilog HDL warning at trisc2.v(16): object MDI used but never assigned File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 16
Warning (10030): Net "ramAddress" at trisc2.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 14
Warning (10030): Net "MDI" at trisc2.v(16) has no driver or initial value, using a default initial value '0' File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 16
Warning (10030): Net "c5" at trisc2.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10030): Net "C4" at trisc2.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 15
Warning (10034): Output port "PChex" at trisc2.v(5) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
Warning (10034): Output port "MARhex" at trisc2.v(5) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
Warning (10034): Output port "MDout" at trisc2.v(6) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
Warning (10034): Output port "MDin" at trisc2.v(6) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
Warning (10034): Output port "c0" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c1" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c2" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c3" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c4" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c7" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c8" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c9" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c10" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c11" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c12" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c13" at trisc2.v(7) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
Warning (10034): Output port "c14" at trisc2.v(8) has no driver File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 8
Info (12128): Elaborating entity "OnOffToggle" for hierarchy "OnOffToggle:DivideX2" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 28
Info (12128): Elaborating entity "BinUp" for hierarchy "BinUp:AddressGen" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 36
Info (12128): Elaborating entity "Lab11RAM" for hierarchy "Lab11RAM:RAM" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 44
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab11RAM:RAM|altsyncram:altsyncram_component" File: C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "Lab11RAM:RAM|altsyncram:altsyncram_component" File: C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v Line: 86
Info (12133): Instantiated megafunction "Lab11RAM:RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/shore/Desktop/DigitalLogicVerilog/RAMtesterCode/Lab11RAM/Lab11RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ene1.tdf
    Info (12023): Found entity 1: altsyncram_ene1 File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ene1" for hierarchy "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|q_a[0]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 37
        Warning (14320): Synthesized away node "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|q_a[1]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 60
        Warning (14320): Synthesized away node "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|q_a[2]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 83
        Warning (14320): Synthesized away node "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|q_a[3]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 106
        Warning (14320): Synthesized away node "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|q_a[4]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 129
        Warning (14320): Synthesized away node "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|q_a[5]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 152
        Warning (14320): Synthesized away node "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|q_a[6]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 175
        Warning (14320): Synthesized away node "Lab11RAM:RAM|altsyncram:altsyncram_component|altsyncram_ene1:auto_generated|q_a[7]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/db/altsyncram_ene1.tdf Line: 198
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PChex[0]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "PChex[1]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "PChex[2]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "PChex[3]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "PChex[4]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "PChex[5]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "PChex[6]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "MARhex[0]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "MARhex[1]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "MARhex[2]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "MARhex[3]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "MARhex[4]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "MARhex[5]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "MARhex[6]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 5
    Warning (13410): Pin "MDout[0]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[1]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[2]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[3]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[4]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[5]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[6]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[7]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[8]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[9]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[10]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[11]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[12]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDout[13]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[0]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[1]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[2]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[3]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[4]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[5]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[6]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[7]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[8]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[9]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[10]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[11]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[12]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "MDin[13]" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 6
    Warning (13410): Pin "c0" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c1" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c2" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c3" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c4" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c5" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c7" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c8" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c9" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c10" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c11" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c12" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c13" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 7
    Warning (13410): Pin "c14" is stuck at GND File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 8
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Mode" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 2
    Warning (15610): No output dependent on input pin "ClockIn" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 2
    Warning (15610): No output dependent on input pin "ClearAddGen" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 2
    Warning (15610): No output dependent on input pin "RW" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 2
    Warning (15610): No output dependent on input pin "DataIn[0]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 3
    Warning (15610): No output dependent on input pin "DataIn[1]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 3
    Warning (15610): No output dependent on input pin "DataIn[2]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 3
    Warning (15610): No output dependent on input pin "DataIn[3]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 3
    Warning (15610): No output dependent on input pin "DataIn[4]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 3
    Warning (15610): No output dependent on input pin "DataIn[5]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 3
    Warning (15610): No output dependent on input pin "DataIn[6]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 3
    Warning (15610): No output dependent on input pin "DataIn[7]" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 3
    Warning (15610): No output dependent on input pin "startStop" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 4
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/trisc2.v Line: 4
Info (21057): Implemented 70 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 56 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Tue Apr 26 21:06:34 2022
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/shore/Desktop/DigitalLogicVerilog/trisc2/output_files/trisc2.map.smsg.


