

================================================================
== Vitis HLS Report for 'inner_layer_1_Pipeline_WEIGHTS_LOOP_1'
================================================================
* Date:           Tue Oct 29 15:19:20 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        2|   196607|  20.000 ns|  1.966 ms|    2|  196607|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_1  |        0|   196605|         4|          3|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    217|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|     181|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     181|    282|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                          Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |WEIGHTS_U  |input_layer_Pipeline_WEIGHTS_LOOP_0_WEIGHTS_ROM_AUTO_1R  |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                                         |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln88_fu_153_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln93_fu_175_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln94_fu_181_p2     |         +|   0|  0|  20|          15|          15|
    |sub_ln90_fu_143_p2     |         -|   0|  0|  15|           8|           8|
    |icmp_ln88_fu_134_p2    |      icmp|   0|  0|  71|          64|          64|
    |select_ln94_fu_195_p3  |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 217|         169|         107|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |weight_index_fu_48           |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  65|         14|   69|        140|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_235  |   8|   0|    8|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |icmp_ln88_reg_240              |   1|   0|    1|          0|
    |neuron_state_reg_249           |   1|   0|    1|          0|
    |select_ln94_reg_258            |  15|   0|   15|          0|
    |weight_index_5_reg_229         |  64|   0|   64|          0|
    |weight_index_fu_48             |  64|   0|   64|          0|
    |zext_ln85_cast_reg_224         |   8|   0|   64|         56|
    |zext_ln88_1_cast_reg_219       |  14|   0|   64|         50|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 181|   0|  287|        106|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  inner_layer_1_Pipeline_WEIGHTS_LOOP_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  inner_layer_1_Pipeline_WEIGHTS_LOOP_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  inner_layer_1_Pipeline_WEIGHTS_LOOP_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  inner_layer_1_Pipeline_WEIGHTS_LOOP_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  inner_layer_1_Pipeline_WEIGHTS_LOOP_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  inner_layer_1_Pipeline_WEIGHTS_LOOP_1|  return value|
|zext_ln88                  |   in|   14|     ap_none|                              zext_ln88|        scalar|
|zext_ln85                  |   in|    8|     ap_none|                              zext_ln85|        scalar|
|zext_ln88_1                |   in|   14|     ap_none|                            zext_ln88_1|        scalar|
|trunc_ln                   |   in|    8|     ap_none|                               trunc_ln|        scalar|
|NEURONS_STATE_address0     |  out|    8|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_STATE_q0           |   in|    1|   ap_memory|                          NEURONS_STATE|         array|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|                       NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|                       NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 7 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln"   --->   Operation 8 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln88_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln88_1"   --->   Operation 9 'read' 'zext_ln88_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln85_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln85"   --->   Operation 10 'read' 'zext_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln88_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln88"   --->   Operation 11 'read' 'zext_ln88_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln88_1_cast = zext i14 %zext_ln88_1_read"   --->   Operation 12 'zext' 'zext_ln88_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln85_cast = zext i8 %zext_ln85_read"   --->   Operation 13 'zext' 'zext_ln85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln88_cast = zext i14 %zext_ln88_read"   --->   Operation 14 'zext' 'zext_ln88_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln88_cast, i64 %weight_index"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.23>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%weight_index_5 = load i64 %weight_index" [src/RNI.cpp:90]   --->   Operation 17 'load' 'weight_index_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln85_cast"   --->   Operation 18 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.52ns)   --->   "%icmp_ln88 = icmp_slt  i64 %weight_index_5, i64 %zext_ln88_1_cast" [src/RNI.cpp:88]   --->   Operation 20 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc39.loopexit.exitStub, void %for.body13.split" [src/RNI.cpp:88]   --->   Operation 21 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i64 %weight_index_5" [src/RNI.cpp:90]   --->   Operation 22 'trunc' 'trunc_ln90' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%sub_ln90 = sub i8 %trunc_ln90, i8 %trunc_ln_read" [src/RNI.cpp:90]   --->   Operation 23 'sub' 'sub_ln90' <Predicate = (icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %sub_ln90" [src/RNI.cpp:90]   --->   Operation 24 'zext' 'zext_ln90' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln90" [src/RNI.cpp:90]   --->   Operation 25 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:90]   --->   Operation 26 'load' 'neuron_state' <Predicate = (icmp_ln88)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:88]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/RNI.cpp:88]   --->   Operation 28 'specloopname' 'specloopname_ln88' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%neuron_state = load i8 %NEURONS_STATE_addr" [src/RNI.cpp:90]   --->   Operation 29 'load' 'neuron_state' <Predicate = (icmp_ln88)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %neuron_state, void %for.inc, void %if.then" [src/RNI.cpp:91]   --->   Operation 30 'br' 'br_ln91' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_5" [src/RNI.cpp:93]   --->   Operation 31 'getelementptr' 'WEIGHTS_addr' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:93]   --->   Operation 32 'load' 'WEIGHTS_load' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:93]   --->   Operation 33 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 34 [1/1] (3.52ns)   --->   "%add_ln88 = add i64 %weight_index_5, i64 1" [src/RNI.cpp:88]   --->   Operation 34 'add' 'add_ln88' <Predicate = (icmp_ln88)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln88 = store i64 %add_ln88, i64 %weight_index" [src/RNI.cpp:88]   --->   Operation 35 'store' 'store_ln88' <Predicate = (icmp_ln88)> <Delay = 1.58>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.body13" [src/RNI.cpp:88]   --->   Operation 36 'br' 'br_ln88' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 37 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:93]   --->   Operation 37 'load' 'WEIGHTS_load' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i8 %WEIGHTS_load" [src/RNI.cpp:93]   --->   Operation 38 'sext' 'sext_ln93' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:93]   --->   Operation 39 'load' 'NEURONS_MEMBRANE_load' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln93_1 = sext i8 %WEIGHTS_load" [src/RNI.cpp:93]   --->   Operation 40 'sext' 'sext_ln93_1' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:93]   --->   Operation 41 'trunc' 'trunc_ln93' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.07ns)   --->   "%add_ln93 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln93" [src/RNI.cpp:93]   --->   Operation 42 'add' 'add_ln93' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.94ns)   --->   "%add_ln94 = add i15 %trunc_ln93, i15 %sext_ln93_1" [src/RNI.cpp:94]   --->   Operation 43 'add' 'add_ln94' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln93, i32 15" [src/RNI.cpp:94]   --->   Operation 44 'bitselect' 'tmp' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.75ns)   --->   "%select_ln94 = select i1 %tmp, i15 0, i15 %add_ln94" [src/RNI.cpp:94]   --->   Operation 45 'select' 'select_ln94' <Predicate = (icmp_ln88 & neuron_state)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%select_ln94_cast = zext i15 %select_ln94" [src/RNI.cpp:94]   --->   Operation 46 'zext' 'select_ln94_cast' <Predicate = (neuron_state)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln94 = store i16 %select_ln94_cast, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:94]   --->   Operation 47 'store' 'store_ln94' <Predicate = (neuron_state)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc" [src/RNI.cpp:98]   --->   Operation 48 'br' 'br_ln98' <Predicate = (neuron_state)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln88]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln85]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln88_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_index           (alloca           ) [ 011100]
trunc_ln_read          (read             ) [ 001000]
zext_ln88_1_read       (read             ) [ 000000]
zext_ln85_read         (read             ) [ 000000]
zext_ln88_read         (read             ) [ 000000]
zext_ln88_1_cast       (zext             ) [ 001000]
zext_ln85_cast         (zext             ) [ 001000]
zext_ln88_cast         (zext             ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
weight_index_5         (load             ) [ 000100]
NEURONS_MEMBRANE_addr  (getelementptr    ) [ 011111]
specpipeline_ln0       (specpipeline     ) [ 000000]
icmp_ln88              (icmp             ) [ 011110]
br_ln88                (br               ) [ 000000]
trunc_ln90             (trunc            ) [ 000000]
sub_ln90               (sub              ) [ 000000]
zext_ln90              (zext             ) [ 000000]
NEURONS_STATE_addr     (getelementptr    ) [ 000100]
speclooptripcount_ln88 (speclooptripcount) [ 000000]
specloopname_ln88      (specloopname     ) [ 000000]
neuron_state           (load             ) [ 011111]
br_ln91                (br               ) [ 000000]
WEIGHTS_addr           (getelementptr    ) [ 010010]
add_ln88               (add              ) [ 000000]
store_ln88             (store            ) [ 000000]
br_ln88                (br               ) [ 000000]
WEIGHTS_load           (load             ) [ 000000]
sext_ln93              (sext             ) [ 000000]
NEURONS_MEMBRANE_load  (load             ) [ 000000]
sext_ln93_1            (sext             ) [ 000000]
trunc_ln93             (trunc            ) [ 000000]
add_ln93               (add              ) [ 000000]
add_ln94               (add              ) [ 000000]
tmp                    (bitselect        ) [ 000000]
select_ln94            (select           ) [ 001001]
select_ln94_cast       (zext             ) [ 000000]
store_ln94             (store            ) [ 000000]
br_ln98                (br               ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln88">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln85">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln88_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WEIGHTS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="weight_index_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="trunc_ln_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln88_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="14" slack="0"/>
<pin id="60" dir="0" index="1" bw="14" slack="0"/>
<pin id="61" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln88_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln85_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln85_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln88_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="14" slack="0"/>
<pin id="73" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln88_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="1"/>
<pin id="80" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="NEURONS_STATE_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_state/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="WEIGHTS_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="64" slack="1"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="1"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/3 store_ln94/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln88_1_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_1_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln85_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln88_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="weight_index_5_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="1"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_5/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln88_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="1"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln90_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sub_ln90_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="1"/>
<pin id="146" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln90_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln88_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln88_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="2"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln93_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln93_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_1/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln93_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln93_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln94_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="15" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln94_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="15" slack="0"/>
<pin id="198" dir="0" index="2" bw="15" slack="0"/>
<pin id="199" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln94_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="15" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln94_cast/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="weight_index_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="214" class="1005" name="trunc_ln_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="zext_ln88_1_cast_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88_1_cast "/>
</bind>
</comp>

<comp id="224" class="1005" name="zext_ln85_cast_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln85_cast "/>
</bind>
</comp>

<comp id="229" class="1005" name="weight_index_5_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="weight_index_5 "/>
</bind>
</comp>

<comp id="235" class="1005" name="NEURONS_MEMBRANE_addr_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln88_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="244" class="1005" name="NEURONS_STATE_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_STATE_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="neuron_state_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="neuron_state "/>
</bind>
</comp>

<comp id="253" class="1005" name="WEIGHTS_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="1"/>
<pin id="255" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="select_ln94_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="15" slack="1"/>
<pin id="260" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln94 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="117"><net_src comp="58" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="64" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="70" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="131" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="103" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="103" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="109" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="109" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="163" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="171" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="167" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="42" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="175" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="181" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="210"><net_src comp="48" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="217"><net_src comp="52" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="222"><net_src comp="114" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="227"><net_src comp="118" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="232"><net_src comp="131" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="238"><net_src comp="76" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="243"><net_src comp="134" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="83" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="252"><net_src comp="90" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="96" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="261"><net_src comp="195" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {}
	Port: WEIGHTS | {}
	Port: NEURONS_MEMBRANE | {5 }
 - Input state : 
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : zext_ln88 | {1 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : zext_ln85 | {1 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : zext_ln88_1 | {1 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : trunc_ln | {1 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : NEURONS_STATE | {2 3 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : WEIGHTS | {3 4 }
	Port: inner_layer_1_Pipeline_WEIGHTS_LOOP_1 : NEURONS_MEMBRANE | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln88 : 1
		br_ln88 : 2
		trunc_ln90 : 1
		sub_ln90 : 2
		zext_ln90 : 3
		NEURONS_STATE_addr : 4
		neuron_state : 5
	State 3
		br_ln91 : 1
		WEIGHTS_load : 1
		store_ln88 : 1
	State 4
		sext_ln93 : 1
		sext_ln93_1 : 1
		trunc_ln93 : 1
		add_ln93 : 2
		add_ln94 : 2
		tmp : 3
		select_ln94 : 4
	State 5
		store_ln94 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln88_fu_153       |    0    |    71   |
|    add   |       add_ln93_fu_175       |    0    |    23   |
|          |       add_ln94_fu_181       |    0    |    20   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln88_fu_134      |    0    |    71   |
|----------|-----------------------------|---------|---------|
|    sub   |       sub_ln90_fu_143       |    0    |    15   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln94_fu_195     |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |   trunc_ln_read_read_fu_52  |    0    |    0    |
|   read   | zext_ln88_1_read_read_fu_58 |    0    |    0    |
|          |  zext_ln85_read_read_fu_64  |    0    |    0    |
|          |  zext_ln88_read_read_fu_70  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   zext_ln88_1_cast_fu_114   |    0    |    0    |
|          |    zext_ln85_cast_fu_118    |    0    |    0    |
|   zext   |    zext_ln88_cast_fu_122    |    0    |    0    |
|          |       zext_ln90_fu_148      |    0    |    0    |
|          |   select_ln94_cast_fu_203   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln90_fu_139      |    0    |    0    |
|          |      trunc_ln93_fu_171      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln93_fu_163      |    0    |    0    |
|          |      sext_ln93_1_fu_167     |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_187         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   215   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_235|    8   |
|  NEURONS_STATE_addr_reg_244 |    8   |
|     WEIGHTS_addr_reg_253    |   14   |
|      icmp_ln88_reg_240      |    1   |
|     neuron_state_reg_249    |    1   |
|     select_ln94_reg_258     |   15   |
|    trunc_ln_read_reg_214    |    8   |
|    weight_index_5_reg_229   |   64   |
|     weight_index_reg_207    |   64   |
|    zext_ln85_cast_reg_224   |   64   |
|   zext_ln88_1_cast_reg_219  |   64   |
+-----------------------------+--------+
|            Total            |   311  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_103 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   215  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   311  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   311  |   233  |
+-----------+--------+--------+--------+
