/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _MVLS_TN7_HPDPLL_IPXACT_H_
#define _MVLS_TN7_HPDPLL_IPXACT_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: mvls_tn7_hpdpll.MAIN                      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 800                  */
/* Group: mvls_tn7_hpdpll.MAIN.MAIN                                        */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_ADDRESS 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_BYTE_ADDRESS 0x0u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register0                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_ADDRESS 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_BYTE_ADDRESS 0x0u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register1                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_ADDRESS 0x1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_BYTE_ADDRESS 0x2u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register2                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_ADDRESS 0x2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_BYTE_ADDRESS 0x4u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register3                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_ADDRESS 0x3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_BYTE_ADDRESS 0x6u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register4                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_ADDRESS 0x4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_BYTE_ADDRESS 0x8u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register5                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_ADDRESS 0x5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_BYTE_ADDRESS 0xau
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register6                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_ADDRESS 0x6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_BYTE_ADDRESS 0xcu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register7                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_ADDRESS 0x7u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_BYTE_ADDRESS 0xeu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register8                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_ADDRESS 0x8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_BYTE_ADDRESS 0x10u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register9                           */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_ADDRESS 0x9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_BYTE_ADDRESS 0x12u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register10                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_ADDRESS 0xau
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_BYTE_ADDRESS 0x14u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register11                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_ADDRESS 0xbu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_BYTE_ADDRESS 0x16u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register12                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_ADDRESS 0xcu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_BYTE_ADDRESS 0x18u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register13                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_ADDRESS 0xdu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_BYTE_ADDRESS 0x1au
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register14                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_ADDRESS 0xeu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_BYTE_ADDRESS 0x1cu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register18                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_ADDRESS 0x12u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_BYTE_ADDRESS 0x24u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register22                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_ADDRESS 0x16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_BYTE_ADDRESS 0x2cu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register23                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_ADDRESS 0x17u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_BYTE_ADDRESS 0x2eu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register24                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_ADDRESS 0x18u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_BYTE_ADDRESS 0x30u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register25                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_ADDRESS 0x19u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_BYTE_ADDRESS 0x32u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register26                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_ADDRESS 0x1au
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_BYTE_ADDRESS 0x34u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register27                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_ADDRESS 0x1bu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_BYTE_ADDRESS 0x36u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register28                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_ADDRESS 0x1cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_BYTE_ADDRESS 0x38u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register29                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_ADDRESS 0x1du
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_BYTE_ADDRESS 0x3au
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register30                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_ADDRESS 0x1eu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_BYTE_ADDRESS 0x3cu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register31                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_ADDRESS 0x1fu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_BYTE_ADDRESS 0x3eu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register32                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_ADDRESS 0x20u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_BYTE_ADDRESS 0x40u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register33                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_ADDRESS 0x21u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_BYTE_ADDRESS 0x42u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register34                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_ADDRESS 0x22u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_BYTE_ADDRESS 0x44u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register35                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_ADDRESS 0x23u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_BYTE_ADDRESS 0x46u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register36                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_ADDRESS 0x24u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_BYTE_ADDRESS 0x48u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register37                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_ADDRESS 0x25u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_BYTE_ADDRESS 0x4au
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register38                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_ADDRESS 0x26u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_BYTE_ADDRESS 0x4cu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register39                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_ADDRESS 0x27u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_BYTE_ADDRESS 0x4eu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register40                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_ADDRESS 0x28u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_BYTE_ADDRESS 0x50u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register48                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_ADDRESS 0x30u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_BYTE_ADDRESS 0x60u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register49                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_ADDRESS 0x31u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_BYTE_ADDRESS 0x62u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register50                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_ADDRESS 0x32u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_BYTE_ADDRESS 0x64u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register51                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_ADDRESS 0x33u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_BYTE_ADDRESS 0x66u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register52                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_ADDRESS 0x34u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_BYTE_ADDRESS 0x68u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register53                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_ADDRESS 0x35u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_BYTE_ADDRESS 0x6au
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register54                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_ADDRESS 0x36u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_BYTE_ADDRESS 0x6cu
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register56                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_ADDRESS 0x38u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_BYTE_ADDRESS 0x70u
/* Register: mvls_tn7_hpdpll.MAIN.MAIN.Register57                          */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_ADDRESS 0x39u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_BYTE_ADDRESS 0x72u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: mvls_tn7_hpdpll_MAIN                                   */
/* Addressmap template: mvls_tn7_hpdpll_MAIN                               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 19                   */
#define MVLS_TN7_HPDPLL_MAIN_SIZE 0x1000u
#define MVLS_TN7_HPDPLL_MAIN_BYTE_SIZE 0x2000u
/* Group member: mvls_tn7_hpdpll_MAIN.MAIN                                 */
/* Group type referenced: mvls_tn7_hpdpll_MAIN::MAIN                       */
/* Group template referenced: mvls_tn7_hpdpll_MAIN::MAIN                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_OFFSET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_BYTE_OFFSET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_WRITE_ACCESS 1u

/* Group type: mvls_tn7_hpdpll_MAIN::MAIN                                  */
/* Group template: mvls_tn7_hpdpll_MAIN::MAIN                              */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 24                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_SIZE 0x1000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_BYTE_SIZE 0x2000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register0                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register0         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register0     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OFFSET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_BYTE_OFFSET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_RESET_VALUE 0x01b8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_WRITE_MASK 0x8ffdu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register1                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register1         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register1     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_OFFSET 0x1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_BYTE_OFFSET 0x2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_RESET_VALUE 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_WRITE_MASK 0x01ffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register2                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register2         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register2     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_OFFSET 0x2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_BYTE_OFFSET 0x4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_RESET_VALUE 0x000fu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_WRITE_MASK 0x03ffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register3                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register3         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register3     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_OFFSET 0x3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_BYTE_OFFSET 0x6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_WRITE_MASK 0xffffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register4                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register4         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register4     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_OFFSET 0x4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_BYTE_OFFSET 0x8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_RESET_VALUE 0x3e84u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_WRITE_MASK 0x3fffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register5                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register5         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register5     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_OFFSET 0x5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_BYTE_OFFSET 0xau
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_RESET_VALUE 0x06a6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_WRITE_MASK 0x3fffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register6                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register6         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register6     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_OFFSET 0x6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_BYTE_OFFSET 0xcu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_WRITE_MASK 0x3fffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register7                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register7         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register7     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_OFFSET 0x7u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_BYTE_OFFSET 0xeu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_RESET_VALUE 0x3e84u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_WRITE_MASK 0x3fffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register8                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register8         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register8     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_OFFSET 0x8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_BYTE_OFFSET 0x10u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_RESET_VALUE 0x06a6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_WRITE_MASK 0x3fffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register9                   */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register9         */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register9     */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_OFFSET 0x9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_BYTE_OFFSET 0x12u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_WRITE_MASK 0x3fffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register10                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register10        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register10    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_OFFSET 0xau
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_BYTE_OFFSET 0x14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_RESET_VALUE 0x01f0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_WRITE_MASK 0x01ffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register11                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register11        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register11    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_OFFSET 0xbu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_BYTE_OFFSET 0x16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_RESET_VALUE 0x010cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_WRITE_MASK 0xffffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register12                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register12        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register12    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_OFFSET 0xcu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_BYTE_OFFSET 0x18u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_RESET_VALUE 0x000cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_WRITE_MASK 0x0fffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register13                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register13        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register13    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_OFFSET 0xdu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_BYTE_OFFSET 0x1au
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_WRITE_MASK 0x00ffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register14                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register14        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register14    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_OFFSET 0xeu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_BYTE_OFFSET 0x1cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_RESET_VALUE 0x0003u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_WRITE_MASK 0x01ffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register18                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register18        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register18    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_OFFSET 0x12u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_BYTE_OFFSET 0x24u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_WRITE_MASK 0x4000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register22                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register22        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register22    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_OFFSET 0x16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_BYTE_OFFSET 0x2cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_WRITE_MASK 0x0005u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register23                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register23        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register23    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OFFSET 0x17u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_BYTE_OFFSET 0x2eu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_WRITE_MASK 0x07ffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register24                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register24        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register24    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_OFFSET 0x18u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_BYTE_OFFSET 0x30u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_RESET_VALUE 0x0034u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_WRITE_MASK 0x03ffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register25                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register25        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register25    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_OFFSET 0x19u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_BYTE_OFFSET 0x32u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_WRITE_MASK 0x0003u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register26                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register26        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register26    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_OFFSET 0x1au
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_BYTE_OFFSET 0x34u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_WRITE_MASK 0x0003u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register27                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register27        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register27    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_OFFSET 0x1bu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_BYTE_OFFSET 0x36u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register28                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register28        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register28    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_OFFSET 0x1cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_BYTE_OFFSET 0x38u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register29                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register29        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register29    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_OFFSET 0x1du
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_BYTE_OFFSET 0x3au
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register30                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register30        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register30    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_OFFSET 0x1eu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_BYTE_OFFSET 0x3cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register31                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register31        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register31    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_OFFSET 0x1fu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_BYTE_OFFSET 0x3eu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register32                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register32        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register32    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OFFSET 0x20u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_BYTE_OFFSET 0x40u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_RESET_VALUE 0x0003u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_WRITE_MASK 0x000fu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register33                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register33        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register33    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_OFFSET 0x21u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_BYTE_OFFSET 0x42u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_WRITE_MASK 0x001fu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register34                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register34        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register34    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_OFFSET 0x22u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_BYTE_OFFSET 0x44u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register35                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register35        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register35    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_OFFSET 0x23u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_BYTE_OFFSET 0x46u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_WRITE_MASK 0xffffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register36                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register36        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register36    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_OFFSET 0x24u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_BYTE_OFFSET 0x48u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_WRITE_MASK 0xffffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register37                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register37        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register37    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_OFFSET 0x25u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_BYTE_OFFSET 0x4au
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register38                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register38        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register38    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_OFFSET 0x26u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_BYTE_OFFSET 0x4cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register39                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register39        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register39    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_OFFSET 0x27u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_BYTE_OFFSET 0x4eu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_RESET_VALUE 0x0014u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_WRITE_MASK 0x03ffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register40                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register40        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register40    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_OFFSET 0x28u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_BYTE_OFFSET 0x50u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_WRITE_MASK 0xffffu
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register48                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register48        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register48    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_OFFSET 0x30u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_BYTE_OFFSET 0x60u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register49                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register49        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register49    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_OFFSET 0x31u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_BYTE_OFFSET 0x62u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register50                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register50        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register50    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_OFFSET 0x32u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_BYTE_OFFSET 0x64u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register51                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register51        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register51    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_OFFSET 0x33u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_BYTE_OFFSET 0x66u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register52                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register52        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register52    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_OFFSET 0x34u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_BYTE_OFFSET 0x68u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register53                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register53        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register53    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_OFFSET 0x35u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_BYTE_OFFSET 0x6au
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register54                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register54        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register54    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_OFFSET 0x36u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_BYTE_OFFSET 0x6cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_WRITE_MASK 0x0000u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register56                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register56        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register56    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_OFFSET 0x38u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_BYTE_OFFSET 0x70u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_WRITE_MASK 0x0001u
/* Register member: mvls_tn7_hpdpll_MAIN::MAIN.Register57                  */
/* Register type referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register57        */
/* Register template referenced: mvls_tn7_hpdpll_MAIN::MAIN::Register57    */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_OFFSET 0x39u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_BYTE_OFFSET 0x72u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESET_VALUE 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESET_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_READ_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_WRITE_MASK 0x0000u

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register0                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register0                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 26                   */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.dynamic_normalization_enable */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 120                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_LSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_FIELD_MASK 0x8000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_GET(x) \
   (((x) & 0x8000u) >> 15)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_SET(x) \
   (((x) << 15) & 0x8000u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DYNAMIC_NORMALIZATION_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x8000u) | ((r) & 0x7fffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.clkfb_select_reserved */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 114                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_MSB 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_LSB 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_FIELD_MASK 0x4000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_GET(x) \
   (((x) & 0x4000u) >> 14)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_SET(x) \
   (((x) << 14) & 0x4000u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_SELECT_RESERVED_MODIFY(r, x) \
   ((((x) << 14) & 0x4000u) | ((r) & 0xbfffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.clkfb_phase_alignment_enable_reserved */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 108                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_MSB 13u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_LSB 13u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_FIELD_MASK 0x2000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_GET(x) \
   (((x) & 0x2000u) >> 13)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_SET(x) \
   (((x) << 13) & 0x2000u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKFB_PHASE_ALIGNMENT_ENABLE_RESERVED_MODIFY(r, x) \
   ((((x) << 13) & 0x2000u) | ((r) & 0xdfffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.postdiv_sync_reserved */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 102                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_MSB 12u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_LSB 12u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_FIELD_MASK 0x1000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_GET(x) \
   (((x) & 0x1000u) >> 12)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_SET(x) \
   (((x) << 12) & 0x1000u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_POSTDIV_SYNC_RESERVED_MODIFY(r, x) \
   ((((x) << 12) & 0x1000u) | ((r) & 0xefffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.open_loop_bypass_enable */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 97                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_MSB 11u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_LSB 11u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_FIELD_MASK 0x0800u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_GET(x) \
   (((x) & 0x0800u) >> 11)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_SET(x) \
   (((x) << 11) & 0x0800u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_OPEN_LOOP_BYPASS_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x0800u) | ((r) & 0xf7ffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.dsm_dither_enable   */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 92                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_MSB 10u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_LSB 10u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_FIELD_MASK 0x0400u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_GET(x) \
   (((x) & 0x0400u) >> 10)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_SET(x) \
   (((x) << 10) & 0x0400u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_DITHER_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x0400u) | ((r) & 0xfbffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.dsm_enable          */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 87                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_MSB 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_LSB 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_FIELD_MASK 0x0200u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_GET(x) \
   (((x) & 0x0200u) >> 9)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_SET(x) \
   (((x) << 9) & 0x0200u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DSM_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x0200u) | ((r) & 0xfdffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.freq_acq_enable     */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 82                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_MSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_LSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_RESET 0x1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_FIELD_MASK 0x0100u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_GET(x) \
   (((x) & 0x0100u) >> 8)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_SET(x) \
   (((x) << 8) & 0x0100u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_FREQ_ACQ_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.dco_normalization_enable */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 77                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_MSB 7u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_LSB 7u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_RESET 0x1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_FIELD_MASK 0x0080u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_GET(x) \
   (((x) & 0x0080u) >> 7)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_SET(x) \
   (((x) << 7) & 0x0080u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DCO_NORMALIZATION_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x0080u) | ((r) & 0xff7fu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.dlf_enable          */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 70                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_MSB 6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_LSB 6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_FIELD_MASK 0x0040u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_GET(x) \
   (((x) & 0x0040u) >> 6)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_SET(x) \
   (((x) << 6) & 0x0040u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_DLF_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x0040u) | ((r) & 0xffbfu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.clkref_switch_enable */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 65                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_MSB 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_LSB 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_RESET 0x1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_FIELD_MASK 0x0020u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_GET(x) \
   (((x) & 0x0020u) >> 5)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_SET(x) \
   (((x) << 5) & 0x0020u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SWITCH_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x0020u) | ((r) & 0xffdfu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.lock_timeout_enable */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 60                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_MSB 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_LSB 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_RESET 0x1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_FIELD_MASK 0x0010u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_GET(x) \
   (((x) & 0x0010u) >> 4)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_SET(x) \
   (((x) << 4) & 0x0010u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_LOCK_TIMEOUT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x0010u) | ((r) & 0xffefu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.pll_enable          */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 55                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_MSB 3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_LSB 3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_RESET 0x1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_FIELD_MASK 0x0008u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_GET(x) \
   (((x) & 0x0008u) >> 3)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_SET(x) \
   (((x) << 3) & 0x0008u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_PLL_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x0008u) | ((r) & 0xfff7u))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.clkpll_bypass       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 50                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_MSB 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_LSB 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_FIELD_MASK 0x0004u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_GET(x) \
   (((x) & 0x0004u) >> 2)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_SET(x) \
   (((x) << 2) & 0x0004u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKPLL_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x0004u) | ((r) & 0xfffbu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.clkref_select_reserved */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 44                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_MSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_LSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_FIELD_MASK 0x0002u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_GET(x) \
   (((x) & 0x0002u) >> 1)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_SET(x) \
   (((x) << 1) & 0x0002u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESERVED_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register0.clkref_select       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 37                   */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_MSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_FIELD_MASK 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_GET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_SET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER0_CLKREF_SELECT_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register1                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register1                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 126                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register1.fcw_prediv          */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 131                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_MSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_WIDTH 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_RESET 0x001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_FIELD_MASK 0x01ffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_GET(x) ((x) & 0x01ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_SET(x) ((x) & 0x01ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER1_FCW_PREDIV_MODIFY(r, x) \
   (((x) & 0x01ffu) | ((r) & 0xfe00u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register2                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register2                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 139                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register2.fcw_int             */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 144                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_MSB 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_WIDTH 10u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_RESET 0x00fu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_FIELD_MASK 0x03ffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_GET(x) ((x) & 0x03ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_SET(x) ((x) & 0x03ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER2_FCW_INT_MODIFY(r, x) \
   (((x) & 0x03ffu) | ((r) & 0xfc00u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register3                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register3                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 152                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register3.fcw_frac            */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 157                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_GET(x) ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_SET(x) ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER3_FCW_FRAC_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register4                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register4                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 163                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register4.dlf_locked_kp       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 168                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_MSB 13u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_WIDTH 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_RESET 0x3e84u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_FIELD_MASK 0x3fffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_GET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_SET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER4_DLF_LOCKED_KP_MODIFY(r, x) \
   (((x) & 0x3fffu) | ((r) & 0xc000u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register5                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register5                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 176                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register5.dlf_locked_ki       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 181                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_MSB 13u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_WIDTH 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_RESET 0x06a6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_FIELD_MASK 0x3fffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_GET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_SET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER5_DLF_LOCKED_KI_MODIFY(r, x) \
   (((x) & 0x3fffu) | ((r) & 0xc000u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register6                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register6                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 189                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register6.dlf_locked_kb       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 194                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_MSB 13u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_WIDTH 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_FIELD_MASK 0x3fffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_GET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_SET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER6_DLF_LOCKED_KB_MODIFY(r, x) \
   (((x) & 0x3fffu) | ((r) & 0xc000u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register7                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register7                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 202                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register7.dlf_track_kp        */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 207                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_MSB 13u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_WIDTH 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_RESET 0x3e84u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_FIELD_MASK 0x3fffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_GET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_SET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER7_DLF_TRACK_KP_MODIFY(r, x) \
   (((x) & 0x3fffu) | ((r) & 0xc000u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register8                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register8                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 215                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register8.dlf_track_ki        */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 220                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_MSB 13u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_WIDTH 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_RESET 0x06a6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_FIELD_MASK 0x3fffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_GET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_SET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER8_DLF_TRACK_KI_MODIFY(r, x) \
   (((x) & 0x3fffu) | ((r) & 0xc000u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register9                    */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register9                */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 228                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register9.dlf_track_kb        */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 233                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_MSB 13u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_WIDTH 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_FIELD_MASK 0x3fffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_GET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_SET(x) \
   ((x) & 0x3fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER9_DLF_TRACK_KB_MODIFY(r, x) \
   (((x) & 0x3fffu) | ((r) & 0xc000u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register10                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register10               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 241                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register10.fcw_lol            */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 251                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_MSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_LSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_RESET 0x1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_FIELD_MASK 0x0100u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_GET(x) \
   (((x) & 0x0100u) >> 8)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_SET(x) \
   (((x) << 8) & 0x0100u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_FCW_LOL_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register10.lock_count         */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 246                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_MSB 7u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_WIDTH 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_RESET 0xf0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_FIELD_MASK 0x00ffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_GET(x) \
   ((x) & 0x00ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_SET(x) \
   ((x) & 0x00ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER10_LOCK_COUNT_MODIFY(r, x) \
   (((x) & 0x00ffu) | ((r) & 0xff00u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register11                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register11               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 259                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register11.lock_threshold     */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 264                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_RESET 0x010cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER11_LOCK_THRESHOLD_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register12                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register12               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 270                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register12.dco_gain_fref      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 275                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_MSB 11u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_WIDTH 12u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_RESET 0x00cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_FIELD_MASK 0x0fffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_GET(x) \
   ((x) & 0x0fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_SET(x) \
   ((x) & 0x0fffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER12_DCO_GAIN_FREF_MODIFY(r, x) \
   (((x) & 0x0fffu) | ((r) & 0xf000u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register13                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register13               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 281                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register13.dsm_shift          */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 299                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_MSB 7u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_LSB 6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_WIDTH 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_FIELD_MASK 0x00c0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_GET(x) \
   (((x) & 0x00c0u) >> 6)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_SET(x) \
   (((x) << 6) & 0x00c0u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_SHIFT_MODIFY(r, x) \
   ((((x) << 6) & 0x00c0u) | ((r) & 0xff3fu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register13.dsm_dither_width   */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 292                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_MSB 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_LSB 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_WIDTH 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_FIELD_MASK 0x0030u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_GET(x) \
   (((x) & 0x0030u) >> 4)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_SET(x) \
   (((x) << 4) & 0x0030u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_WIDTH_MODIFY(r, x) \
   ((((x) << 4) & 0x0030u) | ((r) & 0xffcfu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register13.dsm_dither_position */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 287                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_MSB 3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_WIDTH 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_FIELD_MASK 0x000fu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_GET(x) \
   ((x) & 0x000fu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_SET(x) \
   ((x) & 0x000fu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER13_DSM_DITHER_POSITION_MODIFY(r, x) \
   (((x) & 0x000fu) | ((r) & 0xfff0u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register14                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register14               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 307                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register14.postdiv0           */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 312                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_MSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_WIDTH 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_RESET 0x003u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_FIELD_MASK 0x01ffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_GET(x) ((x) & 0x01ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_SET(x) ((x) & 0x01ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER14_POSTDIV0_MODIFY(r, x) \
   (((x) & 0x01ffu) | ((r) & 0xfe00u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register18                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register18               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 320                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register18.postdiv0_powerdown */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 325                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_MSB 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_LSB 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_FIELD_MASK 0x4000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_GET(x) \
   (((x) & 0x4000u) >> 14)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_SET(x) \
   (((x) << 14) & 0x4000u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER18_POSTDIV0_POWERDOWN_MODIFY(r, x) \
   ((((x) << 14) & 0x4000u) | ((r) & 0xbfffu))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register22                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register22               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 333                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register22.postdiv0_bypass_clksel */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 346                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_MSB 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_LSB 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_FIELD_MASK 0x0004u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_GET(x) \
   (((x) & 0x0004u) >> 2)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_SET(x) \
   (((x) << 2) & 0x0004u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_CLKSEL_MODIFY(r, x) \
   ((((x) << 2) & 0x0004u) | ((r) & 0xfffbu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register22.postdiv0_bypass_enable */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 339                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_MSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_FIELD_MASK 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_GET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_SET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER22_POSTDIV0_BYPASS_ENABLE_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register23                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register23               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 352                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register23.open_loop_code     */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 357                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_MSB 10u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_WIDTH 11u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_RESET 0x000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_FIELD_MASK 0x07ffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_GET(x) \
   ((x) & 0x07ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_SET(x) \
   ((x) & 0x07ffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER23_OPEN_LOOP_CODE_MODIFY(r, x) \
   (((x) & 0x07ffu) | ((r) & 0xf800u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register24                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register24               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 363                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register24.ldo_test           */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 389                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_MSB 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_LSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_WIDTH 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_FIELD_MASK 0x0300u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_GET(x) \
   (((x) & 0x0300u) >> 8)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_SET(x) \
   (((x) << 8) & 0x0300u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TEST_MODIFY(r, x) \
   ((((x) << 8) & 0x0300u) | ((r) & 0xfcffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register24.ldo_tc_trim        */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 384                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_MSB 7u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_LSB 6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_WIDTH 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_FIELD_MASK 0x00c0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_GET(x) \
   (((x) & 0x00c0u) >> 6)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_SET(x) \
   (((x) << 6) & 0x00c0u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_TC_TRIM_MODIFY(r, x) \
   ((((x) << 6) & 0x00c0u) | ((r) & 0xff3fu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register24.ldo_ref_trim       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 379                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_MSB 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_LSB 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_WIDTH 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_RESET 0xdu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_FIELD_MASK 0x003cu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_GET(x) \
   (((x) & 0x003cu) >> 2)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_SET(x) \
   (((x) << 2) & 0x003cu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_REF_TRIM_MODIFY(r, x) \
   ((((x) << 2) & 0x003cu) | ((r) & 0xffc3u))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register24.ldo_power_down     */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 374                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_MSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_LSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_FIELD_MASK 0x0002u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_GET(x) \
   (((x) & 0x0002u) >> 1)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_SET(x) \
   (((x) << 1) & 0x0002u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_POWER_DOWN_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register24.ldo_bypass         */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 369                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_MSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_FIELD_MASK 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_GET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_SET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER24_LDO_BYPASS_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register25                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register25               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 395                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register25.lock_monitor_clear */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 405                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_MSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_LSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_FIELD_MASK 0x0002u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_GET(x) \
   (((x) & 0x0002u) >> 1)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_SET(x) \
   (((x) << 1) & 0x0002u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_LOCK_MONITOR_CLEAR_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register25.sample_strobe      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 400                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_MSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_FIELD_MASK 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_GET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_SET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER25_SAMPLE_STROBE_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register26                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register26               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 411                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register26.mute_force         */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 421                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_MSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_LSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_FIELD_MASK 0x0002u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_GET(x) \
   (((x) & 0x0002u) >> 1)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_SET(x) \
   (((x) << 1) & 0x0002u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_FORCE_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register26.mute_auto          */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 416                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_MSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_FIELD_MASK 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_GET(x) ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_SET(x) ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER26_MUTE_AUTO_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register27                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register27               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 427                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register27.ldo_reserved3      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 432                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER27_LDO_RESERVED3_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register28                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register28               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 439                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register28.ldo_reserved4      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 444                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER28_LDO_RESERVED4_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register29                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register29               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 451                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register29.ldo_reserved5      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 456                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER29_LDO_RESERVED5_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register30                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register30               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 463                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register30.ldo_reserved6      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 468                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER30_LDO_RESERVED6_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register31                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register31               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 475                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register31.ldo_reserved7      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 480                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER31_LDO_RESERVED7_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register32                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register32               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 487                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register32.osc_power_mode     */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 497                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_MSB 3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_LSB 3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_FIELD_MASK 0x0008u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_GET(x) \
   (((x) & 0x0008u) >> 3)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_SET(x) \
   (((x) << 3) & 0x0008u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_POWER_MODE_MODIFY(r, x) \
   ((((x) << 3) & 0x0008u) | ((r) & 0xfff7u))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register32.osc_cap_trim       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 492                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_MSB 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_WIDTH 3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_RESET 0x3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_FIELD_MASK 0x0007u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_GET(x) \
   ((x) & 0x0007u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_SET(x) \
   ((x) & 0x0007u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER32_OSC_CAP_TRIM_MODIFY(r, x) \
   (((x) & 0x0007u) | ((r) & 0xfff8u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register33                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register33               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 503                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register33.phase_obs_en       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 513                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_MSB 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_LSB 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_FIELD_MASK 0x0010u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_GET(x) \
   (((x) & 0x0010u) >> 4)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_SET(x) \
   (((x) << 4) & 0x0010u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x0010u) | ((r) & 0xffefu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register33.phase_obs_sel      */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 508                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_MSB 3u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_WIDTH 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_FIELD_MASK 0x000fu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_GET(x) \
   ((x) & 0x000fu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_SET(x) \
   ((x) & 0x000fu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER33_PHASE_OBS_SEL_MODIFY(r, x) \
   (((x) & 0x000fu) | ((r) & 0xfff0u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register34                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register34               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 519                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register34.reserved           */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 524                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_GET(x) ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_SET(x) ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER34_RESERVED_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register35                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register35               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 531                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register35.freq_monitor_clock_sel */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 553                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_LSB 11u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_WIDTH 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_RESET 0x00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_FIELD_MASK 0xf800u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_GET(x) \
   (((x) & 0xf800u) >> 11)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_SET(x) \
   (((x) << 11) & 0xf800u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLOCK_SEL_MODIFY(r, x) \
   ((((x) << 11) & 0xf800u) | ((r) & 0x07ffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register35.freq_monitor_clk_div_code */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 548                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_MSB 10u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_LSB 6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_WIDTH 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_RESET 0x00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_FIELD_MASK 0x07c0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_GET(x) \
   (((x) & 0x07c0u) >> 6)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_SET(x) \
   (((x) << 6) & 0x07c0u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLK_DIV_CODE_MODIFY(r, x) \
   ((((x) << 6) & 0x07c0u) | ((r) & 0xf83fu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register35.freq_monitor_clkref_div_code */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 543                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_MSB 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_LSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_WIDTH 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_RESET 0x00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_FIELD_MASK 0x003eu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_GET(x) \
   (((x) & 0x003eu) >> 1)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_SET(x) \
   (((x) << 1) & 0x003eu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_CLKREF_DIV_CODE_MODIFY(r, x) \
   ((((x) << 1) & 0x003eu) | ((r) & 0xffc1u))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register35.freq_monitor_enable */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 538                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_MSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_FIELD_MASK 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_GET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_SET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER35_FREQ_MONITOR_ENABLE_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register36                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register36               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 559                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register36.freq_monitor_clkref_count */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 564                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER36_FREQ_MONITOR_CLKREF_COUNT_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register37                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register37               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 570                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register37.freq_monitor_clk_count0 */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 575                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER37_FREQ_MONITOR_CLK_COUNT0_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register38                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register38               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 583                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register38.freq_monitor_clk_count1 */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 588                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER38_FREQ_MONITOR_CLK_COUNT1_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register39                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register39               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 596                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register39.dco_normalization_threshold */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 607                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_MSB 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_LSB 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_WIDTH 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_RESET 0x00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_FIELD_MASK 0x03e0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_GET(x) \
   (((x) & 0x03e0u) >> 5)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_SET(x) \
   (((x) << 5) & 0x03e0u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_THRESHOLD_MODIFY(r, x) \
   ((((x) << 5) & 0x03e0u) | ((r) & 0xfc1fu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register39.dco_normalization_iteration_limit */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 602                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_MSB 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_WIDTH 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_RESET 0x14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_FIELD_MASK 0x001fu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_GET(x) \
   ((x) & 0x001fu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_SET(x) \
   ((x) & 0x001fu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER39_DCO_NORMALIZATION_ITERATION_LIMIT_MODIFY(r, x) \
   (((x) & 0x001fu) | ((r) & 0xffe0u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register40                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register40               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 613                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register40.dynamic_normalization_mode */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 637                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_LSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_FIELD_MASK 0x8000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_GET(x) \
   (((x) & 0x8000u) >> 15)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_SET(x) \
   (((x) << 15) & 0x8000u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_MODE_MODIFY(r, x) \
   ((((x) << 15) & 0x8000u) | ((r) & 0x7fffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register40.dynamic_normalization_delta_ki_max */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 632                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_MSB 14u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_LSB 10u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_WIDTH 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_RESET 0x00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_FIELD_MASK 0x7c00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_GET(x) \
   (((x) & 0x7c00u) >> 10)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_SET(x) \
   (((x) << 10) & 0x7c00u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KI_MAX_MODIFY(r, x) \
   ((((x) << 10) & 0x7c00u) | ((r) & 0x83ffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register40.dynamic_normalization_delta_kp_max */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 627                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_MSB 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_LSB 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_WIDTH 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_RESET 0x00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_FIELD_MASK 0x03e0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_GET(x) \
   (((x) & 0x03e0u) >> 5)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_SET(x) \
   (((x) << 5) & 0x03e0u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_DELTA_KP_MAX_MODIFY(r, x) \
   ((((x) << 5) & 0x03e0u) | ((r) & 0xfc1fu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register40.dynamic_normalization_interval_code */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 622                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_MSB 4u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_WIDTH 5u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_RESET 0x00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_FIELD_MASK 0x001fu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_GET(x) \
   ((x) & 0x001fu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_SET(x) \
   ((x) & 0x001fu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER40_DYNAMIC_NORMALIZATION_INTERVAL_CODE_MODIFY(r, x) \
   (((x) & 0x001fu) | ((r) & 0xffe0u))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register48                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register48               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 643                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register48.lock_monitor       */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 648                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER48_LOCK_MONITOR_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register49                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register49               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 656                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register49.dco_code_acquired  */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 661                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER49_DCO_CODE_ACQUIRED_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register50                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register50               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 669                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register50.dco_code_loop_filter */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 674                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER50_DCO_CODE_LOOP_FILTER_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register51                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register51               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 682                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register51.dlf_slow_ki_normalized */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 687                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER51_DLF_SLOW_KI_NORMALIZED_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register52                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register52               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 695                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register52.dlf_slow_kp_normalized */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 700                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER52_DLF_SLOW_KP_NORMALIZED_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register53                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register53               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 708                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register53.dlf_fast_ki_normalized */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 713                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER53_DLF_FAST_KI_NORMALIZED_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register54                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register54               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 721                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register54.dlf_fast_kp_normalized */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 726                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_WIDTH 16u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_FIELD_MASK 0xffffu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_GET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_SET(x) \
   ((x) & 0xffffu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER54_DLF_FAST_KP_NORMALIZED_MODIFY(r, x) \
   ((x) & 0xffffu)

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register56                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register56               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 734                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register56.reserved           */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 745                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_MSB 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_LSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_WIDTH 15u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_RESET 0x0000u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_FIELD_MASK 0xfffeu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_GET(x) \
   (((x) & 0xfffeu) >> 1)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_SET(x) \
   (((x) << 1) & 0xfffeu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_RESERVED_MODIFY(r, x) \
   ((((x) << 1) & 0xfffeu) | ((r) & 0x0001u))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register56.reg_update         */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 739                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_MSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_WRITE_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_FIELD_MASK 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_GET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_SET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER56_REG_UPDATE_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: mvls_tn7_hpdpll_MAIN::MAIN::Register57                   */
/* Register template: mvls_tn7_hpdpll_MAIN::MAIN::Register57               */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 752                  */
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register57.freq_monitor_pass  */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 785                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_MSB 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_LSB 9u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_FIELD_MASK 0x0200u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_GET(x) \
   (((x) & 0x0200u) >> 9)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_SET(x) \
   (((x) << 9) & 0x0200u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_PASS_MODIFY(r, x) \
   ((((x) << 9) & 0x0200u) | ((r) & 0xfdffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register57.freq_monitor_done  */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 778                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_MSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_LSB 8u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_FIELD_MASK 0x0100u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_GET(x) \
   (((x) & 0x0100u) >> 8)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_SET(x) \
   (((x) << 8) & 0x0100u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_FREQ_MONITOR_DONE_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register57.reserved           */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 772                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_MSB 7u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_LSB 2u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_WIDTH 6u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_RESET 0x00u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_FIELD_MASK 0x00fcu
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_GET(x) \
   (((x) & 0x00fcu) >> 2)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_SET(x) \
   (((x) << 2) & 0x00fcu)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_RESERVED_MODIFY(r, x) \
   ((((x) << 2) & 0x00fcu) | ((r) & 0xff03u))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register57.muted              */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 765                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_MSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_LSB 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_FIELD_MASK 0x0002u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_GET(x) \
   (((x) & 0x0002u) >> 1)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_SET(x) \
   (((x) << 1) & 0x0002u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_MUTED_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: mvls_tn7_hpdpll_MAIN::MAIN::Register57.lock_detect        */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 758                  */
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_MSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_LSB 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_WIDTH 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_READ_ACCESS 1u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_WRITE_ACCESS 0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_RESET 0x0u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_FIELD_MASK 0x0001u
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_GET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_SET(x) \
   ((x) & 0x0001u)
#define MVLS_TN7_HPDPLL_MAIN_MAIN_REGISTER57_LOCK_DETECT_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Group: mvls_tn7_hpdpll_MAIN::MAIN                           */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 24                   */
typedef struct {
   volatile uint16_t Register0; /**< Offset 0x0 (R/W) */
   volatile uint16_t Register1; /**< Offset 0x2 (R/W) */
   volatile uint16_t Register2; /**< Offset 0x4 (R/W) */
   volatile uint16_t Register3; /**< Offset 0x6 (R/W) */
   volatile uint16_t Register4; /**< Offset 0x8 (R/W) */
   volatile uint16_t Register5; /**< Offset 0xa (R/W) */
   volatile uint16_t Register6; /**< Offset 0xc (R/W) */
   volatile uint16_t Register7; /**< Offset 0xe (R/W) */
   volatile uint16_t Register8; /**< Offset 0x10 (R/W) */
   volatile uint16_t Register9; /**< Offset 0x12 (R/W) */
   volatile uint16_t Register10; /**< Offset 0x14 (R/W) */
   volatile uint16_t Register11; /**< Offset 0x16 (R/W) */
   volatile uint16_t Register12; /**< Offset 0x18 (R/W) */
   volatile uint16_t Register13; /**< Offset 0x1a (R/W) */
   volatile uint16_t Register14; /**< Offset 0x1c (R/W) */
   uint8_t _pad0[0x6];
   volatile uint16_t Register18; /**< Offset 0x24 (R/W) */
   uint8_t _pad1[0x6];
   volatile uint16_t Register22; /**< Offset 0x2c (R/W) */
   volatile uint16_t Register23; /**< Offset 0x2e (R/W) */
   volatile uint16_t Register24; /**< Offset 0x30 (R/W) */
   volatile uint16_t Register25; /**< Offset 0x32 (R/W) */
   volatile uint16_t Register26; /**< Offset 0x34 (R/W) */
   uint16_t Register27; /**< Offset 0x36 (R) */
   uint16_t Register28; /**< Offset 0x38 (R) */
   uint16_t Register29; /**< Offset 0x3a (R) */
   uint16_t Register30; /**< Offset 0x3c (R) */
   uint16_t Register31; /**< Offset 0x3e (R) */
   volatile uint16_t Register32; /**< Offset 0x40 (R/W) */
   volatile uint16_t Register33; /**< Offset 0x42 (R/W) */
   uint16_t Register34; /**< Offset 0x44 (R) */
   volatile uint16_t Register35; /**< Offset 0x46 (R/W) */
   volatile uint16_t Register36; /**< Offset 0x48 (R/W) */
   volatile uint16_t Register37; /**< Offset 0x4a (R) */
   volatile uint16_t Register38; /**< Offset 0x4c (R) */
   volatile uint16_t Register39; /**< Offset 0x4e (R/W) */
   volatile uint16_t Register40; /**< Offset 0x50 (R/W) */
   uint8_t _pad2[0xe];
   volatile uint16_t Register48; /**< Offset 0x60 (R) */
   volatile uint16_t Register49; /**< Offset 0x62 (R) */
   volatile uint16_t Register50; /**< Offset 0x64 (R) */
   volatile uint16_t Register51; /**< Offset 0x66 (R) */
   volatile uint16_t Register52; /**< Offset 0x68 (R) */
   volatile uint16_t Register53; /**< Offset 0x6a (R) */
   volatile uint16_t Register54; /**< Offset 0x6c (R) */
   uint8_t _pad3[0x2];
   volatile uint16_t Register56; /**< Offset 0x70 (R/W) */
   volatile uint16_t Register57; /**< Offset 0x72 (R) */
   uint8_t _pad4[0x1f8c];
} Mvls_tn7_hpdpll_MAIN_MAIN, *PTR_Mvls_tn7_hpdpll_MAIN_MAIN;

/* Typedef for Addressmap: mvls_tn7_hpdpll_MAIN                            */
/* Source filename: mvls_tn7_hpdpll.ipxact.csr, line: 794                  */
typedef struct {
   Mvls_tn7_hpdpll_MAIN_MAIN MAIN; /**< Offset 0x0 (R/W) */
} Mvls_tn7_hpdpll_MAIN, *PTR_Mvls_tn7_hpdpll_MAIN;

#endif
