[["Verification of Non-Mainline Functions in Todays Processor Chips.", ["Johannes Koesters", "Alex Goryachev"], "https://doi.org/10.1145/2593069.2596693", 0], ["Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions.", ["Yael Abarbanel", "Eli Singerman", "Moshe Y. Vardi"], "https://doi.org/10.1145/2593069.2596692", 0], ["Architecting Dynamic Power Management to be Formally Verifiable.", ["Daniel J. Sorin", "Opeoluwa Matthews", "Meng Zhang"], "https://doi.org/10.1145/2593069.2596669", 0], ["On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective.", ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593167", 0], ["Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs.", ["Wen-Hao Liu", "Min-Sheng Chang", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593142", 0], ["On Timing Closure: Buffer Insertion for Hold-Violation Removal.", ["Pei-Ci Wu", "Martin D. F. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"], "https://doi.org/10.1145/2593069.2593171", 0], ["Post-Routing Latch Optimization for Timing Closure.", ["Stephan Held", "Ulrike Schorr"], "https://doi.org/10.1145/2593069.2593182", 0], ["Contactless Stacked-die Testing for Pre-bond Interposers.", ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593111", 0], ["Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits.", ["Parijat Mukherjee", "Peng Li"], "https://doi.org/10.1145/2593069.2593154", 0], ["One-Shot Calibration of RF Circuits Based on Non-Intrusive Sensors.", ["Martin Andraud", "Haralampos-G. D. Stratigopoulos", "Emmanuel Simeu"], "https://doi.org/10.1145/2593069.2593174", 0], ["On Using Implied Values in EDT-based Test Compression.", ["Marcin Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/2593069.2593173", 0], ["ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era.", ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593094", 0], ["Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors.", ["Aviral Shrivastava", "Abhishek Rhisheekesan", "Reiley Jeyapaul", "Carole-Jean Wu"], "https://doi.org/10.1145/2593069.2593195", 0], ["An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor.", ["Devendra Rai", "Pengcheng Huang", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593085", 0], ["Multi-Objective Local-Search Optimization using Reliability Importance Measuring.", ["Faramarz Khosravi", "Felix Reimann", "Michael Glass", "Jurgen Teich"], "https://doi.org/10.1145/2593069.2593164", 0], ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance.", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", 0], ["Ultra-Low Power Design of Wearable Cardiac Monitoring Systems.", ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rincon", "Srinivasan Murali"], "https://doi.org/10.1145/2593069.2596691", 0], ["Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks.", ["Philip Axer", "Daniel Thiele", "Rolf Ernst", "Jonas Diemer"], "https://doi.org/10.1145/2593069.2593136", 0], ["An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems.", ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph DAmbrosio", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2593069.2593088", 0], ["Schedule Integration Framework for Time-Triggered Automotive Architectures.", ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"], "https://doi.org/10.1145/2593069.2593211", 0], ["Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems.", ["Armin Wasicek", "Patricia Derler", "Edward A. Lee"], "https://doi.org/10.1145/2593069.2593095", 0], ["Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware.", ["Leonidas Kosmidis", "Eduardo Quinones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593112", 0], ["Translation Validation for Stateflow to C.", ["Prahladavaradan Sampath", "A. C. Rajeev", "S. Ramesh"], "https://doi.org/10.1145/2593069.2593237", 0], ["Advanced Soft-Error-Rate (SER) Estimation with Striking-Time and Multi-Cycle Effects.", ["Ryan H.-M. Huang", "Charles H.-P. Wen"], "https://doi.org/10.1145/2593069.2593081", 0], ["LiVe: Timely Error Detection in Light-Lockstep Safety Critical Systems.", ["Carles Hernandez", "Jaume Abella"], "https://doi.org/10.1145/2593069.2593155", 0], ["BEOL Scaling Limits and Next Generation Technology Prospects.", ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "https://doi.org/10.1145/2593069.2596672", 0], ["On the Design of Reliable 3D-ICs Considering Charged Device Model ESD Events During Die Stacking.", ["Duckhwan Kim", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2593069.2593168", 0], ["Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling.", ["Yarui Peng", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593139", 0], ["BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits.", ["Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2593069.2593099", 0], ["Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements.", ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "https://doi.org/10.1145/2593069.2593201", 0], ["Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs.", ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593221", 0], ["GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems.", ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593146", 0], ["FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs.", ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593138", 0], ["Ontology-guided Conceptual Analysis of Design Specifications.", ["Arunprasath Shankar", "Bhanu Pratap Singh", "Francis G. Wolff", "Christos A. Papachristou"], "https://doi.org/10.1145/2593069.2593175", 0], ["State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System.", ["Wujie Wen", "Yaojun Zhang", "Mengjie Mao", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593220", 0], ["SLC-enabled Wear Leveling for MLC PCM Considering Process Variation.", ["Mengying Zhao", "Lei Jiang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593217", 0], ["Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture.", ["Fazal Hameed", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593197", 0], ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination.", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", 0], ["Computation Offloading by Using Timing Unreliable Components in Real-Time Systems.", ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"], "https://doi.org/10.1145/2593069.2593109", 0], ["Integrated CPU-GPU Power Management for 3D Mobile Games.", ["Anuj Pathania", "Qing Jiao", "Alok Prakash", "Tulika Mitra"], "https://doi.org/10.1145/2593069.2593151", 0], ["Content-centric Display Energy Management for Mobile Devices.", ["Dongwon Kim", "Nohyun Jung", "Hojung Cha"], "https://doi.org/10.1145/2593069.2593113", 0], ["Catch Your Attention: Quality-retaining Power Saving on Mobile OLED Displays.", ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "https://doi.org/10.1145/2593069.2593104", 0], ["A Secure but still Safe and Low Cost Automotive Communication Technique.", ["Rafael Zalman", "Albrecht Mayer"], "https://doi.org/10.1145/2593069.2603850", 0], ["Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design.", ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "https://doi.org/10.1145/2593069.2602977", 0], ["Powertrain Co-Simulation using AUTOSAR and the Functional Mockup Interface standard.", ["Christoph Stoermer", "Ghizlane Tibba"], "https://doi.org/10.1145/2593069.2602975", 0], ["Monitoring Reliability in Embedded Processors - A Multi-layer View.", ["Vikas Chandra"], "https://doi.org/10.1145/2593069.2596682", 0], ["Multi-Layer Dependability: From Microarchitecture to Application Level.", ["Jorg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/2593069.2596683", 0], ["Multi-Layer Memory Resiliency.", ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "https://doi.org/10.1145/2593069.2596684", 0], ["Workload- and Instruction-Aware Timing Analysis: The missing Link between Technology and System-level Resilience.", ["Veit Kleeberger", "Petra R. Maier", "Ulf Schlichtmann"], "https://doi.org/10.1145/2593069.2596694", 0], ["Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process.", ["Iou-Jen Liu", "Shao-Yun Fang", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593176", 0], ["Throughput Optimization for SADP and E-beam based Manufacturing of 1D Layout.", ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2593069.2593233", 0], ["MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction.", ["Jhih-Rong Gao", "Xiaoqing Xu", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2593069.2593163", 0], ["Layout Decomposition for Quadruple Patterning Lithography and Beyond.", ["Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2593069.2593152", 0], ["Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification.", ["Chi-Yuan Liu", "Hui-Ju Katherine Chiang", "Yao-Wen Chang", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593215", 0], ["Directed Self-Assembly (DSA) Template Pattern Verification.", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "https://doi.org/10.1145/2593069.2593125", 0], ["Post-Silicon Validation of the IBM POWER8 Processor.", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", 0], ["Coverage Learned Targeted Validation for Incremental HW Changes.", ["Monica Farkash", "Bryan G. Hickerson", "Michael L. Behm"], "https://doi.org/10.1145/2593069.2593114", 0], ["Verification of Transactional Memory in POWER8.", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", 0], ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification.", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", 0], ["Balancing Scalability and Uniformity in SAT Witness Generator.", ["Supratik Chakraborty", "Kuldeep S. Meel", "Moshe Y. Vardi"], "https://doi.org/10.1145/2593069.2593097", 0], ["Code Coverage of Assertions Using RTL Source Code Analysis.", ["Viraj Athavale", "Sai Ma", "Samuel Hertz", "Shobha Vasudevan"], "https://doi.org/10.1145/2593069.2593108", 0], ["Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations.", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593188", 0], ["A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability.", ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593075", 0], ["OD3P: On-Demand Page Paired PCM.", ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593166", 0], ["Modeling and Analysis of Domain Wall Dynamics for Robust and Low-Power Embedded Memory.", ["Anirudh Iyengar", "Swaroop Ghosh"], "https://doi.org/10.1145/2593069.2593161", 0], ["Simultaneous Sizing, Reference Voltage and Clamp Voltage Biasing for Robustness, Self-Calibration and Testability of STTRAM Arrays.", ["Seyedhamidreza Motaman", "Swaroop Ghosh"], "https://doi.org/10.1145/2593069.2593216", 0], ["Computer-Aided Design of Machine Learning Algorithm: Training Fixed-Point Classifier for On-Chip Low-Power Implementation.", ["Hassan Albalawi", "Yuanning Li", "Xin Li"], "https://doi.org/10.1145/2593069.2593110", 0], ["Sense-making from Distributed and Mobile Sensing Data: A Middleware Perspective.", ["Santanu Sarma", "Nalini Venkatasubramanian", "Nikil D. Dutt"], "https://doi.org/10.1145/2593069.2596688", 0], ["Resource Efficient Mobile Communications for Crowd-Sensing.", ["Christian Wietfeld", "Christoph Ide", "Bjoern Dusza"], "https://doi.org/10.1145/2593069.2596686", 0], ["Demystifying Energy Usage in Smartphones.", ["Xiang Chen", "Yiran Chen", "Mian Dong", "Jianzhong Charlie Zhang"], "https://doi.org/10.1145/2593069.2596676", 0], ["Metasynthesis for Designing Automotive SoCs.", ["Wolfgang Ecker", "Michael Velten", "Leily Zafari", "Ajay Goyal"], "https://doi.org/10.1145/2593069.2602974", 0], ["Design Methods for Augmented Reality In-Vehicle Infotainment Systems.", ["Qing Rao", "Christian Grunler", "Markus Hammori", "Samarjit Chakraborty"], "https://doi.org/10.1145/2593069.2602973", 0], ["Computing with Hybrid CMOS/STO Circuits.", ["Mehdi Kabir", "Mircea R. Stan"], "https://doi.org/10.1145/2593069.2596673", 0], ["Neuro Inspired Computing with Coupled Relaxation Oscillators.", ["Suman Datta", "Nikhil Shukla", "Matthew Cotter", "Abhinav Parihar", "Arijit Raychowdhury"], "https://doi.org/10.1145/2593069.2596685", 0], ["Reliability-aware Register Binding for Control-Flow Intensive Designs.", ["Liang Chen", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2593069.2593200", 0], ["Flushing-Enabled Loop Pipelining for High-Level Synthesis.", ["Steve Dai", "Mingxing Tan", "Kecheng Hao", "Zhiru Zhang"], "https://doi.org/10.1145/2593069.2593143", 0], ["An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers.", ["Jason Cong", "Peng Li", "Bingjun Xiao", "Peng Zhang"], "https://doi.org/10.1145/2593069.2593090", 0], ["CGPA: Coarse-Grained Pipelined Accelerators.", ["Feng Liu", "Soumyadeep Ghosh", "Nick P. Johnson", "David I. August"], "https://doi.org/10.1145/2593069.2593105", 0], ["Early-Stage Power Grid Design: Extraction, Modeling and Optimization.", ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih"], "https://doi.org/10.1145/2593069.2593129", 0], ["Physics-based Electromigration Assessment for Power Grid Networks.", ["Xin Huang", "Tan Yu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2593069.2593180", 0], ["MATEX: A Distributed Framework for Transient Simulation of Power Distribution Networks.", ["Hao Zhuang", "Shih-Hung Weng", "Jeng-Hau Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593160", 0], ["REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage.", ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"], "https://doi.org/10.1145/2593069.2593202", 0], ["On Trading Wear-leveling with Heal-leveling.", ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "https://doi.org/10.1145/2593069.2593172", 0], ["dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects.", ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593127", 0], ["User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices.", ["Po-Hsien Tseng", "Pi-Cheng Hsiu", "Chin-Chiang Pan", "Tei-Wei Kuo"], "https://doi.org/10.1145/2593069.2593239", 0], ["Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor.", ["Matthias Beckert", "Moritz Neukirchner", "Rolf Ernst", "Stefan M. Petters"], "https://doi.org/10.1145/2593069.2593222", 0], ["Low-cost On-Chip Structures for Combating Die and IC Recycling.", ["Ujjwal Guin", "Xuehui Zhang", "Domenic Forte", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593157", 0], ["CACI: Dynamic Current Analysis Towards Robust Recycled Chip Identification.", ["Yu Zheng", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2593069.2593102", 0], ["A Highly Flexible Ring Oscillator PUF.", ["Mingze Gao", "Khai Lai", "Gang Qu"], "https://doi.org/10.1145/2593069.2593072", 0], ["Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels.", ["Sheng Wei", "James Bradley Wendt", "Ani Nahapetian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593204", 0], ["An Automobile Detection Algorithm Development for Automated Emergency Braking System.", ["Likun Xia", "Tran Duc Chung", "Khairil Anwar Abu Kassim"], "https://doi.org/10.1145/2593069.2593083", 0], ["A Cost Efficient Online Algorithm for Automotive Idling Reduction.", ["Chuansheng Dong", "Haibo Zeng", "Minghua Chen"], "https://doi.org/10.1145/2593069.2593070", 0], ["Scalable Co-Simulation of Functional Models With Accurate Event Exchange.", ["Asim Munawar", "Shuichi Shimizu"], "https://doi.org/10.1145/2593069.2593210", 0], ["Design and Implementation of a Dynamic Component Model for Federated AUTOSAR Systems.", ["Ze Ni", "Avenir Kobetski", "Jakob Axelsson"], "https://doi.org/10.1145/2593069.2593121", 0], ["Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach.", ["Guillermo Rodriguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik Lonn"], "https://doi.org/10.1145/2593069.2602972", 0], ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures.", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", 0], ["ApproxIt: An Approximate Computing Framework for Iterative Methods.", ["Qian Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2593069.2593092", 0], ["Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs.", ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593115", 0], ["Low Power GPGPU Computation with Imprecise Hardware.", ["Hang Zhang", "Mateja Putic", "John Lach"], "https://doi.org/10.1145/2593069.2593156", 0], ["Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches.", ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "https://doi.org/10.1145/2593069.2593184", 0], ["SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems.", ["Mohammad Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "https://doi.org/10.1145/2593069.2593214", 0], ["Fault-tolerant Routing for On-chip Network Without Using Virtual Channels.", ["Pengju Ren", "Qingxin Meng", "Xiaowei Ren", "Nanning Zheng"], "https://doi.org/10.1145/2593069.2593141", 0], ["VIX: Virtual Input Crossbar for Efficient Switch Allocation.", ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593242", 0], ["Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis.", ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"], "https://doi.org/10.1145/2593069.2593126", 0], ["CAP: Communication Aware Programming.", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", 0], ["Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM.", ["Keni Qiu", "Qingan Li", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593244", 0], ["Branch-Aware Loop Mapping on CGRAs.", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2593069.2593100", 0], ["Reduction Operator for Wide-SIMDs Reconsidered.", ["Luc Waeijen", "Dongrui She", "Henk Corporaal", "Yifan He"], "https://doi.org/10.1145/2593069.2593198", 0], ["PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs.", ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"], "https://doi.org/10.1145/2593069.2593192", 0], ["Beyond ECDSA and RSA: Lattice-based Digital Signatures on Constrained Devices.", ["Tobias Oder", "Thomas Poppelmann", "Tim Guneysu"], "https://doi.org/10.1145/2593069.2593098", 0], ["Software Only, Extremely Compact, Keccak-based Secure PRNG on ARM Cortex-M.", ["Anthony Van Herrewege", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2593069.2593218", 0], ["Ultra Low-Power implementation of ECC on the ARM Cortex-M0+.", ["Ruan de Clercq", "Leif Uhsadel", "Anthony Van Herrewege", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2593069.2593238", 0], ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges.", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", 0], ["Steep Slope Devices: Enabling New Architectural Paradigms.", ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2593069.2596690", 0], ["Approximate property checking of mixed-signal circuits.", ["Parijat Mukherjee", "Chirayu S. Amin", "Peng Li"], "https://doi.org/10.1145/2593069.2593091", 0], ["A Rigorous Graphical Technique for Predicting Sub-harmonic Injection Locking in LC Oscillators.", ["Palak Bhushan"], "https://doi.org/10.1145/2593069.2593076", 0], ["An Efficient Two-level DC Operating Points Finder for Transistor Circuits.", ["Jian Deng", "Kim Batselier", "Yang Zhang", "Ngai Wong"], "https://doi.org/10.1145/2593069.2593087", 0], ["A Time-Unrolling Method to Compute Sensitivity of Dynamic Systems.", ["Frank Liu", "Peter Feldmann"], "https://doi.org/10.1145/2593069.2593080", 0], ["Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation.", ["Ifigeneia Apostolopoulou", "Konstantis Daloukas", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "https://doi.org/10.1145/2593069.2593213", 0], ["Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data.", ["Sangho Youn", "Chenjie Gu", "Jaeha Kim"], "https://doi.org/10.1145/2593069.2593190", 0], ["ePlace: Electrostatics Based Placement Using Nesterov's Method.", ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593133", 0], ["Density-aware Detailed Placement with Instant Legalization.", ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593120", 0], ["POLAR 2.0: An Effective Routability-Driven Placer.", ["Tao Lin", "Chris Chu"], "https://doi.org/10.1145/2593069.2593181", 0], ["Routability-Driven Blockage-Aware Macro Placement.", ["Yi-Fang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"], "https://doi.org/10.1145/2593069.2593206", 0], ["Row Based Dual-VDD Island Generation and Placement.", ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "https://doi.org/10.1145/2593069.2593207", 0], ["Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization.", ["Ke Wang", "Brett H. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1145/2593069.2593243", 0], ["Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources.", ["Firew Siyoum", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/2593069.2593223", 0], ["A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs.", ["Giuseppe Di Guglielmo", "Christian Pilato", "Luca P. Carloni"], "https://doi.org/10.1145/2593069.2593071", 0], ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation.", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", 0], ["Area-Efficient Event Stream Ordering for Runtime Observability of Embedded Systems.", ["Jong Chul Lee", "Roman Lysecky"], "https://doi.org/10.1145/2593069.2593093", 0], ["On the Scheduling of Fault-Tolerant Mixed-Criticality Systems.", ["Pengcheng Huang", "Hoeseok Yang", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593169", 0], ["An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing.", ["Michael Schaffner", "Frank K. Gurkaynak", "Aljoscha Smolic", "Hubert Kaeslin", "Luca Benini"], "https://doi.org/10.1145/2593069.2593082", 0], ["Hardware-Assisted Fine-Grained Control-Flow Integrity: Towards Efficient Protection of Embedded Systems Against Software Exploitation.", ["Lucas Davi", "Patrick Koeberl", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/2593069.2596656", 0], ["Using a High-Level Test Generation Expert System for Testing In-Car Networks.", ["Allon Adir", "Alex Goryachev", "Lev Greenberg", "Tamer Salman"], "https://doi.org/10.1145/2593069.2602978", 0], ["Statistical Battery Models and Variation-Aware Battery Management.", ["Donghwa Shin", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2593069.2596689", 0], ["Battery Management and Application for Energy-Efficient Buildings.", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", 0], ["System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs.", ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2593069.2593225", 0], ["Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms.", ["Youngsub Ko", "Taeyoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2593069.2593149", 0], ["Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes.", ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/2593069.2593128", 0], ["A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations.", ["Zehan Cui", "Licheng Chen", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2593069.2593078", 0], ["An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips.", ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. T. Lee", "Tsung-Yi Ho"], "https://doi.org/10.1145/2593069.2593084", 0], ["Exact One-pass Synthesis of Digital Microfluidic Biochips.", ["Oliver Keszocze", "Robert Wille", "Tsung-Yi Ho", "Rolf Drechsler"], "https://doi.org/10.1145/2593069.2593135", 0], ["Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips.", ["Qin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2593069.2593189", 0], ["Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips.", ["Sudip Roy", "Srijan Kumar", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2593069.2593119", 0], ["EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs.", ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "https://doi.org/10.1145/2593069.2593130", 0], ["Retention Trimming for Wear Reduction of Flash Memory Storage Systems.", ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/2593069.2593203", 0], ["Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems.", ["Yuan-Hung Kuan", "Yuan-Hao Chang", "Po-Chun Huang", "Kam-yiu Lam"], "https://doi.org/10.1145/2593069.2593219", 0], ["Deterministic Crash Recovery for NAND Flash Based Storage Systems.", ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "https://doi.org/10.1145/2593069.2593124", 0], ["Scalable Certification Framework for Behavioral Synthesis Front-End.", ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2593069.2593209", 0], ["Parallel Hierarchical Reachability Analysis for Analog Verification.", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2593069.2593178", 0], ["Automatic Verification of Floating Point Units.", ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "https://doi.org/10.1145/2593069.2593096", 0], ["Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr\u00f6bner Bases.", ["Tim Pruss", "Priyank Kalla", "Florian Enescu"], "https://doi.org/10.1145/2593069.2593134", 0], ["Circuit Camouflage Integration for Hardware IP Protection.", ["Ronald P. Cocchi", "James P. Baukus", "Lap Wai Chow", "Bryan J. Wang"], "https://doi.org/10.1145/2593069.2602554", 0], ["FPGA Security: From Features to Capabilities to Trusted Systems.", ["Steve Trimberger", "Jason Moore"], "https://doi.org/10.1145/2593069.2602555", 0], ["Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting.", ["Yu Liu", "Ke Huang", "Yiorgos Makris"], "https://doi.org/10.1145/2593069.2593147", 0], ["Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack.", ["Kaushik Vaidyanathan", "Bishnu P. Das", "Larry T. Pileggi"], "https://doi.org/10.1145/2593069.2593123", 0], ["High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery.", ["Xiaotong Cui", "Kun Ma", "Liang Shi", "Kaijie Wu"], "https://doi.org/10.1145/2593069.2593150", 0], ["Fort-NoCs: Mitigating the Threat of a Compromised NoC.", ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2593069.2593144", 0], ["Data Mining In EDA - Basic Principles, Promises, and Constraints.", ["Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/2593069.2596675", 0], ["NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era.", ["Jia Zhan", "Yuan Xie", "Guangyu Sun"], "https://doi.org/10.1145/2593069.2593165", 0], ["darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon.", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593117", 0], ["Power-Aware NoCs through Routing and Topology Reconfiguration.", ["Ritesh Parikh", "Reetuparna Das", "Valeria Bertacco"], "https://doi.org/10.1145/2593069.2593187", 0], ["Quality-of-Service for a High-Radix Switch.", ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593194", 0], ["Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization.", ["Ye Wang", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2593069.2593131", 0], ["Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC.", ["Mark Po-Hung Lin", "Vincent Wei-Hao Hsiao", "Chun-Yu Lin"], "https://doi.org/10.1145/2593069.2593179", 0], ["Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case.", ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593122", 0], ["An HDL-Based System Design Methodology for Multistandard RF SoC's.", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", 0], ["Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs.", ["Xiaoming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593208", 0], ["On the Simulation of NBTI-Induced Performance Degradation Considering Arbitrary Temperature and Voltage Variations.", ["Ting Wang", "Qiang Xu"], "https://doi.org/10.1145/2593069.2593170", 0], ["Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems.", ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "https://doi.org/10.1145/2593069.2593199", 0], ["Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques.", ["Xinfei Guo", "Wayne Burleson", "Mircea R. Stan"], "https://doi.org/10.1145/2593069.2593162", 0], ["Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study.", ["Mukesh Reddy Rudra", "Nimmy Anna Daniel", "Varun Nagoorkar", "David H. K. Hoe"], "https://doi.org/10.1145/2593069.2596677", 0], ["FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness.", ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"], "https://doi.org/10.1145/2593069.2596681", 0], ["Advanced Techniques for Designing Stealthy Hardware Trojans.", ["Nektarios Georgios Tsoutsos", "Charalambos Konstantinou", "Michail Maniatakos"], "https://doi.org/10.1145/2593069.2596668", 0], ["A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification.", ["Adam Waksman", "Jeyavijayan Rajendran", "Matthew Suozzo", "Simha Sethumadhavan"], "https://doi.org/10.1145/2593069.2596666", 0], ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms.", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", 0], ["Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves.", ["Debapriya Basu Roy", "Debdeep Mukhopadhyay", "Masami Izumi", "Junko Takahashi"], "https://doi.org/10.1145/2593069.2593234", 0], ["Secure Memristor-based Main Memory.", ["Sachhidh Kannan", "Naghmeh Karimi", "Ozgur Sinanoglu"], "https://doi.org/10.1145/2593069.2593212", 0], ["TI-TRNG: Technology Independent True Random Number Generator.", ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Jerry Shi", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593236", 0], ["Accelerator-Rich Architectures: Opportunities and Progresses.", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "https://doi.org/10.1145/2593069.2596667", 0], ["Exploring the Heterogeneous Design Space for both Performance and Reliability.", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", 0], ["Enabling Dynamic Heterogeneity Through Core-on-Core Stacking.", ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"], "https://doi.org/10.1145/2593069.2596674", 0], ["Power management through DVFS and dynamic body biasing in FD-SOI circuits.", ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "https://doi.org/10.1145/2593069.2593185", 0], ["Thermal Implications of On-Chip Voltage Regulation: Upcoming Challenges and Possible Solutions.", ["Selcuk Kose"], "https://doi.org/10.1145/2593069.2593231", 0], ["The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives.", ["Muhammad Shafique", "Siddharth Garg", "Jorg Henkel", "Diana Marculescu"], "https://doi.org/10.1145/2593069.2593229", 0], ["Power-Aware Deployment and Control of Forced-Convection and Thermoelectric Coolers.", ["Mohammad Javad Dousti", "Massoud Pedram"], "https://doi.org/10.1145/2593069.2593186", 0], ["Thermal-Sustainable Power Budgeting for Dynamic Threading.", ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "https://doi.org/10.1145/2593069.2593232", 0], ["ClusRed: Clustering and Network Reduction Based Probabilistic Optimal Power Flow Analysis for Large-Scale Smart Grids.", ["Yi Liang", "Deming Chen"], "https://doi.org/10.1145/2593069.2593106", 0], ["TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis.", ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "https://doi.org/10.1145/2593069.2593227", 0], ["Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs.", ["Kan Shi", "David Boland", "Edward A. Stott", "Samuel Bayliss", "George A. Constantinides"], "https://doi.org/10.1145/2593069.2593118", 0], ["Functional ECO Using Metal-Configurable Gate-Array Spare Cells.", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593145", 0], ["Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits.", ["Chi-Chuan Chuang", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593224", 0], ["Parallel FPGA Routing based on the Operator Formulation.", ["Yehdhih Ould Mohammed Moctar", "Philip Brisk"], "https://doi.org/10.1145/2593069.2593177", 0], ["Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization.", ["Luca Gaetano Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "https://doi.org/10.1145/2593069.2593158", 0], ["Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing.", ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2593069.2593132", 0], ["Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory.", ["Mengjie Mao", "Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Hai Helen Li"], "https://doi.org/10.1145/2593069.2593137", 0], ["An Efficient STT-RAM Last Level Cache Architecture for GPUs.", ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593086", 0], ["Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems.", ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593235", 0], ["Variation Aware Cache Partitioning for Multithreaded Programs.", ["Vivek Joy Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2593069.2593240", 0], ["MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis.", ["Josef Schneider", "Jorgen Peddersen", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593159", 0], ["Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach.", ["Saman Kiamehr", "Thomas H. Osiecki", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "https://doi.org/10.1145/2593069.2593196", 0], ["Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits.", ["Jiangyi Li", "Mingoo Seok"], "https://doi.org/10.1145/2593069.2593205", 0], ["BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation.", ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "https://doi.org/10.1145/2593069.2593101", 0], ["A New Asynchronous Pipeline Template for Power and Performance Optimization.", ["Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593074", 0], ["C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs.", ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"], "https://doi.org/10.1145/2593069.2593107", 0], ["Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs.", ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593140", 0], ["Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications.", ["Andrea Holler", "Norbert Druml", "Christian Kreiner", "Christian Steger", "Tomaz Felicijan"], "https://doi.org/10.1145/2593069.2593148", 0], ["Techniques for Foundry Identification.", ["James Bradley Wendt", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593228", 0], ["QMS: Evaluating the Side-Channel Resistance of Masked Software from Source Code.", ["Hassan Eldib", "Chao Wang", "Mostafa M. I. Taha", "Patrick Schaumont"], "https://doi.org/10.1145/2593069.2593193", 0], ["A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software.", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2593069.2593073", 0], ["System-Level Security for Network Processors with Hardware Monitors.", ["Kekai Hu", "Tilman Wolf", "Thiago Teixeira", "Russell Tessier"], "https://doi.org/10.1145/2593069.2593226", 0], ["Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes.", ["Parthasarathy M. B. Rao", "Mojtaba Ebrahimi", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2593069.2593191", 0], ["The First EDA MOOC: Teaching Design Automation to Planet Earth.", ["Rob A. Rutenbar"], "https://doi.org/10.1145/2593069.2593230", 0]]