{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449975582198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449975582233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 10:59:41 2015 " "Processing started: Sun Dec 13 10:59:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449975582233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449975582233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449975582266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449975583042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inssetop.v 1 1 " "Found 1 design units, including 1 entities, in source file inssetop.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsSetOp " "Found entity 1: InsSetOp" {  } { { "InsSetOp.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/InsSetOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/AddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Found entity 1: Increment" {  } { { "Increment.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inscycop.v 1 1 " "Found 1 design units, including 1 entities, in source file inscycop.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsCycOp " "Found entity 1: InsCycOp" {  } { { "InsCycOp.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583696 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemoryRam.v(11) " "Verilog HDL information at MemoryRam.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "MemoryRam.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/MemoryRam.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449975583699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryram.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryRam " "Found entity 1: MemoryRam" {  } { { "MemoryRam.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/MemoryRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub Datapath_tb.v(3) " "Verilog HDL Declaration information at Datapath_tb.v(3): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "Datapath_tb.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath_tb.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449975583712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_tb " "Found entity 1: Datapath_tb" {  } { { "Datapath_tb.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449975583713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449975583713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IR4_0 Datapath.v(16) " "Verilog HDL Implicit Net warning at Datapath.v(16): created implicit net for \"IR4_0\"" {  } { { "Datapath.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449975583713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outputPC Datapath.v(16) " "Verilog HDL Implicit Net warning at Datapath.v(16): created implicit net for \"outputPC\"" {  } { { "Datapath.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449975583713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449975584040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsCycOp InsCycOp:ICO " "Elaborating entity \"InsCycOp\" for hierarchy \"InsCycOp:ICO\"" {  } { { "Datapath.v" "ICO" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register InsCycOp:ICO\|Register:IR_reg " "Elaborating entity \"Register\" for hierarchy \"InsCycOp:ICO\|Register:IR_reg\"" {  } { { "InsCycOp.v" "IR_reg" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer InsCycOp:ICO\|Multiplexer:mux1 " "Elaborating entity \"Multiplexer\" for hierarchy \"InsCycOp:ICO\|Multiplexer:mux1\"" {  } { { "InsCycOp.v" "mux1" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment InsCycOp:ICO\|Increment:Incr " "Elaborating entity \"Increment\" for hierarchy \"InsCycOp:ICO\|Increment:Incr\"" {  } { { "InsCycOp.v" "Incr" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Increment.v(8) " "Verilog HDL assignment warning at Increment.v(8): truncated value with size 32 to match size of target (5)" {  } { { "Increment.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Increment.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449975584229 "|Datapath|InsCycOp:ICO|Increment:Incr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register InsCycOp:ICO\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"InsCycOp:ICO\|Register:PC_reg\"" {  } { { "InsCycOp.v" "PC_reg" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/InsCycOp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryRam MemoryRam:RAM " "Elaborating entity \"MemoryRam\" for hierarchy \"MemoryRam:RAM\"" {  } { { "Datapath.v" "RAM" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsSetOp InsSetOp:ISO " "Elaborating entity \"InsSetOp\" for hierarchy \"InsSetOp:ISO\"" {  } { { "Datapath.v" "ISO" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer InsSetOp:ISO\|Multiplexer:mux3_2 " "Elaborating entity \"Multiplexer\" for hierarchy \"InsSetOp:ISO\|Multiplexer:mux3_2\"" {  } { { "InsSetOp.v" "mux3_2" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/InsSetOp.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub InsSetOp:ISO\|AddSub:AS " "Elaborating entity \"AddSub\" for hierarchy \"InsSetOp:ISO\|AddSub:AS\"" {  } { { "InsSetOp.v" "AS" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/InsSetOp.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584325 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IR4_0 ICO " "Port \"IR4_0\" does not exist in macrofunction \"ICO\"" {  } { { "Datapath.v" "ICO" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 16 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584374 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "outputPC ICO " "Port \"outputPC\" does not exist in macrofunction \"ICO\"" {  } { { "Datapath.v" "ICO" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.v" 16 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449975584375 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449975584401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.map.smsg " "Generated suppressed messages file C:/Users/Prince/Desktop/ASIC/Lab2/Datapath/Datapath/Datapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449975584545 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449975585191 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 13 10:59:45 2015 " "Processing ended: Sun Dec 13 10:59:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449975585191 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449975585191 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449975585191 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449975585191 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449975586249 ""}
