# RISC-pipelined-MIPS32-processor
5-stage pipelined MIPS32 CPU (RISC architecture) in Verilog
