Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 16 14:13:03 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rapid_soc_timing_summary_routed.rpt -pb rapid_soc_timing_summary_routed.pb -rpx rapid_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rapid_soc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    742         
TIMING-16  Warning           Large setup violation          30          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (753)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2150)
5. checking no_input_delay (1)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (753)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: i_reset (HIGH)

 There are 717 register/latch pins with no clock driven by root clock pin: cpu_clk_div/out_clk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: graphics_engine/display_driver/pixelClockDivider/out_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: lcd/mux/selectClockDivider/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2150)
---------------------------------------------------
 There are 2150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 26 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.940      -67.385                     62                  450        0.104        0.000                      0                  450        4.500        0.000                       0                   158  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
ext_100mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ext_100mhz         -1.940      -67.385                     62                  450        0.104        0.000                      0                  450        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ext_100mhz                  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ext_100mhz                  
(none)                      ext_100mhz    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ext_100mhz
  To Clock:  ext_100mhz

Setup :           62  Failing Endpoints,  Worst Slack       -1.940ns,  Total Violation      -67.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.344ns  (logic 2.246ns (19.798%)  route 9.098ns (80.202%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    14.734    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.617    16.475    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.488    14.829    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.274    15.103    
                         clock uncertainty           -0.035    15.067    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.535    <hidden>
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -16.475    
  -------------------------------------------------------------------
                         slack                                 -1.940    

Slack (VIOLATED) :        -1.931ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.324ns  (logic 2.246ns (19.834%)  route 9.078ns (80.166%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    14.734    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.597    16.455    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.490    14.831    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.523    <hidden>
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -16.455    
  -------------------------------------------------------------------
                         slack                                 -1.931    

Slack (VIOLATED) :        -1.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.339ns  (logic 2.370ns (20.902%)  route 8.969ns (79.098%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    14.734    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          0.778    15.636    <hidden>
    SLICE_X55Y19         LUT4 (Prop_lut4_I3_O)        0.124    15.760 r  <hidden>
                         net (fo=1, routed)           0.709    16.469    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.485    14.826    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.086    
                         clock uncertainty           -0.035    15.050    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.607    <hidden>
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -16.469    
  -------------------------------------------------------------------
                         slack                                 -1.862    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.219ns  (logic 2.246ns (20.019%)  route 8.973ns (79.981%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    14.734    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.492    16.350    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.488    14.829    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.521    <hidden>
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.827ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 2.370ns (20.977%)  route 8.928ns (79.022%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    14.734    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          0.945    15.803    <hidden>
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.124    15.927 r  <hidden>
                         net (fo=1, routed)           0.502    16.429    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.479    14.820    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.080    
                         clock uncertainty           -0.035    15.044    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.601    <hidden>
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                         -16.429    
  -------------------------------------------------------------------
                         slack                                 -1.827    

Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.281ns  (logic 2.246ns (19.909%)  route 9.035ns (80.091%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.624    15.167    <hidden>
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.291 r  <hidden>
                         net (fo=2, routed)           1.121    16.412    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.490    14.831    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.612    <hidden>
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -16.412    
  -------------------------------------------------------------------
                         slack                                 -1.800    

Slack (VIOLATED) :        -1.799ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.190ns  (logic 2.246ns (20.072%)  route 8.944ns (79.928%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    14.734    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.463    16.320    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.488    14.829    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.521    <hidden>
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                 -1.799    

Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 2.246ns (19.998%)  route 8.985ns (80.002%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.624    15.167    <hidden>
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.291 r  <hidden>
                         net (fo=2, routed)           1.071    16.362    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.488    14.829    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.610    <hidden>
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -16.362    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.750ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.228ns  (logic 2.246ns (20.004%)  route 8.982ns (79.996%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.560    15.103    <hidden>
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    15.227 r  <hidden>
                         net (fo=2, routed)           1.131    16.358    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.486    14.827    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.608    <hidden>
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -16.358    
  -------------------------------------------------------------------
                         slack                                 -1.750    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ext_100mhz rise@10.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        11.124ns  (logic 2.246ns (20.191%)  route 8.878ns (79.809%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.724     6.737    cpu/memory_unit/doutb[7]
    SLICE_X51Y8          LUT2 (Prop_lut2_I0_O)        0.124     6.861 r  cpu/memory_unit/regs[1][15]_i_2/O
                         net (fo=8, routed)           0.502     7.363    cpu/memory_unit/regs[1][15]_i_2_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.487 r  cpu/memory_unit/regs[1][15]_i_1/O
                         net (fo=20, routed)          0.478     7.965    cpu/memory_unit/mem_rd_output[15]
    SLICE_X49Y8          LUT3 (Prop_lut3_I0_O)        0.124     8.089 r  cpu/memory_unit/iv_data_in[15]_i_10/O
                         net (fo=24, routed)          1.236     9.325    cpu/memory_unit/forward_rs1[15]
    SLICE_X54Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.449 r  cpu/memory_unit/iv_data_in[7]_i_26/O
                         net (fo=9, routed)           0.812    10.261    cpu/memory_unit/iv_data_in[7]_i_26_n_0
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124    10.385 r  cpu/memory_unit/iv_data_in[5]_i_9/O
                         net (fo=2, routed)           0.811    11.196    cpu/memory_unit/iv_data_in[5]_i_9_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.320 r  cpu/memory_unit/iv_data_in[4]_i_5/O
                         net (fo=3, routed)           0.722    12.042    cpu/ex_stage/iv_data_in_reg[23][1]
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  cpu/ex_stage/cpu_ram_i_16_comp/O
                         net (fo=1, routed)           0.650    12.816    cpu/memory_unit/framebuffer_address[0]_repN_alias
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.940 f  cpu/memory_unit/cpu_ram_i_65_comp_1/O
                         net (fo=2, routed)           0.722    13.663    cpu/memory_unit/cpu_ram_i_65_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    13.787 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    14.419    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    14.734    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.397    16.255    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.486    14.827    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.519    <hidden>
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                 -1.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 lcd/driver3/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/driver3/CLK
    SLICE_X61Y19         FDRE                                         r  lcd/driver3/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  lcd/driver3/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.052     1.662    lcd/mux/o_signal_reg[7]_2[4]
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.707 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.707    lcd/mux/o_signal[4]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121     1.603    lcd/mux/o_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 lcd/driver0/o_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/driver0/CLK
    SLICE_X58Y19         FDRE                                         r  lcd/driver0/o_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  lcd/driver0/o_signal_reg[6]/Q
                         net (fo=1, routed)           0.054     1.664    lcd/mux/o_signal_reg[7]_1[6]
    SLICE_X59Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.709 r  lcd/mux/o_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     1.709    lcd/mux/o_signal[6]_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  lcd/mux/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X59Y19         FDRE                                         r  lcd/mux/o_signal_reg[6]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.092     1.574    lcd/mux/o_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lcd/driver1/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.719%)  route 0.097ns (34.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/driver1/CLK
    SLICE_X58Y19         FDRE                                         r  lcd/driver1/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  lcd/driver1/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.097     1.707    lcd/mux/o_signal_reg[7]_0[2]
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    lcd/mux/o_signal[2]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[2]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.092     1.575    lcd/mux/o_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver3/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.192ns (63.964%)  route 0.108ns (36.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.587     1.470    lcd/dsp/CLK
    SLICE_X58Y18         FDRE                                         r  lcd/dsp/digits_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  lcd/dsp/digits_reg[3][3]/Q
                         net (fo=8, routed)           0.108     1.719    lcd/dsp/Q[3]
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.051     1.770 r  lcd/dsp/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    lcd/driver3/D[1]
    SLICE_X59Y18         FDRE                                         r  lcd/driver3/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    lcd/driver3/CLK
    SLICE_X59Y18         FDRE                                         r  lcd/driver3/o_signal_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.107     1.590    lcd/driver3/o_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver3/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.587     1.470    lcd/dsp/CLK
    SLICE_X58Y18         FDRE                                         r  lcd/dsp/digits_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  lcd/dsp/digits_reg[3][3]/Q
                         net (fo=8, routed)           0.108     1.719    lcd/dsp/Q[3]
    SLICE_X59Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  lcd/dsp/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    lcd/driver3/D[0]
    SLICE_X59Y18         FDRE                                         r  lcd/driver3/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    lcd/driver3/CLK
    SLICE_X59Y18         FDRE                                         r  lcd/driver3/o_signal_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.092     1.575    lcd/driver3/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 lcd/driver1/o_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.226ns (68.576%)  route 0.104ns (31.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/driver1/CLK
    SLICE_X58Y19         FDRE                                         r  lcd/driver1/o_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  lcd/driver1/o_signal_reg[3]/Q
                         net (fo=1, routed)           0.104     1.701    lcd/mux/o_signal_reg[7]_0[3]
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.098     1.799 r  lcd/mux/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    lcd/mux/o_signal[3]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[3]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.121     1.604    lcd/mux/o_signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 lcd/driver1/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    lcd/driver1/CLK
    SLICE_X59Y20         FDRE                                         r  lcd/driver1/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  lcd/driver1/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.138     1.747    lcd/mux/o_signal_reg[7]_0[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    lcd/mux/o_signal[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.852     1.979    lcd/mux/CLK
    SLICE_X59Y21         FDRE                                         r  lcd/mux/o_signal_reg[0]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.092     1.573    lcd/mux/o_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lcd/driver3/o_signal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/driver3/CLK
    SLICE_X61Y19         FDRE                                         r  lcd/driver3/o_signal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  lcd/driver3/o_signal_reg[5]/Q
                         net (fo=1, routed)           0.086     1.683    lcd/mux/o_signal_reg[7]_2[5]
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.098     1.781 r  lcd/mux/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.781    lcd/mux/o_signal[5]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[5]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.092     1.561    lcd/mux/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 lcd/dsp/digits_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/driver3/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.190ns (53.787%)  route 0.163ns (46.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.587     1.470    lcd/dsp/CLK
    SLICE_X58Y18         FDRE                                         r  lcd/dsp/digits_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  lcd/dsp/digits_reg[3][3]/Q
                         net (fo=8, routed)           0.163     1.774    lcd/driver3/Q[3]
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.049     1.823 r  lcd/driver3/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    lcd/driver3/o_signal[5]
    SLICE_X61Y19         FDRE                                         r  lcd/driver3/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/driver3/CLK
    SLICE_X61Y19         FDRE                                         r  lcd/driver3/o_signal_reg[5]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X61Y19         FDRE (Hold_fdre_C_D)         0.107     1.590    lcd/driver3/o_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 lcd/driver1/o_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/mux/o_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ext_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_100mhz rise@0.000ns - ext_100mhz rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.116%)  route 0.116ns (33.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.585     1.468    lcd/driver1/CLK
    SLICE_X59Y20         FDRE                                         r  lcd/driver1/o_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  lcd/driver1/o_signal_reg[1]/Q
                         net (fo=1, routed)           0.116     1.712    lcd/mux/o_signal_reg[7]_0[1]
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.098     1.810 r  lcd/mux/o_signal[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    lcd/mux/o_signal[1]_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  lcd/mux/o_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.855     1.982    lcd/mux/CLK
    SLICE_X59Y18         FDRE                                         r  lcd/mux/o_signal_reg[1]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.092     1.576    lcd/mux/o_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39  cpu_clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39  cpu_clk_div/out_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39  cpu_clk_div/out_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  graphics_engine/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  graphics_engine/red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  graphics_engine/red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  graphics_engine/red_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36  graphics_engine/red_reg[3]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36  graphics_engine/red_reg[3]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39  cpu_clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39  cpu_clk_div/out_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y39  cpu_clk_div/out_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  graphics_engine/red_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  graphics_engine/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  graphics_engine/red_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y31  graphics_engine/red_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36  graphics_engine/red_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y36  graphics_engine/red_reg[3]_lopt_replica_10/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 4.393ns (42.278%)  route 5.998ns (57.722%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE                         0.000     0.000 r  graphics_engine/display_driver/yCoord_reg[0]/C
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  graphics_engine/display_driver/yCoord_reg[0]/Q
                         net (fo=18, routed)          1.204     1.722    graphics_engine/display_driver/yCoord[0]
    SLICE_X55Y5          LUT2 (Prop_lut2_I0_O)        0.124     1.846 r  graphics_engine/display_driver/vSync_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.447     2.294    graphics_engine/display_driver/vSync_OBUF_inst_i_4_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.418 r  graphics_engine/display_driver/vSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452     2.870    graphics_engine/display_driver/vSync_OBUF_inst_i_2_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.124     2.994 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.895     6.888    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    10.392 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.392    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.127ns  (logic 4.620ns (45.614%)  route 5.508ns (54.386%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[2]/C
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  graphics_engine/display_driver/xCoord_reg[2]/Q
                         net (fo=6, routed)           0.848     1.366    graphics_engine/display_driver/xCoord[2]
    SLICE_X55Y7          LUT3 (Prop_lut3_I2_O)        0.154     1.520 r  graphics_engine/display_driver/xCoord[10]_i_4/O
                         net (fo=4, routed)           0.671     2.191    graphics_engine/display_driver/xCoord[10]_i_4_n_0
    SLICE_X55Y8          LUT6 (Prop_lut6_I0_O)        0.327     2.518 r  graphics_engine/display_driver/hSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.154     2.672    graphics_engine/display_driver/hSync_OBUF_inst_i_2_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I0_O)        0.124     2.796 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.835     6.631    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.127 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.127    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.930ns  (logic 1.407ns (48.020%)  route 1.523ns (51.980%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[9]/C
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  graphics_engine/display_driver/xCoord_reg[9]/Q
                         net (fo=4, routed)           0.116     0.280    graphics_engine/display_driver/xCoord[9]
    SLICE_X55Y8          LUT4 (Prop_lut4_I3_O)        0.045     0.325 r  graphics_engine/display_driver/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.406     1.732    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.930 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.930    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/yCoord_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.074ns  (logic 1.413ns (45.989%)  route 1.660ns (54.011%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE                         0.000     0.000 r  graphics_engine/display_driver/yCoord_reg[5]/C
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  graphics_engine/display_driver/yCoord_reg[5]/Q
                         net (fo=11, routed)          0.228     0.392    graphics_engine/display_driver/yCoord[5]
    SLICE_X56Y4          LUT6 (Prop_lut6_I1_O)        0.045     0.437 r  graphics_engine/display_driver/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.432     1.869    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.074 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_100mhz
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_8/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.054ns (58.728%)  route 2.849ns (41.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.560    10.081    graphics_engine/CLK
    SLICE_X30Y36         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_8/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    10.605 r  graphics_engine/red_reg[3]_lopt_replica_8/Q
                         net (fo=1, routed)           2.849    13.455    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530    16.985 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.985    green[3]
    D17                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_7/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 4.053ns (59.903%)  route 2.713ns (40.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.560    10.081    graphics_engine/CLK
    SLICE_X30Y36         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    10.605 r  graphics_engine/red_reg[3]_lopt_replica_7/Q
                         net (fo=1, routed)           2.713    13.318    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.847 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.847    green[2]
    G17                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_10/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 3.978ns (60.442%)  route 2.604ns (39.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.560    10.081    graphics_engine/CLK
    SLICE_X31Y36         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_10/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.459    10.540 r  graphics_engine/red_reg[3]_lopt_replica_10/Q
                         net (fo=1, routed)           2.604    13.144    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.663 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.663    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_3/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 4.043ns (61.526%)  route 2.528ns (38.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X30Y33         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_3/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.524    10.602 r  graphics_engine/red_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.528    13.130    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.649 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.649    blue[2]
    K18                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_6/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 4.029ns (62.272%)  route 2.441ns (37.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.560    10.081    graphics_engine/CLK
    SLICE_X30Y36         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_6/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    10.605 r  graphics_engine/red_reg[3]_lopt_replica_6/Q
                         net (fo=1, routed)           2.441    13.047    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.552 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.552    green[1]
    H17                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_5/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.460ns  (logic 4.045ns (62.610%)  route 2.416ns (37.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.560    10.081    graphics_engine/CLK
    SLICE_X30Y35         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.524    10.605 r  graphics_engine/red_reg[3]_lopt_replica_5/Q
                         net (fo=1, routed)           2.416    13.021    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.542 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.542    green[0]
    J17                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_4/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 4.049ns (62.794%)  route 2.399ns (37.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.560    10.081    graphics_engine/CLK
    SLICE_X30Y35         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_4/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.524    10.605 r  graphics_engine/red_reg[3]_lopt_replica_4/Q
                         net (fo=1, routed)           2.399    13.004    lopt_3
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.529 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.529    blue[3]
    J18                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica_2/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 4.027ns (62.582%)  route 2.408ns (37.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.557    10.078    graphics_engine/CLK
    SLICE_X30Y33         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica_2/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.524    10.602 r  graphics_engine/red_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.408    13.010    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.514 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.514    blue[1]
    L18                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]_lopt_replica/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.435ns  (logic 4.019ns (62.461%)  route 2.416ns (37.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.554    10.075    graphics_engine/CLK
    SLICE_X30Y31         FDRE                                         r  graphics_engine/red_reg[3]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.524    10.599 r  graphics_engine/red_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.416    13.015    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.510 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.510    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/red_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.425ns  (logic 4.026ns (62.665%)  route 2.399ns (37.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.554    10.075    graphics_engine/CLK
    SLICE_X30Y31         FDRE                                         r  graphics_engine/red_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.524    10.599 r  graphics_engine/red_reg[3]/Q
                         net (fo=1, routed)           2.399    12.998    blue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.501 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.501    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.341ns (79.460%)  route 0.347ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.465    lcd/mux/CLK
    SLICE_X62Y25         FDRE                                         r  lcd/mux/o_anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  lcd/mux/o_anode_select_reg[1]/Q
                         net (fo=1, routed)           0.347     1.953    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.153 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.153    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.393ns (80.898%)  route 0.329ns (19.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.465    lcd/mux/CLK
    SLICE_X62Y25         FDRE                                         r  lcd/mux/o_anode_select_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  lcd/mux/o_anode_select_reg[3]/Q
                         net (fo=1, routed)           0.329     1.922    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.188 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.188    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.347ns (77.045%)  route 0.401ns (22.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/mux/CLK
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  lcd/mux/o_signal_reg[2]/Q
                         net (fo=1, routed)           0.401     2.011    segement_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.217 r  segement_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.217    segement[2]
    V5                                                                r  segement[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.345ns (76.507%)  route 0.413ns (23.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.465    lcd/mux/CLK
    SLICE_X62Y25         FDRE                                         r  lcd/mux/o_anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  lcd/mux/o_anode_select_reg[0]/Q
                         net (fo=1, routed)           0.413     2.019    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.223 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.223    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.385ns (78.275%)  route 0.384ns (21.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/mux/CLK
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  lcd/mux/o_signal_reg[3]/Q
                         net (fo=1, routed)           0.384     2.018    segement_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.238 r  segement_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.238    segement[3]
    U5                                                                r  segement[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_anode_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.405ns (78.613%)  route 0.382ns (21.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.582     1.465    lcd/mux/CLK
    SLICE_X62Y25         FDRE                                         r  lcd/mux/o_anode_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  lcd/mux/o_anode_select_reg[2]/Q
                         net (fo=1, routed)           0.382     1.975    anode_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.252 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.252    anode[2]
    V4                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.353ns (75.502%)  route 0.439ns (24.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.584     1.467    lcd/mux/CLK
    SLICE_X59Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  lcd/mux/o_signal_reg[7]/Q
                         net (fo=1, routed)           0.439     2.047    segement_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.259 r  segement_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.259    segement[7]
    W7                                                                r  segement[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.400ns (77.688%)  route 0.402ns (22.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/mux/CLK
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  lcd/mux/o_signal_reg[4]/Q
                         net (fo=1, routed)           0.402     2.035    segement_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.272 r  segement_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.272    segement[4]
    V8                                                                r  segement[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.371ns (75.048%)  route 0.456ns (24.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.586     1.469    lcd/mux/CLK
    SLICE_X59Y19         FDRE                                         r  lcd/mux/o_signal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  lcd/mux/o_signal_reg[6]/Q
                         net (fo=1, routed)           0.456     2.066    segement_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.296 r  segement_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.296    segement[6]
    W6                                                                r  segement[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/mux/o_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segement[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.340ns (73.125%)  route 0.492ns (26.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.584     1.467    lcd/mux/CLK
    SLICE_X59Y21         FDRE                                         r  lcd/mux/o_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  lcd/mux/o_signal_reg[0]/Q
                         net (fo=1, routed)           0.492     2.101    segement_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.299 r  segement_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.299    segement[0]
    V7                                                                r  segement[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2150 Endpoints
Min Delay          2150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/de_stage/iv_instruction_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.361ns  (logic 2.799ns (13.747%)  route 17.561ns (86.253%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.350    19.619    cpu/ex_stage/ex_pc_load
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.973 r  cpu/ex_stage/iv_instruction[16]_i_1/O
                         net (fo=1, routed)           0.387    20.360    cpu/de_stage/iv_instruction_reg[31]_0[14]
    SLICE_X49Y22         FDCE                                         r  cpu/de_stage/iv_instruction_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.263ns  (logic 2.800ns (13.819%)  route 17.463ns (86.181%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.638    19.908    cpu/de_stage/ex_pc_load
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.355    20.263 r  cpu/de_stage/iv_rs2[23]_i_1/O
                         net (fo=1, routed)           0.000    20.263    cpu/ex_stage/iv_rs2_reg[31]_1[23]
    SLICE_X54Y19         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.234ns  (logic 2.771ns (13.695%)  route 17.463ns (86.305%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.638    19.908    cpu/de_stage/ex_pc_load
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.326    20.234 r  cpu/de_stage/iv_rs2[22]_i_1/O
                         net (fo=1, routed)           0.000    20.234    cpu/ex_stage/iv_rs2_reg[31]_1[22]
    SLICE_X54Y19         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs1_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.207ns  (logic 2.771ns (13.713%)  route 17.436ns (86.287%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.612    19.881    cpu/de_stage/ex_pc_load
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.326    20.207 r  cpu/de_stage/iv_rs1[19]_i_1/O
                         net (fo=1, routed)           0.000    20.207    cpu/ex_stage/iv_rs1_reg[31]_1[19]
    SLICE_X54Y19         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs1_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.197ns  (logic 2.771ns (13.720%)  route 17.426ns (86.280%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.602    19.871    cpu/de_stage/ex_pc_load
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.326    20.197 r  cpu/de_stage/iv_rs1[24]_i_1/O
                         net (fo=1, routed)           0.000    20.197    cpu/ex_stage/iv_rs1_reg[31]_1[24]
    SLICE_X54Y19         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.971ns  (logic 2.799ns (14.015%)  route 17.172ns (85.985%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.348    19.617    cpu/de_stage/ex_pc_load
    SLICE_X49Y22         LUT4 (Prop_lut4_I3_O)        0.354    19.971 r  cpu/de_stage/iv_rs2[27]_i_1/O
                         net (fo=1, routed)           0.000    19.971    cpu/ex_stage/iv_rs2_reg[31]_1[27]
    SLICE_X49Y22         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs1_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.953ns  (logic 2.771ns (13.888%)  route 17.182ns (86.112%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.357    19.627    cpu/de_stage/ex_pc_load
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.953 r  cpu/de_stage/iv_rs1[17]_i_1/O
                         net (fo=1, routed)           0.000    19.953    cpu/ex_stage/iv_rs1_reg[31]_1[17]
    SLICE_X48Y22         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/de_stage/iv_instruction_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.945ns  (logic 2.771ns (13.893%)  route 17.174ns (86.107%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.350    19.619    cpu/ex_stage/ex_pc_load
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.326    19.945 r  cpu/ex_stage/iv_instruction[17]_i_1/O
                         net (fo=1, routed)           0.000    19.945    cpu/de_stage/iv_instruction_reg[31]_0[15]
    SLICE_X48Y22         FDCE                                         r  cpu/de_stage/iv_instruction_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.943ns  (logic 2.771ns (13.894%)  route 17.172ns (86.106%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.348    19.617    cpu/de_stage/ex_pc_load
    SLICE_X49Y22         LUT4 (Prop_lut4_I3_O)        0.326    19.943 r  cpu/de_stage/iv_rs2[26]_i_1/O
                         net (fo=1, routed)           0.000    19.943    cpu/ex_stage/iv_rs2_reg[31]_1[26]
    SLICE_X49Y22         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu/ex_stage/iv_rs2_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.925ns  (logic 2.800ns (14.053%)  route 17.125ns (85.947%))
  Logic Levels:           13  (CARRY4=4 FDRE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.783     9.278    cpu/memory_unit/forward_rs21
    SLICE_X53Y9          LUT3 (Prop_lut3_I1_O)        0.124     9.402 r  cpu/memory_unit/iv_memory_data[7]_i_1/O
                         net (fo=5, routed)           1.160    10.563    cpu/memory_unit/iv_rs2_reg[31][2]
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.124    10.687 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_161/O
                         net (fo=2, routed)           0.879    11.566    cpu/memory_unit/iv_control_signal_reg[alu]_i_161_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.951 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131/CO[3]
                         net (fo=1, routed)           0.000    11.951    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_131_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.065 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.065    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_92_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.179 r  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.179    cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_48_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.293 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_18/CO[3]
                         net (fo=1, routed)           1.128    13.421    cpu/memory_unit/ex_stage/data2
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    13.545 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.563    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.687 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    15.120    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    15.270 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.301    19.570    cpu/de_stage/ex_pc_load
    SLICE_X52Y22         LUT4 (Prop_lut4_I3_O)        0.355    19.925 r  cpu/de_stage/iv_rs2[31]_i_1/O
                         net (fo=1, routed)           0.000    19.925    cpu/ex_stage/iv_rs2_reg[31]_1[31]
    SLICE_X52Y22         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][2]/C
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_stage/iv_control_signal_reg[rd][2]/Q
                         net (fo=1, routed)           0.119     0.260    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[2]
    SLICE_X40Y5          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][0]/C
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_stage/iv_control_signal_reg[rd][0]/Q
                         net (fo=1, routed)           0.119     0.260    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[0]
    SLICE_X40Y5          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[iop]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[iop]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[iop]/C
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_stage/iv_control_signal_reg[iop]/Q
                         net (fo=78, routed)          0.128     0.269    cpu/memory_unit/ex_mem_signal[iop]
    SLICE_X39Y7          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[iop]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.415%)  route 0.148ns (53.585%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][1]/C
    SLICE_X40Y6          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_stage/iv_control_signal_reg[rd][1]/Q
                         net (fo=1, routed)           0.148     0.276    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[1]
    SLICE_X40Y5          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_pc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDCE                         0.000     0.000 r  cpu/de_stage/iv_pc_reg[0]/C
    SLICE_X38Y5          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/de_stage/iv_pc_reg[0]/Q
                         net (fo=1, routed)           0.082     0.246    cpu/de_stage/de_pc
    SLICE_X39Y5          LUT2 (Prop_lut2_I0_O)        0.048     0.294 r  cpu/de_stage/iv_pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    cpu/ex_stage/iv_pc_reg[0]_0
    SLICE_X39Y5          FDCE                                         r  cpu/ex_stage/iv_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graphics_engine/display_driver/xCoord_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            graphics_engine/display_driver/xCoord_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE                         0.000     0.000 r  graphics_engine/display_driver/xCoord_reg[8]/C
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  graphics_engine/display_driver/xCoord_reg[8]/Q
                         net (fo=5, routed)           0.109     0.250    graphics_engine/display_driver/xCoord[8]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  graphics_engine/display_driver/xCoord[10]_i_2/O
                         net (fo=2, routed)           0.000     0.295    graphics_engine/display_driver/D[10]
    SLICE_X54Y8          FDRE                                         r  graphics_engine/display_driver/xCoord_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[fcs_opcode][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[fcs_opcode][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (54.971%)  route 0.134ns (45.029%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y7          FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[fcs_opcode][0]/C
    SLICE_X46Y7          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_stage/iv_control_signal_reg[fcs_opcode][0]/Q
                         net (fo=77, routed)          0.134     0.298    cpu/memory_unit/iv_control_signal_reg[fcs_opcode][2]_1[0]
    SLICE_X47Y6          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[fcs_opcode][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/de_stage/iv_instruction_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_stage/iv_imm_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.226ns (73.950%)  route 0.080ns (26.050%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE                         0.000     0.000 r  cpu/de_stage/iv_instruction_reg[29]/C
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/de_stage/iv_instruction_reg[29]/Q
                         net (fo=2, routed)           0.080     0.208    cpu/de_stage/p_1_in[9]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.098     0.306 r  cpu/de_stage/iv_imm[29]_i_1/O
                         net (fo=1, routed)           0.000     0.306    cpu/ex_stage/iv_imm_reg[31]_0[29]
    SLICE_X40Y15         FDCE                                         r  cpu/ex_stage/iv_imm_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[rd][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[rd][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.712%)  route 0.179ns (58.288%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[rd][3]/C
    SLICE_X39Y5          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ex_stage/iv_control_signal_reg[rd][3]/Q
                         net (fo=1, routed)           0.179     0.307    cpu/memory_unit/iv_control_signal_reg[rd][3]_0[3]
    SLICE_X40Y5          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[rd][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_stage/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/memory_unit/iv_control_signal_reg[mem]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.358%)  route 0.170ns (54.642%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE                         0.000     0.000 r  cpu/ex_stage/iv_control_signal_reg[mem]/C
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_stage/iv_control_signal_reg[mem]/Q
                         net (fo=35, routed)          0.170     0.311    cpu/memory_unit/ex_mem_signal[mem]
    SLICE_X45Y9          FDRE                                         r  cpu/memory_unit/iv_control_signal_reg[mem]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ext_100mhz
  To Clock:  

Max Delay           718 Endpoints
Min Delay           718 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.918ns  (logic 2.663ns (17.850%)  route 12.255ns (82.150%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.350    19.308    cpu/ex_stage/ex_pc_load
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.354    19.662 r  cpu/ex_stage/iv_instruction[16]_i_1/O
                         net (fo=1, routed)           0.387    20.049    cpu/de_stage/iv_instruction_reg[31]_0[14]
    SLICE_X49Y22         FDCE                                         r  cpu/de_stage/iv_instruction_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.821ns  (logic 2.664ns (17.975%)  route 12.157ns (82.025%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.638    19.596    cpu/de_stage/ex_pc_load
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.355    19.951 r  cpu/de_stage/iv_rs2[23]_i_1/O
                         net (fo=1, routed)           0.000    19.951    cpu/ex_stage/iv_rs2_reg[31]_1[23]
    SLICE_X54Y19         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.792ns  (logic 2.635ns (17.814%)  route 12.157ns (82.186%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.638    19.596    cpu/de_stage/ex_pc_load
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.326    19.922 r  cpu/de_stage/iv_rs2[22]_i_1/O
                         net (fo=1, routed)           0.000    19.922    cpu/ex_stage/iv_rs2_reg[31]_1[22]
    SLICE_X54Y19         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs1_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.765ns  (logic 2.635ns (17.846%)  route 12.130ns (82.154%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.612    19.570    cpu/de_stage/ex_pc_load
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.326    19.896 r  cpu/de_stage/iv_rs1[19]_i_1/O
                         net (fo=1, routed)           0.000    19.896    cpu/ex_stage/iv_rs1_reg[31]_1[19]
    SLICE_X54Y19         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs1_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.755ns  (logic 2.635ns (17.858%)  route 12.120ns (82.142%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.602    19.560    cpu/de_stage/ex_pc_load
    SLICE_X54Y19         LUT6 (Prop_lut6_I5_O)        0.326    19.886 r  cpu/de_stage/iv_rs1[24]_i_1/O
                         net (fo=1, routed)           0.000    19.886    cpu/ex_stage/iv_rs1_reg[31]_1[24]
    SLICE_X54Y19         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.529ns  (logic 2.663ns (18.328%)  route 11.866ns (81.672%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.348    19.306    cpu/de_stage/ex_pc_load
    SLICE_X49Y22         LUT4 (Prop_lut4_I3_O)        0.354    19.660 r  cpu/de_stage/iv_rs2[27]_i_1/O
                         net (fo=1, routed)           0.000    19.660    cpu/ex_stage/iv_rs2_reg[31]_1[27]
    SLICE_X49Y22         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs1_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.511ns  (logic 2.635ns (18.159%)  route 11.876ns (81.841%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.357    19.315    cpu/de_stage/ex_pc_load
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.326    19.641 r  cpu/de_stage/iv_rs1[17]_i_1/O
                         net (fo=1, routed)           0.000    19.641    cpu/ex_stage/iv_rs1_reg[31]_1[17]
    SLICE_X48Y22         FDCE                                         r  cpu/ex_stage/iv_rs1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.503ns  (logic 2.635ns (18.168%)  route 11.868ns (81.832%))
  Logic Levels:           9  (CARRY4=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.350    19.308    cpu/ex_stage/ex_pc_load
    SLICE_X48Y22         LUT3 (Prop_lut3_I1_O)        0.326    19.634 r  cpu/ex_stage/iv_instruction[17]_i_1/O
                         net (fo=1, routed)           0.000    19.634    cpu/de_stage/iv_instruction_reg[31]_0[15]
    SLICE_X48Y22         FDCE                                         r  cpu/de_stage/iv_instruction_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.501ns  (logic 2.635ns (18.171%)  route 11.866ns (81.829%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.348    19.306    cpu/de_stage/ex_pc_load
    SLICE_X49Y22         LUT4 (Prop_lut4_I3_O)        0.326    19.632 r  cpu/de_stage/iv_rs2[26]_i_1/O
                         net (fo=1, routed)           0.000    19.632    cpu/ex_stage/iv_rs2_reg[31]_1[26]
    SLICE_X49Y22         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ex_stage/iv_rs2_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.483ns  (logic 2.664ns (18.394%)  route 11.819ns (81.606%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.610     5.131    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.013 r  <hidden>
                         net (fo=3, routed)           0.778     6.791    cpu/memory_unit/doutb[15]
    SLICE_X51Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.915 r  cpu/memory_unit/regs[1][31]_i_7/O
                         net (fo=16, routed)          0.631     7.545    cpu/memory_unit/regs[1][31]_i_7_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  cpu/memory_unit/regs[1][27]_i_1/O
                         net (fo=20, routed)          0.556     8.226    cpu/memory_unit/mem_rd_output[27]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.350 r  cpu/memory_unit/iv_memory_data[27]_i_1/O
                         net (fo=17, routed)          2.981    11.330    cpu/memory_unit/iv_rs2_reg[31][22]
    SLICE_X42Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.454 r  cpu/memory_unit/iv_control_signal_reg[alu]_i_46/O
                         net (fo=1, routed)           0.000    11.454    cpu/memory_unit/iv_control_signal_reg[alu]_i_46_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.987 f  cpu/memory_unit/iv_control_signal_reg[alu_reg]_i_17/CO[3]
                         net (fo=1, routed)           1.122    13.109    cpu/memory_unit/ex_stage/data5
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124    13.233 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_7/O
                         net (fo=1, routed)           1.018    14.251    cpu/memory_unit/iv_control_signal_reg[alu]_i_7_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.375 f  cpu/memory_unit/iv_control_signal_reg[alu]_i_4/O
                         net (fo=1, routed)           0.433    14.808    cpu/ex_stage/o_pc_reg_10_sn_1
    SLICE_X43Y11         LUT5 (Prop_lut5_I0_O)        0.150    14.958 f  cpu/ex_stage/iv_control_signal_reg[alu]_i_3/O
                         net (fo=175, routed)         4.301    19.259    cpu/de_stage/ex_pc_load
    SLICE_X52Y22         LUT4 (Prop_lut4_I3_O)        0.355    19.614 r  cpu/de_stage/iv_rs2[31]_i_1/O
                         net (fo=1, routed)           0.000    19.614    cpu/ex_stage/iv_rs2_reg[31]_1[31]
    SLICE_X52Y22         FDCE                                         r  cpu/ex_stage/iv_rs2_reg[31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.249ns (41.197%)  route 0.355ns (58.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.681 r  <hidden>
                         net (fo=1, routed)           0.355     2.037    cpu/ex_stage/douta[20]
    SLICE_X48Y22         LUT3 (Prop_lut3_I2_O)        0.045     2.082 r  cpu/ex_stage/iv_instruction[22]_i_1/O
                         net (fo=1, routed)           0.000     2.082    cpu/de_stage/iv_instruction_reg[31]_0[20]
    SLICE_X48Y22         FDCE                                         r  cpu/de_stage/iv_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.249ns (41.115%)  route 0.357ns (58.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.681 r  <hidden>
                         net (fo=1, routed)           0.357     2.038    cpu/ex_stage/douta[16]
    SLICE_X47Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.083 r  cpu/ex_stage/iv_instruction[18]_i_1/O
                         net (fo=1, routed)           0.000     2.083    cpu/de_stage/iv_instruction_reg[31]_0[16]
    SLICE_X47Y15         FDCE                                         r  cpu/de_stage/iv_instruction_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.250ns (41.223%)  route 0.356ns (58.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.594     1.477    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.681 r  <hidden>
                         net (fo=1, routed)           0.356     2.038    cpu/ex_stage/douta[23]
    SLICE_X46Y15         LUT3 (Prop_lut3_I2_O)        0.046     2.084 r  cpu/ex_stage/iv_instruction[25]_i_1/O
                         net (fo=1, routed)           0.000     2.084    cpu/de_stage/iv_instruction_reg[31]_0[23]
    SLICE_X46Y15         FDCE                                         r  cpu/de_stage/iv_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.646ns  (logic 0.249ns (38.544%)  route 0.397ns (61.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.397     2.082    cpu/ex_stage/douta[10]
    SLICE_X46Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.127 r  cpu/ex_stage/iv_instruction[12]_i_1/O
                         net (fo=1, routed)           0.000     2.127    cpu/de_stage/iv_instruction_reg[31]_0[10]
    SLICE_X46Y8          FDCE                                         r  cpu/de_stage/iv_instruction_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.252ns (38.304%)  route 0.406ns (61.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.406     2.091    cpu/ex_stage/douta[3]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.048     2.139 r  cpu/ex_stage/iv_instruction[5]_i_1/O
                         net (fo=1, routed)           0.000     2.139    cpu/de_stage/iv_instruction_reg[31]_0[3]
    SLICE_X45Y10         FDCE                                         r  cpu/de_stage/iv_instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.253ns (38.340%)  route 0.407ns (61.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.407     2.092    cpu/ex_stage/douta[7]
    SLICE_X45Y8          LUT3 (Prop_lut3_I2_O)        0.049     2.141 r  cpu/ex_stage/iv_instruction[9]_i_1/O
                         net (fo=1, routed)           0.000     2.141    cpu/de_stage/iv_instruction_reg[31]_0[7]
    SLICE_X45Y8          FDCE                                         r  cpu/de_stage/iv_instruction_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.249ns (37.694%)  route 0.412ns (62.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.412     2.097    cpu/ex_stage/douta[1]
    SLICE_X47Y10         LUT3 (Prop_lut3_I2_O)        0.045     2.142 r  cpu/ex_stage/iv_instruction[3]_i_1/O
                         net (fo=1, routed)           0.000     2.142    cpu/de_stage/iv_instruction_reg[31]_0[1]
    SLICE_X47Y10         FDCE                                         r  cpu/de_stage/iv_instruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.252ns (37.395%)  route 0.422ns (62.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.302     1.988    cpu/ex_stage/douta[0]
    SLICE_X47Y10         LUT3 (Prop_lut3_I2_O)        0.048     2.036 r  cpu/ex_stage/iv_instruction[2]_i_1/O
                         net (fo=1, routed)           0.119     2.155    cpu/de_stage/iv_instruction_reg[31]_0[0]
    SLICE_X47Y10         FDCE                                         r  cpu/de_stage/iv_instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.249ns (36.386%)  route 0.435ns (63.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.435     2.121    cpu/ex_stage/douta[4]
    SLICE_X46Y9          LUT3 (Prop_lut3_I2_O)        0.045     2.166 r  cpu/ex_stage/iv_instruction[6]_i_1/O
                         net (fo=1, routed)           0.000     2.166    cpu/de_stage/iv_instruction_reg[31]_0[4]
    SLICE_X46Y9          FDCE                                         r  cpu/de_stage/iv_instruction_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/de_stage/iv_instruction_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.249ns (35.379%)  route 0.455ns (64.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.598     1.481    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.204     1.685 r  <hidden>
                         net (fo=1, routed)           0.455     2.140    cpu/ex_stage/douta[8]
    SLICE_X45Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.185 r  cpu/ex_stage/iv_instruction[10]_i_1/O
                         net (fo=1, routed)           0.000     2.185    cpu/de_stage/iv_instruction_reg[31]_0[8]
    SLICE_X45Y8          FDCE                                         r  cpu/de_stage/iv_instruction_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ext_100mhz

Max Delay           693 Endpoints
Min Delay           693 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.126ns  (logic 2.188ns (12.071%)  route 15.938ns (87.929%))
  Logic Levels:           12  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    16.385    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.509 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.617    18.126    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.488     4.829    <hidden>
    RAMB36_X1Y0          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.121ns  (logic 2.312ns (12.759%)  route 15.809ns (87.241%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    16.385    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.509 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          0.778    17.287    <hidden>
    SLICE_X55Y19         LUT4 (Prop_lut4_I3_O)        0.124    17.411 r  <hidden>
                         net (fo=1, routed)           0.709    18.121    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.485     4.826    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.106ns  (logic 2.188ns (12.084%)  route 15.918ns (87.916%))
  Logic Levels:           12  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    16.385    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.509 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.597    18.106    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.490     4.831    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.080ns  (logic 2.312ns (12.788%)  route 15.768ns (87.212%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    16.385    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.509 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          0.945    17.454    <hidden>
    SLICE_X55Y19         LUT6 (Prop_lut6_I4_O)        0.124    17.578 r  <hidden>
                         net (fo=1, routed)           0.502    18.080    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.479     4.820    <hidden>
    RAMB36_X2Y3          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.063ns  (logic 2.188ns (12.113%)  route 15.875ns (87.887%))
  Logic Levels:           12  (FDRE=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.624    16.818    <hidden>
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    16.942 r  <hidden>
                         net (fo=2, routed)           1.121    18.063    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.490     4.831    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.013ns  (logic 2.188ns (12.147%)  route 15.825ns (87.853%))
  Logic Levels:           12  (FDRE=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.624    16.818    <hidden>
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    16.942 r  <hidden>
                         net (fo=2, routed)           1.071    18.013    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.488     4.829    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.010ns  (logic 2.188ns (12.149%)  route 15.822ns (87.851%))
  Logic Levels:           12  (FDRE=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.560    16.755    <hidden>
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    16.879 r  <hidden>
                         net (fo=2, routed)           1.131    18.010    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.486     4.827    <hidden>
    RAMB36_X1Y7          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.001ns  (logic 2.188ns (12.155%)  route 15.813ns (87.845%))
  Logic Levels:           12  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    16.385    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.509 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.492    18.001    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.488     4.829    <hidden>
    RAMB36_X2Y1          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.984ns  (logic 2.312ns (12.856%)  route 15.672ns (87.144%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    16.385    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.509 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          0.617    17.126    <hidden>
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.124    17.250 r  <hidden>
                         net (fo=2, routed)           0.733    17.984    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.482     4.823    <hidden>
    RAMB36_X1Y6          RAMB36E1                                     r  <hidden>

Slack:                    inf
  Source:                 cpu/memory_unit/iv_control_signal_reg[mem]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.972ns  (logic 2.188ns (12.175%)  route 15.784ns (87.825%))
  Logic Levels:           12  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE                         0.000     0.000 r  cpu/memory_unit/iv_control_signal_reg[mem]/C
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  cpu/memory_unit/iv_control_signal_reg[mem]/Q
                         net (fo=82, routed)          2.395     2.814    cpu/memory_unit/iv_control_signal_reg[mem]__0
    SLICE_X40Y4          LUT4 (Prop_lut4_I0_O)        0.327     3.141 r  cpu/memory_unit/regs[1][31]_i_6/O
                         net (fo=20, routed)          1.028     4.170    cpu/memory_unit/mem_rd[3]
    SLICE_X44Y3          LUT6 (Prop_lut6_I2_O)        0.326     4.496 r  cpu/memory_unit/iv_memory_data[31]_i_2/O
                         net (fo=79, routed)          4.917     9.413    cpu/ex_stage/forward_rs21
    SLICE_X50Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.537 r  cpu/ex_stage/iv_data_in[4]_i_8/O
                         net (fo=106, routed)         1.370    10.906    cpu/memory_unit/iv_data_in[2]_i_12_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.030 r  cpu/memory_unit/iv_data_in[10]_i_12/O
                         net (fo=4, routed)           0.855    11.885    cpu/memory_unit/iv_data_in[10]_i_12_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    12.009 r  cpu/memory_unit/iv_data_in[4]_i_10/O
                         net (fo=2, routed)           1.262    13.271    cpu/memory_unit/iv_data_in[4]_i_10_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.395 r  cpu/memory_unit/iv_data_in[3]_i_5/O
                         net (fo=1, routed)           0.413    13.808    cpu/ex_stage/iv_data_in_reg[23][0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.932 r  cpu/ex_stage/iv_data_in[3]_i_1/O
                         net (fo=2, routed)           0.325    14.257    cpu/memory_unit/D[3]
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124    14.381 r  cpu/memory_unit/cpu_ram_i_14/O
                         net (fo=19, routed)          0.933    15.314    cpu/memory_unit/framebuffer_address[2]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.438 f  cpu/memory_unit/cpu_ram_i_52/O
                         net (fo=1, routed)           0.632    16.070    cpu/memory_unit/cpu_ram_i_52_n_0
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.194 f  cpu/memory_unit/cpu_ram_i_5/O
                         net (fo=9, routed)           0.191    16.385    cpu/memory_unit/enb
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.509 r  cpu/memory_unit/vram_framebuffer_i_1/O
                         net (fo=20, routed)          1.463    17.972    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.488     4.829    <hidden>
    RAMB36_X1Y8          RAMB36E1                                     r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.330%)  route 0.224ns (49.670%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[1]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.224     0.352    lcd/mux/select_signal[1]
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.099     0.451 r  lcd/mux/o_signal[3]_i_1/O
                         net (fo=1, routed)           0.000     0.451    lcd/mux/o_signal[3]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[3]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.731%)  route 0.294ns (61.269%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.294     0.435    lcd/mux/select_signal[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.480 r  lcd/mux/o_signal[0]_i_1/O
                         net (fo=1, routed)           0.000     0.480    lcd/mux/o_signal[0]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  lcd/mux/o_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.852     1.979    lcd/mux/CLK
    SLICE_X59Y21         FDRE                                         r  lcd/mux/o_signal_reg[0]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.651%)  route 0.295ns (61.349%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.295     0.436    lcd/mux/select_signal[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.481 r  lcd/mux/o_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     0.481    lcd/mux/o_signal[7]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.852     1.979    lcd/mux/CLK
    SLICE_X59Y21         FDRE                                         r  lcd/mux/o_signal_reg[7]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.053%)  route 0.316ns (62.947%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.316     0.457    lcd/mux/select_signal[0]
    SLICE_X60Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.502 r  lcd/mux/o_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.502    lcd/mux/o_signal[4]_i_1_n_0
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X60Y19         FDRE                                         r  lcd/mux/o_signal_reg[4]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.227ns (44.241%)  route 0.286ns (55.759%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[1]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lcd/mux/counter0/reg_out_reg[1]/Q
                         net (fo=13, routed)          0.286     0.414    lcd/mux/select_signal[1]
    SLICE_X61Y19         LUT6 (Prop_lut6_I3_O)        0.099     0.513 r  lcd/mux/o_signal[2]_i_1/O
                         net (fo=1, routed)           0.000     0.513    lcd/mux/o_signal[2]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[2]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.029%)  route 0.345ns (64.971%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.345     0.486    lcd/mux/select_signal[0]
    SLICE_X61Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.531 r  lcd/mux/o_signal[5]_i_1/O
                         net (fo=1, routed)           0.000     0.531    lcd/mux/o_signal[5]_i_1_n_0
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X61Y19         FDRE                                         r  lcd/mux/o_signal_reg[5]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/lcd_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.436%)  route 0.354ns (65.564%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[8]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[8]/Q
                         net (fo=1, routed)           0.112     0.253    cpu/memory_unit/iv_memory_data[8]
    SLICE_X54Y10         LUT5 (Prop_lut5_I3_O)        0.045     0.298 r  cpu/memory_unit/cpu_ram_i_41/O
                         net (fo=2, routed)           0.242     0.540    lcd/D[8]
    SLICE_X54Y18         FDCE                                         r  lcd/lcd_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.828     1.955    lcd/CLK
    SLICE_X54Y18         FDCE                                         r  lcd/lcd_value_reg[8]/C

Slack:                    inf
  Source:                 lcd/mux/counter0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/mux/o_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.695%)  route 0.366ns (66.305%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  lcd/mux/counter0/reg_out_reg[0]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lcd/mux/counter0/reg_out_reg[0]/Q
                         net (fo=14, routed)          0.366     0.507    lcd/mux/select_signal[0]
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.045     0.552 r  lcd/mux/o_signal[6]_i_1/O
                         net (fo=1, routed)           0.000     0.552    lcd/mux/o_signal[6]_i_1_n_0
    SLICE_X59Y19         FDRE                                         r  lcd/mux/o_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.854     1.981    lcd/mux/CLK
    SLICE_X59Y19         FDRE                                         r  lcd/mux/o_signal_reg[6]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lcd/lcd_value_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.564%)  route 0.368ns (66.436%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[13]/C
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[13]/Q
                         net (fo=1, routed)           0.158     0.299    cpu/memory_unit/iv_memory_data[13]
    SLICE_X55Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.344 r  cpu/memory_unit/cpu_ram_i_36/O
                         net (fo=2, routed)           0.210     0.554    lcd/D[13]
    SLICE_X56Y18         FDPE                                         r  lcd/lcd_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.828     1.955    lcd/CLK
    SLICE_X56Y18         FDPE                                         r  lcd/lcd_value_reg[13]/C

Slack:                    inf
  Source:                 cpu/memory_unit/iv_memory_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by ext_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.707%)  route 0.383ns (67.293%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                         0.000     0.000 r  cpu/memory_unit/iv_memory_data_reg[14]/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cpu/memory_unit/iv_memory_data_reg[14]/Q
                         net (fo=1, routed)           0.170     0.311    cpu/memory_unit/iv_memory_data[14]
    SLICE_X47Y13         LUT5 (Prop_lut5_I3_O)        0.045     0.356 r  cpu/memory_unit/cpu_ram_i_35/O
                         net (fo=2, routed)           0.213     0.569    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ext_100mhz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.876     2.004    <hidden>
    RAMB36_X1Y2          RAMB36E1                                     r  <hidden>





