Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC.qsys --block-symbol-file --output-directory=/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading DE0_LT24/DE0_LT24_SOPC.qsys
Progress: Reading input file
Progress: Adding ALT_PLL [altpll 15.1]
Progress: Parameterizing module ALT_PLL
Progress: Adding CLK_50 [clock_source 15.1]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_qsys 15.1]
Progress: Parameterizing module CPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEY [altera_avalon_pio 15.1]
Progress: Parameterizing module KEY
Progress: Adding LED_CTRL [LED_Controller 1.1]
Progress: Parameterizing module LED_CTRL
Progress: Adding LT24_CTRL [LT24_Controller 1.0]
Progress: Parameterizing module LT24_CTRL
Progress: Adding LT24_LCD_RSTN [altera_avalon_pio 15.1]
Progress: Parameterizing module LT24_LCD_RSTN
Progress: Adding LT24_TOUCH_BUSY [altera_avalon_pio 15.1]
Progress: Parameterizing module LT24_TOUCH_BUSY
Progress: Adding LT24_TOUCH_PENIRQ_N [altera_avalon_pio 15.1]
Progress: Parameterizing module LT24_TOUCH_PENIRQ_N
Progress: Adding LT24_TOUCH_SPI [altera_avalon_spi 15.1]
Progress: Parameterizing module LT24_TOUCH_SPI
Progress: Adding LT24_buffer_flag [altera_avalon_pio 15.1]
Progress: Parameterizing module LT24_buffer_flag
Progress: Adding LT24_interface_irq_0 [LT24_interface_irq 1.0]
Progress: Parameterizing module LT24_interface_irq_0
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module SDRAM
Progress: Adding TIMER [altera_avalon_timer 15.1]
Progress: Parameterizing module TIMER
Progress: Adding background_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module background_mem
Progress: Adding cycloneSPI [cycloneSPI 1.0]
Progress: Parameterizing module cycloneSPI
Progress: Adding pic_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module pic_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE0_LT24_SOPC.CPU: Nios II Classic cores are no longer recommended for new projects
Info: DE0_LT24_SOPC.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_LT24_SOPC.LT24_TOUCH_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_LT24_SOPC.LT24_TOUCH_PENIRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE0_LT24_SOPC.cycloneSPI: Port config conflicts with a VHDL, verilog or system verilog reserved word
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC.qsys --synthesis=VERILOG --output-directory=/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading DE0_LT24/DE0_LT24_SOPC.qsys
Progress: Reading input file
Progress: Adding ALT_PLL [altpll 15.1]
Progress: Parameterizing module ALT_PLL
Progress: Adding CLK_50 [clock_source 15.1]
Progress: Parameterizing module CLK_50
Progress: Adding CPU [altera_nios2_qsys 15.1]
Progress: Parameterizing module CPU
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding KEY [altera_avalon_pio 15.1]
Progress: Parameterizing module KEY
Progress: Adding LED_CTRL [LED_Controller 1.1]
Progress: Parameterizing module LED_CTRL
Progress: Adding LT24_CTRL [LT24_Controller 1.0]
Progress: Parameterizing module LT24_CTRL
Progress: Adding LT24_LCD_RSTN [altera_avalon_pio 15.1]
Progress: Parameterizing module LT24_LCD_RSTN
Progress: Adding LT24_TOUCH_BUSY [altera_avalon_pio 15.1]
Progress: Parameterizing module LT24_TOUCH_BUSY
Progress: Adding LT24_TOUCH_PENIRQ_N [altera_avalon_pio 15.1]
Progress: Parameterizing module LT24_TOUCH_PENIRQ_N
Progress: Adding LT24_TOUCH_SPI [altera_avalon_spi 15.1]
Progress: Parameterizing module LT24_TOUCH_SPI
Progress: Adding LT24_buffer_flag [altera_avalon_pio 15.1]
Progress: Parameterizing module LT24_buffer_flag
Progress: Adding LT24_interface_irq_0 [LT24_interface_irq 1.0]
Progress: Parameterizing module LT24_interface_irq_0
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module SDRAM
Progress: Adding TIMER [altera_avalon_timer 15.1]
Progress: Parameterizing module TIMER
Progress: Adding background_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module background_mem
Progress: Adding cycloneSPI [cycloneSPI 1.0]
Progress: Parameterizing module cycloneSPI
Progress: Adding pic_mem [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module pic_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE0_LT24_SOPC.CPU: Nios II Classic cores are no longer recommended for new projects
Info: DE0_LT24_SOPC.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_LT24_SOPC.LT24_TOUCH_BUSY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_LT24_SOPC.LT24_TOUCH_PENIRQ_N: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE0_LT24_SOPC.cycloneSPI: Port config conflicts with a VHDL, verilog or system verilog reserved word
Info: DE0_LT24_SOPC: Generating DE0_LT24_SOPC "DE0_LT24_SOPC" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13
Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: ALT_PLL: "DE0_LT24_SOPC" instantiated altpll "ALT_PLL"
Info: CPU: Starting RTL generation for module 'DE0_LT24_SOPC_CPU'
Info: CPU:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/eperlcmd -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE0_LT24_SOPC_CPU --dir=/tmp/alt6869_5373518797491006413.dir/0004_CPU_gen/ --quartus_bindir=/opt/altera_lite/15.1/quartus/linux64 --verilog --config=/tmp/alt6869_5373518797491006413.dir/0004_CPU_gen//DE0_LT24_SOPC_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2016.03.09 01:06:15 (*) Starting Nios II generation
Info: CPU: # 2016.03.09 01:06:15 (*)   Checking for plaintext license.
Info: CPU: # 2016.03.09 01:06:21 (*)   Plaintext license not found.
Info: CPU: # 2016.03.09 01:06:21 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2016.03.09 01:06:27 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2016.03.09 01:06:27 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.03.09 01:06:27 (*)   Creating all objects for CPU
Info: CPU: # 2016.03.09 01:06:27 (*)     Testbench
Info: CPU: # 2016.03.09 01:06:27 (*)     Instruction decoding
Info: CPU: # 2016.03.09 01:06:27 (*)       Instruction fields
Info: CPU: # 2016.03.09 01:06:27 (*)       Instruction decodes
Info: CPU: # 2016.03.09 01:06:28 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2016.03.09 01:06:28 (*)       Instruction controls
Info: CPU: # 2016.03.09 01:06:28 (*)     Pipeline frontend
Info: CPU: # 2016.03.09 01:06:28 (*)     Pipeline backend
Info: CPU: # 2016.03.09 01:06:30 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.03.09 01:06:32 (*)   Creating encrypted RTL
Info: CPU: # 2016.03.09 01:06:33 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'DE0_LT24_SOPC_CPU'
Info: CPU: "DE0_LT24_SOPC" instantiated altera_nios2_qsys "CPU"
Info: JTAG_UART: Starting RTL generation for module 'DE0_LT24_SOPC_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_LT24_SOPC_JTAG_UART --dir=/tmp/alt6869_5373518797491006413.dir/0005_JTAG_UART_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0005_JTAG_UART_gen//DE0_LT24_SOPC_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'DE0_LT24_SOPC_JTAG_UART'
Info: JTAG_UART: "DE0_LT24_SOPC" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: KEY: Starting RTL generation for module 'DE0_LT24_SOPC_KEY'
Info: KEY:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_KEY --dir=/tmp/alt6869_5373518797491006413.dir/0006_KEY_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0006_KEY_gen//DE0_LT24_SOPC_KEY_component_configuration.pl  --do_build_sim=0  ]
Info: KEY: Done RTL generation for module 'DE0_LT24_SOPC_KEY'
Info: KEY: "DE0_LT24_SOPC" instantiated altera_avalon_pio "KEY"
Info: LED_CTRL: "DE0_LT24_SOPC" instantiated LED_Controller "LED_CTRL"
Info: LT24_CTRL: "DE0_LT24_SOPC" instantiated LT24_Controller "LT24_CTRL"
Info: LT24_LCD_RSTN: Starting RTL generation for module 'DE0_LT24_SOPC_LT24_LCD_RSTN'
Info: LT24_LCD_RSTN:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_LCD_RSTN --dir=/tmp/alt6869_5373518797491006413.dir/0009_LT24_LCD_RSTN_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0009_LT24_LCD_RSTN_gen//DE0_LT24_SOPC_LT24_LCD_RSTN_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_LCD_RSTN: Done RTL generation for module 'DE0_LT24_SOPC_LT24_LCD_RSTN'
Info: LT24_LCD_RSTN: "DE0_LT24_SOPC" instantiated altera_avalon_pio "LT24_LCD_RSTN"
Info: LT24_TOUCH_BUSY: Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_BUSY'
Info: LT24_TOUCH_BUSY:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_BUSY --dir=/tmp/alt6869_5373518797491006413.dir/0010_LT24_TOUCH_BUSY_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0010_LT24_TOUCH_BUSY_gen//DE0_LT24_SOPC_LT24_TOUCH_BUSY_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_TOUCH_BUSY: Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_BUSY'
Info: LT24_TOUCH_BUSY: "DE0_LT24_SOPC" instantiated altera_avalon_pio "LT24_TOUCH_BUSY"
Info: LT24_TOUCH_PENIRQ_N: Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N'
Info: LT24_TOUCH_PENIRQ_N:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N --dir=/tmp/alt6869_5373518797491006413.dir/0011_LT24_TOUCH_PENIRQ_N_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0011_LT24_TOUCH_PENIRQ_N_gen//DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_TOUCH_PENIRQ_N: Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N'
Info: LT24_TOUCH_PENIRQ_N: "DE0_LT24_SOPC" instantiated altera_avalon_pio "LT24_TOUCH_PENIRQ_N"
Info: LT24_TOUCH_SPI: Starting RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_SPI'
Info: LT24_TOUCH_SPI:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_LT24_SOPC_LT24_TOUCH_SPI --dir=/tmp/alt6869_5373518797491006413.dir/0012_LT24_TOUCH_SPI_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0012_LT24_TOUCH_SPI_gen//DE0_LT24_SOPC_LT24_TOUCH_SPI_component_configuration.pl  --do_build_sim=0  ]
Info: LT24_TOUCH_SPI: Done RTL generation for module 'DE0_LT24_SOPC_LT24_TOUCH_SPI'
Info: LT24_TOUCH_SPI: "DE0_LT24_SOPC" instantiated altera_avalon_spi "LT24_TOUCH_SPI"
Info: LT24_interface_irq_0: "DE0_LT24_SOPC" instantiated LT24_interface_irq "LT24_interface_irq_0"
Info: SDRAM: Starting RTL generation for module 'DE0_LT24_SOPC_SDRAM'
Info: SDRAM:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_LT24_SOPC_SDRAM --dir=/tmp/alt6869_5373518797491006413.dir/0014_SDRAM_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0014_SDRAM_gen//DE0_LT24_SOPC_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'DE0_LT24_SOPC_SDRAM'
Info: SDRAM: "DE0_LT24_SOPC" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: TIMER: Starting RTL generation for module 'DE0_LT24_SOPC_TIMER'
Info: TIMER:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64//perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_LT24_SOPC_TIMER --dir=/tmp/alt6869_5373518797491006413.dir/0015_TIMER_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0015_TIMER_gen//DE0_LT24_SOPC_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'DE0_LT24_SOPC_TIMER'
Info: TIMER: "DE0_LT24_SOPC" instantiated altera_avalon_timer "TIMER"
Info: background_mem: Starting RTL generation for module 'DE0_LT24_SOPC_background_mem'
Info: background_mem:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_LT24_SOPC_background_mem --dir=/tmp/alt6869_5373518797491006413.dir/0016_background_mem_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0016_background_mem_gen//DE0_LT24_SOPC_background_mem_component_configuration.pl  --do_build_sim=0  ]
Info: background_mem: Done RTL generation for module 'DE0_LT24_SOPC_background_mem'
Info: background_mem: "DE0_LT24_SOPC" instantiated altera_avalon_onchip_memory2 "background_mem"
Info: cycloneSPI: "DE0_LT24_SOPC" instantiated cycloneSPI "cycloneSPI"
Info: pic_mem: Starting RTL generation for module 'DE0_LT24_SOPC_pic_mem'
Info: pic_mem:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_LT24_SOPC_pic_mem --dir=/tmp/alt6869_5373518797491006413.dir/0018_pic_mem_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6869_5373518797491006413.dir/0018_pic_mem_gen//DE0_LT24_SOPC_pic_mem_component_configuration.pl  --do_build_sim=0  ]
Info: pic_mem: Done RTL generation for module 'DE0_LT24_SOPC_pic_mem'
Info: pic_mem: "DE0_LT24_SOPC" instantiated altera_avalon_onchip_memory2 "pic_mem"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE0_LT24_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE0_LT24_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE0_LT24_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE0_LT24_SOPC" instantiated altera_reset_controller "rst_controller"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info: JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: DE0_LT24_SOPC: Done "DE0_LT24_SOPC" with 49 modules, 80 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
