0.6
2019.2
Nov  6 2019
21:57:16
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Instruction_Decoder_0_0/sim/design_1_Instruction_Decoder_0_0.v,1708102656,verilog,,D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Register_A_0_0/sim/design_1_Register_A_0_0.v,,design_1_Instruction_Decoder_0_0,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Register_A_0_0/sim/design_1_Register_A_0_0.v,1708102656,verilog,,D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/sim/design_1.v,,design_1_Register_A_0_0,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Register_B_0_0/sim/design_1_Register_B_0_0.v,1708102655,verilog,,D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Instruction_Decoder_0_0/sim/design_1_Instruction_Decoder_0_0.v,,design_1_Register_B_0_0,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/sim/design_1.v,1708102655,verilog,,D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.sim/sim_1/behav/xsim/glbl.v,1571941692,verilog,,,,glbl,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/Instruction_tb.v,1708102578,verilog,,,,testbench,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/LD_A_td.v,1708099250,verilog,,,,Register_A_tb,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1708102655,verilog,,D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sim_1/new/Instruction_tb.v,,design_1_wrapper,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v,1708102953,verilog,,D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Register_A.v,,Instruction_Decoder,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Register_A.v,1708099892,verilog,,D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.ip_user_files/bd/design_1/ip/design_1_Register_B_0_0/sim/design_1_Register_B_0_0.v,,Register_A,,,,,,,,
D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Register_B.v,1708101135,verilog,,D:/CODE/EEE228_Microprocessor/Microprocessor/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v,,Register_B,,,,,,,,
