{
  "module_name": "crb.h",
  "hash_id": "98fd9a9ab618865144bb7f3dd1cfcffaa64a4a9e159451a9fd21fc276fd165be",
  "original_prompt": "Ingested from linux-6.6.14/tools/testing/selftests/powerpc/nx-gzip/include/crb.h",
  "human_readable_source": " \n#ifndef __CRB_H\n#define __CRB_H\n#include <linux/types.h>\n#include \"nx.h\"\n\n \n#define CCW_CI_842              (0x00003ff8)\n#define CCW_FC_842              (0x00000007)\n\n \n\n#define CCB_VALUE\t\t(0x3fffffffffffffff)\n#define CCB_ADDRESS\t\t(0xfffffffffffffff8)\n#define CCB_CM\t\t\t(0x0000000000000007)\n#define CCB_CM0\t\t\t(0x0000000000000004)\n#define CCB_CM12\t\t(0x0000000000000003)\n\n#define CCB_CM0_ALL_COMPLETIONS\t(0x0)\n#define CCB_CM0_LAST_IN_CHAIN\t(0x4)\n#define CCB_CM12_STORE\t\t(0x0)\n#define CCB_CM12_INTERRUPT\t(0x1)\n\n#define CCB_SIZE\t\t(0x10)\n#define CCB_ALIGN\t\tCCB_SIZE\n\nstruct coprocessor_completion_block {\n\t__be64 value;\n\t__be64 address;\n} __aligned(CCB_ALIGN);\n\n\n \n\n#define CSB_V\t\t\t(0x80)\n#define CSB_F\t\t\t(0x04)\n#define CSB_CH\t\t\t(0x03)\n#define CSB_CE_INCOMPLETE\t(0x80)\n#define CSB_CE_TERMINATION\t(0x40)\n#define CSB_CE_TPBC\t\t(0x20)\n\n#define CSB_CC_SUCCESS\t\t(0)\n#define CSB_CC_INVALID_ALIGN\t(1)\n#define CSB_CC_OPERAND_OVERLAP\t(2)\n#define CSB_CC_DATA_LENGTH\t(3)\n#define CSB_CC_TRANSLATION\t(5)\n#define CSB_CC_PROTECTION\t(6)\n#define CSB_CC_RD_EXTERNAL\t(7)\n#define CSB_CC_INVALID_OPERAND\t(8)\n#define CSB_CC_PRIVILEGE\t(9)\n#define CSB_CC_INTERNAL\t\t(10)\n#define CSB_CC_WR_EXTERNAL\t(12)\n#define CSB_CC_NOSPC\t\t(13)\n#define CSB_CC_EXCESSIVE_DDE\t(14)\n#define CSB_CC_WR_TRANSLATION\t(15)\n#define CSB_CC_WR_PROTECTION\t(16)\n#define CSB_CC_UNKNOWN_CODE\t(17)\n#define CSB_CC_ABORT\t\t(18)\n#define CSB_CC_TRANSPORT\t(20)\n#define CSB_CC_SEGMENTED_DDL\t(31)\n#define CSB_CC_PROGRESS_POINT\t(32)\n#define CSB_CC_DDE_OVERFLOW\t(33)\n#define CSB_CC_SESSION\t\t(34)\n#define CSB_CC_PROVISION\t(36)\n#define CSB_CC_CHAIN\t\t(37)\n#define CSB_CC_SEQUENCE\t\t(38)\n#define CSB_CC_HW\t\t(39)\n\n#define CSB_SIZE\t\t(0x10)\n#define CSB_ALIGN\t\tCSB_SIZE\n\nstruct coprocessor_status_block {\n\t__u8 flags;\n\t__u8 cs;\n\t__u8 cc;\n\t__u8 ce;\n\t__be32 count;\n\t__be64 address;\n} __aligned(CSB_ALIGN);\n\n\n \n\n#define DDE_P\t\t\t(0x8000)\n\n#define DDE_SIZE\t\t(0x10)\n#define DDE_ALIGN\t\tDDE_SIZE\n\nstruct data_descriptor_entry {\n\t__be16 flags;\n\t__u8 count;\n\t__u8 index;\n\t__be32 length;\n\t__be64 address;\n} __aligned(DDE_ALIGN);\n\n\n \n\n#define CRB_SIZE\t\t(0x80)\n#define CRB_ALIGN\t\t(0x100)  \n\n\n \n#define CRB_CSB_ADDRESS\t\t(0xfffffffffffffff0)\n#define CRB_CSB_C\t\t(0x0000000000000008)\n#define CRB_CSB_AT\t\t(0x0000000000000002)\n#define CRB_CSB_M\t\t(0x0000000000000001)\n\nstruct coprocessor_request_block {\n\t__be32 ccw;\n\t__be32 flags;\n\t__be64 csb_addr;\n\n\tstruct data_descriptor_entry source;\n\tstruct data_descriptor_entry target;\n\n\tstruct coprocessor_completion_block ccb;\n\n\t__u8 reserved[48];\n\n\tstruct coprocessor_status_block csb;\n} __aligned(CRB_ALIGN);\n\n#define crb_csb_addr(c)         __be64_to_cpu(c->csb_addr)\n#define crb_nx_fault_addr(c)    __be64_to_cpu(c->stamp.nx.fault_storage_addr)\n#define crb_nx_flags(c)         c->stamp.nx.flags\n#define crb_nx_fault_status(c)  c->stamp.nx.fault_status\n#define crb_nx_pswid(c)\t\tc->stamp.nx.pswid\n\n\n \n\n#define CCW_PS                  (0xff000000)\n#define CCW_CT                  (0x00ff0000)\n#define CCW_CD                  (0x0000ffff)\n#define CCW_CL                  (0x0000c000)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}