// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree defines for LCM settings
 * Copyright (c) 2021 MediaTek Inc.
 */

#include "mtk_lcm_settings.h"

&pio {
	nt36672e_fhdp_cphy_vdo_jdi_120hz: nt36672e_fhdp_cphy_vdo_jdi_120hz {
		compatible = "mediatek,nt36672e_fhdp_cphy_vdo_jdi_120hz";
		lcm-version = <0>;

		lcm-params{
			compatible = "mediatek,lcm-params";
			lcm-params-name = "nt36672e_fhdp_cphy_vdo_jdi_120hz";
			lcm-params-types = <MTK_LCM_FUNC_DSI>;
			lcm-params-resolution = <1080 2400>;
			lcm-params-physical_width;
			lcm-params-physical_height;

			/* lk support */
			lcm-params-lk {
				compatible = "mediatek,lcm-params-lk";
				lcm-params-lk_ctrl;
				lcm-params-lk_lcm_if;
				lcm-params-lk_lcm_cmd_if;
				lcm-params-lk_io_select_mode;
				lcm-params-lk_lcm_x;
				lcm-params-lk_lcm_y;
				lcm-params-lk_virtual_resolution = <0 0>;
				lcm-params-lk_od_table_size;
				lcm-params-lk_od_table;
			};

			lcm-params-lk-round-corner {
				compatible = "mediatek,lcm-params-lk-round-corner";
				lcm-params-lk-rc_round_corner_en = <0>;
				lcm-params-lk-rc_is_notch;
				lcm-params-lk-rc_full_content = <0>;
				lcm-params-lk-rc_width;
				lcm-params-lk-rc_height;
				lcm-params-lk-rc_width_bot;
				lcm-params-lk-rc_height_bot;
				lcm-params-lk-rc_top_size;
				lcm-params-lk-rc_top_size_left;
				lcm-params-lk-rc_top_size_right;
				lcm-params-lk-rc_bottom_size;
				lcm-params-lk-rc_pattern_name;
			};

			lcm-params-dbi {
				compatible = "mediatek,lcm-params-dbi";
				/* future reserved for dbi interfaces */
			};

			lcm-params-dpi {
				compatible = "mediatek,lcm-params-dpi";
				/* future reserved for dpi interfaces */
			};

			lcm-params-dsi {
				compatible = "mediatek,lcm-params-dsi";
				lcm-params-dsi-density = <480>;
				lcm-params-dsi-lanes = <3>;
				lcm-params-dsi-format = <MTK_MIPI_DSI_FMT_RGB888>;
				lcm-params-dsi-phy_type = <MTK_LCM_MIPI_CPHY>;
				lcm-params-dsi-mode_flags = <MTK_MIPI_DSI_MODE_VIDEO>,
						<MTK_MIPI_DSI_MODE_VIDEO_SYNC_PULSE>,
						<MTK_MIPI_DSI_MODE_LPM>,
						<MTK_MIPI_DSI_MODE_EOT_PACKET>,
						<MTK_MIPI_DSI_CLOCK_NON_CONTINUOUS>;
				lcm-params-dsi-mode_flags_doze_on;
				lcm-params-dsi-mode_flags_doze_off;

				lcm-params-dsi-need_fake_resolution;
				lcm-params-dsi-fake_resolution = <1080 2400>;

				lcm_gpio_list = <&pio 42 0>, /* gpio list*/
					<&pio 28 0>,
					<&pio 29 0>;
				pinctrl-names = "gpio1", "gpio2", "gpio3";
				pinctrl-0;
				pinctrl-1;
				pinctrl-2;
				status = "okay";

				lcm-params-dsi-default_mode = <0>;
				lcm-params-dsi-mode_count = <1>;
				lcm-params-dsi-mode_list =
					<0 1080 2400 120>;

				lcm-params-dsi-fps-0-1080-2400-120 {
					compatible = "mediatek,lcm-dsi-fps-0-1080-2400-120";
					lcm-params-dsi-voltage;

					/* drm_display_mode */
					lcm-params-dsi-vrefresh = <120>;
					lcm-params-dsi-vertical_sync_active = <10>;
					lcm-params-dsi-vertical_backporch = <10>;
					lcm-params-dsi-vertical_frontporch = <540>;
					lcm-params-dsi-vertical_active_line = <2400>;
					lcm-params-dsi-horizontal_sync_active = <12>;
					lcm-params-dsi-horizontal_backporch = <80>;
					lcm-params-dsi-horizontal_frontporch = <76>;
					lcm-params-dsi-horizontal_active_pixel = <1080>;
					lcm-params-dsi-pixel_clock = <443290>;
					lcm-params-dsi-hskew;
					lcm-params-dsi-vscan;

					/* mtk_panel_params */
					lcm-params-dsi-pll_clock = <422>;
					lcm-params-dsi-data_rate = <844>;
					lcm-params-dsi-vfp_for_low_power;
					lcm-params-dsi-ssc_disable;
					lcm-params-dsi-ssc_range;
					lcm-params-dsi-lcm_color_mode;
					lcm-params-dsi-min_luminance;
					lcm-params-dsi-average_luminance;
					lcm-params-dsi-max_luminance;
					lcm-params-dsi-round_corner_en = <0>;
					lcm-params-dsi-corner_pattern_height;
					lcm-params-dsi-corner_pattern_height_bot;
					lcm-params-dsi-corner_pattern_tp_size;
					lcm-params-dsi-corner_pattern_tp_size_left;
					lcm-params-dsi-corner_pattern_tp_size_right;
					lcm-params-dsi-corner_pattern_name;
					lcm-params-dsi-physical_width_um;
					lcm-params-dsi-physical_height_um;
					lcm-params-dsi-output_mode =
						<MTK_LCM_PANEL_DSC_SINGLE_PORT>;
					lcm-params-dsi-lcm_cmd_if;
					lcm-params-dsi-hbm_en_time;
					lcm-params-dsi-hbm_dis_time;
					lcm-params-dsi-lcm_index;
					lcm-params-dsi-wait_sof_before_dec_vfp;
					lcm-params-dsi-doze_delay;
					lcm-params-dsi-lfr_enable;
					lcm-params-dsi-lfr_minimum_fps;
					lcm-params-dsi-msync2_enable;
					lcm-params-dsi-max_vfp_for_msync;

					/* lane swap */
					lcm-params-dsi-lane_swap_en;
					lcm-params-dsi-lane_swap0;
					lcm-params-dsi-lane_swap1;

					/* esd check table */
					lcm-params-dsi-cust_esd_check = <0>;
					lcm-params-dsi-esd_check_enable = <1>;
					lcm-params-dsi-lcm_esd_check_table0 = [0a 01 9c];
					lcm-params-dsi-lcm_esd_check_table1;
					lcm-params-dsi-lcm_esd_check_table2;

					/* fpga support */
					lcm-params-dsi-fpga-params-0-1080-2400-120 {
						compatible = "mediatek,lcm-dsi-fpga-params";

						lcm-params-dsi-lk_pll_div = <0 0>;
						lcm-params-dsi-lk_fbk_div = <1>;
					};

					/* lk support */
					lcm-params-dsi-lk-params-0-1080-2400-120 {
						compatible = "mediatek,lcm-dsi-lk-params";
						lcm-params-dsi-lk_mode =
							<MTK_LK_SYNC_PULSE_VDO_MODE>;
						lcm-params-dsi-lk_switch_mode = <MTK_LK_CMD_MODE>;
						lcm-params-dsi-lk_switch_mode_enable = <0>;
						lcm-params-dsi-lk_dsi_wmem_conti;
						lcm-params-dsi-lk_dsi_rmem_conti;
						lcm-params-dsi-lk_vc_num;
						lcm-params-dsi-lk_data_format =
							<MTK_LCM_COLOR_ORDER_RGB>,
							<MTK_LCM_DSI_TRANS_SEQ_MSB_FIRST>,
							<MTK_LCM_DSI_PADDING_ON_LSB>,
							<MTK_LCM_DSI_FORMAT_RGB888>;
						lcm-params-dsi-lk_intermediat_buffer_num;
						lcm-params-dsi-lk_ps =
							<MTK_LCM_PACKED_PS_24BIT_RGB888>;
						lcm-params-dsi-lk_word_count;
						lcm-params-dsi-lk_packet_size = <256>;

						lcm-params-dsi-lk_horizontal_blanking_pixel;
						lcm-params-dsi-lk_bllp;
						lcm-params-dsi-lk_line_byte;
						lcm-params-dsi-lk_horizontal_sync_active_byte;
						lcm-params-dsi-lk_horizontal_backporch_byte;
						lcm-params-dsi-lk_horizontal_frontporch_byte;
						lcm-params-dsi-lk_rgb_byte;
						lcm-params-dsi-lk_horizontal_sync_active_word_count;
						lcm-params-dsi-lk_horizontal_backporch_word_count;
						lcm-params-dsi-lk_horizontal_frontporch_word_count;
						lcm-params-dsi-lk_pll_select;
						lcm-params-dsi-lk_pll_div;
						lcm-params-dsi-lk_fbk_div;
						lcm-params-dsi-lk_fbk_sel;
						lcm-params-dsi-lk_rg = <0 0 0>;
						lcm-params-dsi-lk_dsi_clock;
						lcm-params-dsi-lk_ssc_disable = <1>;
						lcm-params-dsi-lk_ssc_range;
						lcm-params-dsi-lk_compatibility_for_nvk;
						lcm-params-dsi-lk_cont_clock;
						lcm-params-dsi-lk_ufoe_enable;
						lcm-params-dsi-lk_ufoe_params = <0 0 0 0>;
						lcm-params-dsi-lk_edp_panel;
						lcm-params-dsi-lk_lcm_int_te_monitor;
						lcm-params-dsi-lk_lcm_int_te_period;
						lcm-params-dsi-lk_lcm_ext_te_monitor;
						lcm-params-dsi-lk_lcm_ext_te_period;
						lcm-params-dsi-lk_noncont_clock;
						lcm-params-dsi-lk_noncont_clock_period;
						lcm-params-dsi-lk_clk_lp_per_line_enable = <0>;
						lcm-params-dsi-lk_dual_dsi_type;
						lcm-params-dsi-lk_mixmode_enable;
						lcm-params-dsi-lk_mixmode_mipi_clock;
						lcm-params-dsi-lk_pwm_fps;
						lcm-params-dsi-lk_pll_clock_lp;
						lcm-params-dsi-lk_ulps_sw_enable;
						lcm-params-dsi-lk_null_packet_en;
						lcm-params-dsi-lk_vact_fps;
						lcm-params-dsi-lk_send_frame_enable;
						lcm-params-dsi-lk_lfr_enable;
						lcm-params-dsi-lk_lfr_mode;
						lcm-params-dsi-lk_lfr_type;
						lcm-params-dsi-lk_lfr_skip_num;
						lcm-params-dsi-lk_ext_te_edge;
						lcm-params-dsi-lk_eint_disable;
						lcm-params-dsi-lk_phy_sel = <0 0 0 0>;
					};

					lcm-params-dsi-dsc-params-0-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dsc-params";
						lcm-params-dsi-dsc_enable = <1>;
						lcm-params-dsi-dsc_enable_lk = <1>;
						lcm-params-dsi-dsc_ver = <17>;
						lcm-params-dsi-dsc_slice_mode = <1>;
						lcm-params-dsi-dsc_rgb_swap = <0>;
						lcm-params-dsi-dsc_cfg = <34>;
						lcm-params-dsi-dsc_rct_on = <1>;
						lcm-params-dsi-dsc_bit_per_channel = <8>;
						lcm-params-dsi-lk-dsc_line_buf_depth = <9>;
						lcm-params-dsi-dsc_line_buf_depth = <11>;
						lcm-params-dsi-dsc_bp_enable = <1>;
						lcm-params-dsi-dsc_bit_per_pixel = <128>;
						lcm-params-dsi-dsc_pic_height = <2400>;
						lcm-params-dsi-dsc_pic_width = <1080>;
						lcm-params-dsi-lk-dsc_slice_height = <8>;
						lcm-params-dsi-dsc_slice_height = <20>;
						lcm-params-dsi-dsc_slice_width = <540>;
						lcm-params-dsi-dsc_chunk_size = <540>;
						lcm-params-dsi-dsc_xmit_delay = <170>;
						lcm-params-dsi-dsc_dec_delay = <526>;
						lcm-params-dsi-dsc_scale_value = <32>;
						lcm-params-dsi-lk-dsc_increment_interval = <43>;
						lcm-params-dsi-dsc_increment_interval = <113>;
						lcm-params-dsi-dsc_decrement_interval = <7>;
						lcm-params-dsi-dsc_line_bpg_offset = <12>;
						lcm-params-dsi-lk-dsc_nfl_bpg_offset = <3511>;
						lcm-params-dsi-dsc_nfl_bpg_offset = <1294>;
						lcm-params-dsi-lk-dsc_slice_bpg_offset = <3255>;
						lcm-params-dsi-dsc_slice_bpg_offset = <1302>;
						lcm-params-dsi-dsc_initial_offset = <6144>;
						lcm-params-dsi-dsc_final_offset = <7072>;
						lcm-params-dsi-dsc_flatness_minqp = <3>;
						lcm-params-dsi-dsc_flatness_maxqp = <12>;
						lcm-params-dsi-dsc_rc_model_size = <8192>;
						lcm-params-dsi-dsc_rc_edge_factor = <6>;
						lcm-params-dsi-dsc_rc_quant_incr_limit0 = <11>;
						lcm-params-dsi-dsc_rc_quant_incr_limit1 = <11>;
						lcm-params-dsi-dsc_rc_tgt_offset_hi = <3>;
						lcm-params-dsi-dsc_rc_tgt_offset_lo = <3>;
					};

					lcm-params-dsi-phy-timcon-params-0-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-phy-timcon";
						lcm-params-dsi-phy_timcon_hs_trail;
						lcm-params-dsi-phy_timcon_hs_prpr;
						lcm-params-dsi-phy_timcon_hs_zero;
						lcm-params-dsi-phy_timcon_lpx;
						lcm-params-dsi-phy_timcon_ta_get;
						lcm-params-dsi-phy_timcon_ta_sure;
						lcm-params-dsi-phy_timcon_ta_go;
						lcm-params-dsi-phy_timcon_da_hs_exit;
						lcm-params-dsi-phy_timcon_clk_trail;
						lcm-params-dsi-phy_timcon_cont_det;
						lcm-params-dsi-phy_timcon_da_hs_sync;
						lcm-params-dsi-phy_timcon_clk_zero;
						lcm-params-dsi-phy_timcon_clk_prpr;
						lcm-params-dsi-phy_timcon_clk_exit;
						lcm-params-dsi-phy_timcon_clk_post;

						/* lk support */
						lcm-params-dsi-phy_timcon_lk_hs_trail;
						lcm-params-dsi-phy_timcon_lk_hs_zero;
						lcm-params-dsi-phy_timcon_lk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_lpx;
						lcm-params-dsi-phy_timcon_lk_ta_sack;
						lcm-params-dsi-phy_timcon_lk_ta_get;
						lcm-params-dsi-phy_timcon_lk_ta_sure;
						lcm-params-dsi-phy_timcon_lk_ta_go;
						lcm-params-dsi-phy_timcon_lk_clk_trail;
						lcm-params-dsi-phy_timcon_lk_clk_zero;
						lcm-params-dsi-phy_timcon_lk_lpx_wait;
						lcm-params-dsi-phy_timcon_lk_cont_det;
						lcm-params-dsi-phy_timcon_lk_clk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_clk_hs_post;
						lcm-params-dsi-phy_timcon_lk_da_hs_exit;
						lcm-params-dsi-phy_timcon_lk_clk_hs_exit;
					};

					lcm-params-dsi-dyn-params-0-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dyn";
						lcm-params-dsi-dyn_switch_en = <0>;
						lcm-params-dsi-dyn_pll_clk = <428>;
						lcm-params-dsi-dyn_data_rate;
						lcm-params-dsi-dyn_vsa;
						lcm-params-dsi-dyn_vbp;
						lcm-params-dsi-dyn_vfp = <2528>;
						lcm-params-dsi-dyn_vfp_lp_dyn = <4178>;
						lcm-params-dsi-dyn_vac;
						lcm-params-dsi-dyn_hsa;
						lcm-params-dsi-dyn_hbp;
						lcm-params-dsi-dyn_hfp = <396>;
						lcm-params-dsi-dyn_hac;
						lcm-params-dsi-dyn_max_vfp_for_msync_dyn;
					};

					lcm-params-dsi-dyn-fps-params-0-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dyn-fps";
						lcm-params-dsi-dyn_fps_switch_en = <0>;
						lcm-params-dsi-dyn_fps_vact_timing_fps = <120>;
						lcm-params-dsi-dyn_fps_data_rate;
						lcm-params-dsi-dyn_fps_dfps_cmd_table0 =
							[00 02 ff 25];
						lcm-params-dsi-dyn_fps_dfps_cmd_table1 =
							[00 02 fb 01];
						lcm-params-dsi-dyn_fps_dfps_cmd_table2 =
							[00 02 18 22];
						lcm-params-dsi-dyn_fps_dfps_cmd_table3 =
							[00 02 ff 10];
						lcm-params-dsi-dyn_fps_dfps_cmd_table4 =
							[00 02 fb 01];
						lcm-params-dsi-dyn_fps_dfps_cmd_table5;
						lcm-params-dsi-dyn_fps_dfps_cmd_table6;
						lcm-params-dsi-dyn_fps_dfps_cmd_table7;
						lcm-params-dsi-dyn_fps_dfps_cmd_table8;
						lcm-params-dsi-dyn_fps_dfps_cmd_table9;
						lcm-params-dsi-dyn_fps_dfps_cmd_table10;
						lcm-params-dsi-dyn_fps_dfps_cmd_table11;
						lcm-params-dsi-dyn_fps_dfps_cmd_table12;
						lcm-params-dsi-dyn_fps_dfps_cmd_table13;
						lcm-params-dsi-dyn_fps_dfps_cmd_table14;
						lcm-params-dsi-dyn_fps_dfps_cmd_table15;
						lcm-params-dsi-dyn_fps_dfps_cmd_table16;
						lcm-params-dsi-dyn_fps_dfps_cmd_table17;
						lcm-params-dsi-dyn_fps_dfps_cmd_table18;
						lcm-params-dsi-dyn_fps_dfps_cmd_table19;
					};
				};
#if 0
				lcm-params-dsi-fps-1-1080-2400-90 {
					compatible = "mediatek,lcm-dsi-fps-1-1080-2400-90";
					lcm-params-dsi-voltage;

					/* drm_display_mode */
					lcm-params-dsi-vrefresh = <90>;
					lcm-params-dsi-vertical_sync_active = <10>;
					lcm-params-dsi-vertical_backporch = <10>;
					lcm-params-dsi-vertical_frontporch = <540>;
					lcm-params-dsi-vertical_active_line = <2400>;
					lcm-params-dsi-horizontal_sync_active = <12>;
					lcm-params-dsi-horizontal_backporch = <80>;
					lcm-params-dsi-horizontal_frontporch = <76>;
					lcm-params-dsi-horizontal_active_pixel = <1080>;
					lcm-params-dsi-pixel_clock = <443290>;
					lcm-params-dsi-hskew;
					lcm-params-dsi-vscan;

					/* mtk_panel_params */
					lcm-params-dsi-pll_clock = <422>;
					lcm-params-dsi-data_rate = <844>;
					lcm-params-dsi-vfp_for_low_power = <1294>;
					lcm-params-dsi-ssc_disable;
					lcm-params-dsi-ssc_range;
					lcm-params-dsi-lcm_color_mode;
					lcm-params-dsi-min_luminance;
					lcm-params-dsi-average_luminance;
					lcm-params-dsi-max_luminance;
					lcm-params-dsi-round_corner_en = <0>;
					lcm-params-dsi-corner_pattern_height;
					lcm-params-dsi-corner_pattern_height_bot;
					lcm-params-dsi-corner_pattern_tp_size;
					lcm-params-dsi-corner_pattern_tp_size_left;
					lcm-params-dsi-corner_pattern_tp_size_right;
					lcm-params-dsi-corner_pattern_name;
					lcm-params-dsi-physical_width_um;
					lcm-params-dsi-physical_height_um;
					lcm-params-dsi-output_mode =
						<MTK_LCM_PANEL_DSC_SINGLE_PORT>;
					lcm-params-dsi-lcm_cmd_if;
					lcm-params-dsi-hbm_en_time;
					lcm-params-dsi-hbm_dis_time;
					lcm-params-dsi-lcm_index;
					lcm-params-dsi-wait_sof_before_dec_vfp;
					lcm-params-dsi-doze_delay;
					lcm-params-dsi-lfr_enable = <1>;
					lcm-params-dsi-lfr_minimum_fps = <60>;
					lcm-params-dsi-msync2_enable;
					lcm-params-dsi-max_vfp_for_msync;

					/* lane swap */
					lcm-params-dsi-lane_swap_en;
					lcm-params-dsi-lane_swap0;
					lcm-params-dsi-lane_swap1;

					/* esd check table */
					lcm-params-dsi-cust_esd_check = <0>;
					lcm-params-dsi-esd_check_enable = <1>;
					lcm-params-dsi-lcm_esd_check_table0 = [0a 01 9c];
					lcm-params-dsi-lcm_esd_check_table1;
					lcm-params-dsi-lcm_esd_check_table2;

					lcm-params-dsi-dsc-params-1-1080-2400-90 {
						compatible =
							"mediatek,lcm-params-dsi-dsc-params";
						lcm-params-dsi-dsc_enable = <1>;
						lcm-params-dsi-dsc_enable_lk = <1>;
						lcm-params-dsi-dsc_ver = <17>;
						lcm-params-dsi-dsc_slice_mode = <1>;
						lcm-params-dsi-dsc_rgb_swap = <0>;
						lcm-params-dsi-dsc_cfg = <34>;
						lcm-params-dsi-dsc_rct_on = <1>;
						lcm-params-dsi-dsc_bit_per_channel = <8>;
						lcm-params-dsi-lk-dsc_line_buf_depth = <9>;
						lcm-params-dsi-dsc_line_buf_depth = <11>;
						lcm-params-dsi-dsc_bp_enable = <1>;
						lcm-params-dsi-dsc_bit_per_pixel = <128>;
						lcm-params-dsi-dsc_pic_height = <2400>;
						lcm-params-dsi-dsc_pic_width = <1080>;
						lcm-params-dsi-lk-dsc_slice_height = <8>;
						lcm-params-dsi-dsc_slice_height = <20>;
						lcm-params-dsi-dsc_slice_width = <540>;
						lcm-params-dsi-dsc_chunk_size = <540>;
						lcm-params-dsi-dsc_xmit_delay = <170>;
						lcm-params-dsi-dsc_dec_delay = <526>;
						lcm-params-dsi-dsc_scale_value = <32>;
						lcm-params-dsi-lk-dsc_increment_interval = <43>;
						lcm-params-dsi-dsc_increment_interval = <113>;
						lcm-params-dsi-dsc_decrement_interval = <7>;
						lcm-params-dsi-dsc_line_bpg_offset = <12>;
						lcm-params-dsi-lk-dsc_nfl_bpg_offset = <3511>;
						lcm-params-dsi-dsc_nfl_bpg_offset = <1294>;
						lcm-params-dsi-lk-dsc_slice_bpg_offset = <3255>;
						lcm-params-dsi-dsc_slice_bpg_offset = <1302>;
						lcm-params-dsi-dsc_initial_offset = <6144>;
						lcm-params-dsi-dsc_final_offset = <7072>;
						lcm-params-dsi-dsc_flatness_minqp = <3>;
						lcm-params-dsi-dsc_flatness_maxqp = <12>;
						lcm-params-dsi-dsc_rc_model_size = <8192>;
						lcm-params-dsi-dsc_rc_edge_factor = <6>;
						lcm-params-dsi-dsc_rc_quant_incr_limit0 = <11>;
						lcm-params-dsi-dsc_rc_quant_incr_limit1 = <11>;
						lcm-params-dsi-dsc_rc_tgt_offset_hi = <3>;
						lcm-params-dsi-dsc_rc_tgt_offset_lo = <3>;
					};

					lcm-params-dsi-phy-timcon-params-1-1080-2400-90 {
						compatible =
							"mediatek,lcm-params-dsi-phy-timcon";
						lcm-params-dsi-phy_timcon_hs_trail;
						lcm-params-dsi-phy_timcon_hs_prpr;
						lcm-params-dsi-phy_timcon_hs_zero;
						lcm-params-dsi-phy_timcon_lpx;
						lcm-params-dsi-phy_timcon_ta_get;
						lcm-params-dsi-phy_timcon_ta_sure;
						lcm-params-dsi-phy_timcon_ta_go;
						lcm-params-dsi-phy_timcon_da_hs_exit;
						lcm-params-dsi-phy_timcon_clk_trail;
						lcm-params-dsi-phy_timcon_cont_det;
						lcm-params-dsi-phy_timcon_da_hs_sync;
						lcm-params-dsi-phy_timcon_clk_zero;
						lcm-params-dsi-phy_timcon_clk_prpr;
						lcm-params-dsi-phy_timcon_clk_exit;
						lcm-params-dsi-phy_timcon_clk_post;

						/* lk support */
						lcm-params-dsi-phy_timcon_lk_hs_trail;
						lcm-params-dsi-phy_timcon_lk_hs_zero;
						lcm-params-dsi-phy_timcon_lk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_lpx;
						lcm-params-dsi-phy_timcon_lk_ta_sack;
						lcm-params-dsi-phy_timcon_lk_ta_get;
						lcm-params-dsi-phy_timcon_lk_ta_sure;
						lcm-params-dsi-phy_timcon_lk_ta_go;
						lcm-params-dsi-phy_timcon_lk_clk_trail;
						lcm-params-dsi-phy_timcon_lk_clk_zero;
						lcm-params-dsi-phy_timcon_lk_lpx_wait;
						lcm-params-dsi-phy_timcon_lk_cont_det;
						lcm-params-dsi-phy_timcon_lk_clk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_clk_hs_post;
						lcm-params-dsi-phy_timcon_lk_da_hs_exit;
						lcm-params-dsi-phy_timcon_lk_clk_hs_exit;
					};

					lcm-params-dsi-dyn-params-1-1080-2400-90 {
						compatible =
							"mediatek,lcm-params-dsi-dyn";
						lcm-params-dsi-dyn_switch_en = <0>;
						lcm-params-dsi-dyn_pll_clk = <428>;
						lcm-params-dsi-dyn_data_rate;
						lcm-params-dsi-dyn_vsa;
						lcm-params-dsi-dyn_vbp;
						lcm-params-dsi-dyn_vfp = <879>;
						lcm-params-dsi-dyn_vfp_lp_dyn = <2528>;
						lcm-params-dsi-dyn_vac;
						lcm-params-dsi-dyn_hsa;
						lcm-params-dsi-dyn_hbp;
						lcm-params-dsi-dyn_hfp = <396>;
						lcm-params-dsi-dyn_hac;
						lcm-params-dsi-dyn_max_vfp_for_msync_dyn;
					};

					lcm-params-dsi-dyn-fps-params-1-1080-2400-90 {
						compatible =
							"mediatek,lcm-params-dsi-dyn-fps";
						lcm-params-dsi-dyn_fps_switch_en = <0>;
						lcm-params-dsi-dyn_fps_vact_timing_fps = <120>;
						lcm-params-dsi-dyn_fps_data_rate;
						lcm-params-dsi-dyn_fps_dfps_cmd_table0 =
							[00 02 ff 25];
						lcm-params-dsi-dyn_fps_dfps_cmd_table1 =
							[00 02 fb 01];
						lcm-params-dsi-dyn_fps_dfps_cmd_table2 =
							[00 02 18 20];
						lcm-params-dsi-dyn_fps_dfps_cmd_table3 =
							[00 02 ff 10];
						lcm-params-dsi-dyn_fps_dfps_cmd_table4 =
							[00 02 fb 01];
						lcm-params-dsi-dyn_fps_dfps_cmd_table5;
						lcm-params-dsi-dyn_fps_dfps_cmd_table6;
						lcm-params-dsi-dyn_fps_dfps_cmd_table7;
						lcm-params-dsi-dyn_fps_dfps_cmd_table8;
						lcm-params-dsi-dyn_fps_dfps_cmd_table9;
						lcm-params-dsi-dyn_fps_dfps_cmd_table10;
						lcm-params-dsi-dyn_fps_dfps_cmd_table11;
						lcm-params-dsi-dyn_fps_dfps_cmd_table12;
						lcm-params-dsi-dyn_fps_dfps_cmd_table13;
						lcm-params-dsi-dyn_fps_dfps_cmd_table14;
						lcm-params-dsi-dyn_fps_dfps_cmd_table15;
						lcm-params-dsi-dyn_fps_dfps_cmd_table16;
						lcm-params-dsi-dyn_fps_dfps_cmd_table17;
						lcm-params-dsi-dyn_fps_dfps_cmd_table18;
						lcm-params-dsi-dyn_fps_dfps_cmd_table19;
					};
				};

				lcm-params-dsi-fps-2-1080-2400-120 {
					compatible = "mediatek,lcm-dsi-fps-2-1080-2400-120";
					lcm-params-dsi-voltage;

					/* drm_display_mode */
					lcm-params-dsi-vrefresh = <120>;
					lcm-params-dsi-vertical_sync_active = <10>;
					lcm-params-dsi-vertical_backporch = <10>;
					lcm-params-dsi-vertical_frontporch = <540>;
					lcm-params-dsi-vertical_active_line = <2400>;
					lcm-params-dsi-horizontal_sync_active = <12>;
					lcm-params-dsi-horizontal_backporch = <80>;
					lcm-params-dsi-horizontal_frontporch = <76>;
					lcm-params-dsi-horizontal_active_pixel = <1080>;
					lcm-params-dsi-pixel_clock = <443290>;
					lcm-params-dsi-hskew;
					lcm-params-dsi-vscan;

					/* mtk_panel_params */
					lcm-params-dsi-pll_clock = <422>;
					lcm-params-dsi-data_rate = <844>;
					lcm-params-dsi-vfp_for_low_power = <2528>;
					lcm-params-dsi-ssc_disable;
					lcm-params-dsi-ssc_range;
					lcm-params-dsi-lcm_color_mode;
					lcm-params-dsi-min_luminance;
					lcm-params-dsi-average_luminance;
					lcm-params-dsi-max_luminance;
					lcm-params-dsi-round_corner_en = <0>;
					lcm-params-dsi-corner_pattern_height;
					lcm-params-dsi-corner_pattern_height_bot;
					lcm-params-dsi-corner_pattern_tp_size;
					lcm-params-dsi-corner_pattern_tp_size_left;
					lcm-params-dsi-corner_pattern_tp_size_right;
					lcm-params-dsi-corner_pattern_name;
					lcm-params-dsi-physical_width_um;
					lcm-params-dsi-physical_height_um;
					lcm-params-dsi-output_mode =
						<MTK_LCM_PANEL_DSC_SINGLE_PORT>;
					lcm-params-dsi-lcm_cmd_if;
					lcm-params-dsi-hbm_en_time;
					lcm-params-dsi-hbm_dis_time;
					lcm-params-dsi-lcm_index;
					lcm-params-dsi-wait_sof_before_dec_vfp;
					lcm-params-dsi-doze_delay;
					lcm-params-dsi-lfr_enable = <1>;
					lcm-params-dsi-lfr_minimum_fps = <60>;
					lcm-params-dsi-msync2_enable;
					lcm-params-dsi-max_vfp_for_msync;

					/* lane swap */
					lcm-params-dsi-lane_swap_en;
					lcm-params-dsi-lane_swap0;
					lcm-params-dsi-lane_swap1;

					/* esd check table */
					lcm-params-dsi-cust_esd_check = <0>;
					lcm-params-dsi-esd_check_enable = <1>;
					lcm-params-dsi-lcm_esd_check_table0 = [0a 01 9c];
					lcm-params-dsi-lcm_esd_check_table1;
					lcm-params-dsi-lcm_esd_check_table2;

					/* fpga support */
					lcm-params-dsi-fpga-params-2-1080-2400-120 {
						compatible = "mediatek,lcm-dsi-fpga-params";

						lcm-params-dsi-lk_pll_div = <0 0>;
						lcm-params-dsi-lk_fbk_div = <1>;
					};

					/* lk support */
					lcm-params-dsi-lk-params-2-1080-2400-120 {
						compatible = "mediatek,lcm-dsi-lk-params";
						lcm-params-dsi-lk_mode =
							<MTK_LK_SYNC_PULSE_VDO_MODE>;
						lcm-params-dsi-lk_switch_mode = <MTK_LK_CMD_MODE>;
						lcm-params-dsi-lk_switch_mode_enable = <0>;
						lcm-params-dsi-lk_dsi_wmem_conti;
						lcm-params-dsi-lk_dsi_rmem_conti;
						lcm-params-dsi-lk_vc_num;
						lcm-params-dsi-lk_data_format =
							<MTK_LCM_COLOR_ORDER_RGB>,
							<MTK_LCM_DSI_TRANS_SEQ_MSB_FIRST>,
							<MTK_LCM_DSI_PADDING_ON_LSB>,
							<MTK_LCM_DSI_FORMAT_RGB888>;
						lcm-params-dsi-lk_intermediat_buffer_num;
						lcm-params-dsi-lk_ps =
							<MTK_LCM_PACKED_PS_24BIT_RGB888>;
						lcm-params-dsi-lk_word_count;
						lcm-params-dsi-lk_packet_size = <256>;

						lcm-params-dsi-lk_horizontal_blanking_pixel;
						lcm-params-dsi-lk_bllp;
						lcm-params-dsi-lk_line_byte;
						lcm-params-dsi-lk_horizontal_sync_active_byte;
						lcm-params-dsi-lk_horizontal_backporch_byte;
						lcm-params-dsi-lk_horizontal_frontporch_byte;
						lcm-params-dsi-lk_rgb_byte;
						lcm-params-dsi-lk_horizontal_sync_active_word_count;
						lcm-params-dsi-lk_horizontal_backporch_word_count;
						lcm-params-dsi-lk_horizontal_frontporch_word_count;
						lcm-params-dsi-lk_pll_select;
						lcm-params-dsi-lk_pll_div;
						lcm-params-dsi-lk_fbk_div;
						lcm-params-dsi-lk_fbk_sel;
						lcm-params-dsi-lk_rg = <0 0 0>;
						lcm-params-dsi-lk_dsi_clock;
						lcm-params-dsi-lk_ssc_disable = <1>;
						lcm-params-dsi-lk_ssc_range;
						lcm-params-dsi-lk_compatibility_for_nvk;
						lcm-params-dsi-lk_cont_clock;
						lcm-params-dsi-lk_ufoe_enable;
						lcm-params-dsi-lk_ufoe_params = <0 0 0 0>;
						lcm-params-dsi-lk_edp_panel;
						lcm-params-dsi-lk_lcm_int_te_monitor;
						lcm-params-dsi-lk_lcm_int_te_period;
						lcm-params-dsi-lk_lcm_ext_te_monitor;
						lcm-params-dsi-lk_lcm_ext_te_period;
						lcm-params-dsi-lk_noncont_clock;
						lcm-params-dsi-lk_noncont_clock_period;
						lcm-params-dsi-lk_clk_lp_per_line_enable = <0>;
						lcm-params-dsi-lk_dual_dsi_type;
						lcm-params-dsi-lk_mixmode_enable;
						lcm-params-dsi-lk_mixmode_mipi_clock;
						lcm-params-dsi-lk_pwm_fps;
						lcm-params-dsi-lk_pll_clock_lp;
						lcm-params-dsi-lk_ulps_sw_enable;
						lcm-params-dsi-lk_null_packet_en;
						lcm-params-dsi-lk_vact_fps;
						lcm-params-dsi-lk_send_frame_enable;
						lcm-params-dsi-lk_lfr_enable;
						lcm-params-dsi-lk_lfr_mode;
						lcm-params-dsi-lk_lfr_type;
						lcm-params-dsi-lk_lfr_skip_num;
						lcm-params-dsi-lk_ext_te_edge;
						lcm-params-dsi-lk_eint_disable;
						lcm-params-dsi-lk_phy_sel = <0 0 0 0>;
					};

					lcm-params-dsi-dsc-params-2-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dsc-params";
						lcm-params-dsi-dsc_enable = <1>;
						lcm-params-dsi-dsc_enable_lk = <1>;
						lcm-params-dsi-dsc_ver = <17>;
						lcm-params-dsi-dsc_slice_mode = <1>;
						lcm-params-dsi-dsc_rgb_swap = <0>;
						lcm-params-dsi-dsc_cfg = <34>;
						lcm-params-dsi-dsc_rct_on = <1>;
						lcm-params-dsi-dsc_bit_per_channel = <8>;
						lcm-params-dsi-lk-dsc_line_buf_depth = <9>;
						lcm-params-dsi-dsc_line_buf_depth = <11>;
						lcm-params-dsi-dsc_bp_enable = <1>;
						lcm-params-dsi-dsc_bit_per_pixel = <128>;
						lcm-params-dsi-dsc_pic_height = <2400>;
						lcm-params-dsi-dsc_pic_width = <1080>;
						lcm-params-dsi-lk-dsc_slice_height = <8>;
						lcm-params-dsi-dsc_slice_height = <20>;
						lcm-params-dsi-dsc_slice_width = <540>;
						lcm-params-dsi-dsc_chunk_size = <540>;
						lcm-params-dsi-dsc_xmit_delay = <170>;
						lcm-params-dsi-dsc_dec_delay = <526>;
						lcm-params-dsi-dsc_scale_value = <32>;
						lcm-params-dsi-lk-dsc_increment_interval = <43>;
						lcm-params-dsi-dsc_increment_interval = <113>;
						lcm-params-dsi-dsc_decrement_interval = <7>;
						lcm-params-dsi-dsc_line_bpg_offset = <12>;
						lcm-params-dsi-lk-dsc_nfl_bpg_offset = <3511>;
						lcm-params-dsi-dsc_nfl_bpg_offset = <1294>;
						lcm-params-dsi-lk-dsc_slice_bpg_offset = <3255>;
						lcm-params-dsi-dsc_slice_bpg_offset = <1302>;
						lcm-params-dsi-dsc_initial_offset = <6144>;
						lcm-params-dsi-dsc_final_offset = <7072>;
						lcm-params-dsi-dsc_flatness_minqp = <3>;
						lcm-params-dsi-dsc_flatness_maxqp = <12>;
						lcm-params-dsi-dsc_rc_model_size = <8192>;
						lcm-params-dsi-dsc_rc_edge_factor = <6>;
						lcm-params-dsi-dsc_rc_quant_incr_limit0 = <11>;
						lcm-params-dsi-dsc_rc_quant_incr_limit1 = <11>;
						lcm-params-dsi-dsc_rc_tgt_offset_hi = <3>;
						lcm-params-dsi-dsc_rc_tgt_offset_lo = <3>;
					};

					lcm-params-dsi-phy-timcon-params-2-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-phy-timcon";
						lcm-params-dsi-phy_timcon_hs_trail;
						lcm-params-dsi-phy_timcon_hs_prpr;
						lcm-params-dsi-phy_timcon_hs_zero;
						lcm-params-dsi-phy_timcon_lpx;
						lcm-params-dsi-phy_timcon_ta_get;
						lcm-params-dsi-phy_timcon_ta_sure;
						lcm-params-dsi-phy_timcon_ta_go;
						lcm-params-dsi-phy_timcon_da_hs_exit;
						lcm-params-dsi-phy_timcon_clk_trail;
						lcm-params-dsi-phy_timcon_cont_det;
						lcm-params-dsi-phy_timcon_da_hs_sync;
						lcm-params-dsi-phy_timcon_clk_zero;
						lcm-params-dsi-phy_timcon_clk_prpr;
						lcm-params-dsi-phy_timcon_clk_exit;
						lcm-params-dsi-phy_timcon_clk_post;

						/* lk support */
						lcm-params-dsi-phy_timcon_lk_hs_trail;
						lcm-params-dsi-phy_timcon_lk_hs_zero;
						lcm-params-dsi-phy_timcon_lk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_lpx;
						lcm-params-dsi-phy_timcon_lk_ta_sack;
						lcm-params-dsi-phy_timcon_lk_ta_get;
						lcm-params-dsi-phy_timcon_lk_ta_sure;
						lcm-params-dsi-phy_timcon_lk_ta_go;
						lcm-params-dsi-phy_timcon_lk_clk_trail;
						lcm-params-dsi-phy_timcon_lk_clk_zero;
						lcm-params-dsi-phy_timcon_lk_lpx_wait;
						lcm-params-dsi-phy_timcon_lk_cont_det;
						lcm-params-dsi-phy_timcon_lk_clk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_clk_hs_post;
						lcm-params-dsi-phy_timcon_lk_da_hs_exit;
						lcm-params-dsi-phy_timcon_lk_clk_hs_exit;
					};

					lcm-params-dsi-dyn-params-2-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dyn";
						lcm-params-dsi-dyn_switch_en = <0>;
						lcm-params-dsi-dyn_pll_clk = <428>;
						lcm-params-dsi-dyn_data_rate;
						lcm-params-dsi-dyn_vsa;
						lcm-params-dsi-dyn_vbp;
						lcm-params-dsi-dyn_vfp = <54>;
						lcm-params-dsi-dyn_vfp_lp_dyn = <2528>;
						lcm-params-dsi-dyn_vac;
						lcm-params-dsi-dyn_hsa;
						lcm-params-dsi-dyn_hbp;
						lcm-params-dsi-dyn_hfp = <396>;
						lcm-params-dsi-dyn_hac;
						lcm-params-dsi-dyn_max_vfp_for_msync_dyn;
					};

					lcm-params-dsi-dyn-fps-params-2-1080-2400-120 {
						compatible =
							"mediatek,lcm-params-dsi-dyn-fps";
						lcm-params-dsi-dyn_fps_switch_en = <0>;
						lcm-params-dsi-dyn_fps_vact_timing_fps = <120>;
						lcm-params-dsi-dyn_fps_data_rate;
						lcm-params-dsi-dyn_fps_dfps_cmd_table0 =
							[00 02 ff 25];
						lcm-params-dsi-dyn_fps_dfps_cmd_table1 =
							[00 02 fb 01];
						lcm-params-dsi-dyn_fps_dfps_cmd_table2 =
							[00 02 18 22];
						lcm-params-dsi-dyn_fps_dfps_cmd_table3 =
							[00 02 ff 10];
						lcm-params-dsi-dyn_fps_dfps_cmd_table4 =
							[00 02 fb 01];
						lcm-params-dsi-dyn_fps_dfps_cmd_table5;
						lcm-params-dsi-dyn_fps_dfps_cmd_table6;
						lcm-params-dsi-dyn_fps_dfps_cmd_table7;
						lcm-params-dsi-dyn_fps_dfps_cmd_table8;
						lcm-params-dsi-dyn_fps_dfps_cmd_table9;
						lcm-params-dsi-dyn_fps_dfps_cmd_table10;
						lcm-params-dsi-dyn_fps_dfps_cmd_table11;
						lcm-params-dsi-dyn_fps_dfps_cmd_table12;
						lcm-params-dsi-dyn_fps_dfps_cmd_table13;
						lcm-params-dsi-dyn_fps_dfps_cmd_table14;
						lcm-params-dsi-dyn_fps_dfps_cmd_table15;
						lcm-params-dsi-dyn_fps_dfps_cmd_table16;
						lcm-params-dsi-dyn_fps_dfps_cmd_table17;
						lcm-params-dsi-dyn_fps_dfps_cmd_table18;
						lcm-params-dsi-dyn_fps_dfps_cmd_table19;
					};
				};
#endif
			};
		};

		lcm-ops {
			compatible = "mediatek,lcm-ops";
			lcm-ops-dbi {
				compatible = "mediatek,lcm-ops-dbi";
				/* future reserved for dbi interfaces*/
			};

			lcm-ops-dpi {
				compatible = "mediatek,lcm-ops-dpi";
				/* future reserved for dpi interfaces*/
			};

			lcm-ops-dsi {
				compatible = "mediatek,lcm-ops-dsi";
				prepare_table = [MTK_LCM_UTIL_TYPE_HEX_RESET 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 0f],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 00],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 14],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 0f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 b0 00],
					[MTK_LCM_PHASE_TYPE_HEX_START 01 MTK_LCM_PHASE_HEX_KERNEL],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 c0 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[c1 89 28 00 08 00 aa 02 0e 00],
						[2b 00 07 0d b7 0c b7],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 c0 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[c1 89 28 00 14 00 aa],
						[02 0e 00 71 00 07 05 0e],
						[05 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 c2 1b a0],
					[MTK_LCM_PHASE_TYPE_HEX_END 01 MTK_LCM_PHASE_HEX_KERNEL],
					[MTK_LCM_PHASE_TYPE_HEX_START 02],
						[MTK_LCM_PHASE_HEX_LK],
						[MTK_LCM_PHASE_HEX_LK_DISPLAY_ON_DELAY],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 c0 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[c1 89 28 00 08 00 aa],
						[02 0e 00 2b 00 07 0d b7],
						[0c b7],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 c2 1b a0],
					[MTK_LCM_PHASE_TYPE_HEX_END 02],
						[MTK_LCM_PHASE_HEX_LK],
						[MTK_LCM_PHASE_HEX_LK_DISPLAY_ON_DELAY],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 e9 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 20],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 01 66],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 06 40],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 07 38],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 77],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 69 91],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 95 d1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 96 d1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f2 65],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f3 74],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f4 65],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f5 74],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f6 65],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f7 74],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f8 65],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f9 74],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 89 15],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8a 15],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8d 15],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8e 15],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8f 15],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 91 15],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 24],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 01 0f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 03 0c],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 05 1d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 08 2f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 09 2e],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0a 2d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0b 2c],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 11 17],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 12 13],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 13 15],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 15 14],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 16 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 17 18],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 1b 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 1d 1d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 20 2f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 21 2e],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 22 2d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 23 2c],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 29 17],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 2a 13],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 2b 15],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 2f 14],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 30 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 31 18],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 32 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 34 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 35 1f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 36 1f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 4d 1b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 4e 4b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 4f 4b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 53 4b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 71 30],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 79 11],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7a 82],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7b 96],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7d 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 80 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 81 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 82 13],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 84 31],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 85 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 86 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 87 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 90 13],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 92 31],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 93 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 94 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 95 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9c f4],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9d 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a0 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a2 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a3 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a4 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a5 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 c6 c0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 c9 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 d9 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 e9 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 25],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 22],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 19 e4],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 21 40],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 66 d8],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 68 50],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 69 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6b 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6d 0d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6e 48],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 72 41],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 73 4a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 74 d0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 77 62],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 79 81],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7d 40],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7e 1d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7f 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 80 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 84 0d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 cf 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 d6 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 d7 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ef 20],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 f0 84],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 26],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 15 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 81 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 83 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 84 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 85 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 86 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 87 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8a 1a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8b 11],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8c 24],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8e 42],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8f 11],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 90 11],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 91 11],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9a 81],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9b 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9c 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9d 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9e 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 27],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 01 60],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 20 81],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 21 ea],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 25 82],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 26 3f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6e 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6f 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 70 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 71 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 72 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 75 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 76 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 77 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7d 09],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7e 5f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 80 23],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 82 09],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 83 5f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 88 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 89 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a5 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a6 23],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a7 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 b6 40],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 e3 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 e4 e0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 e5 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 e6 33],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 e9 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ea 5e],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 eb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ec 67],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 2a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 91],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 03 20],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 04 73],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 07 64],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0a 60],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0c 06],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0d 40],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0e 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0f 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 11 58],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 15 0e],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 16 79],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 19 0d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 1a f2],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 1b 14],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 1d 36],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 1e 55],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 1f 55],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 20 55],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 28 0a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 29 0b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 2a 4b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 2b 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 2d 08],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 2f 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 30 47],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 31 23],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 33 25],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 34 ff],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 35 2c],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 36 75],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 37 fb],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 38 2e],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 39 73],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 3a 47],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 46 40],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 47 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 4a f0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 4e 0e],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 4f 8b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 52 0e],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 53 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 54 14],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 56 36],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 57 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 58 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 59 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 60 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 61 0a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 62 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 63 ed],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 65 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 66 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 67 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 68 4d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6a 0a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6b c9],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6c 1f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6d e3],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6e c6],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6f 20],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 70 e2],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 71 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7a 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7b 40],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7c 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7d 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7f e0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 83 0f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 84 c5],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 87 0f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 88 42],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 89 14],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8b 36],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8c 33],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8d 33],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 8e 33],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 95 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 96 fd],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 97 19],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 98 4a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 99 07],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9a 0b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9b 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9c 8b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9d ff],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9f 8b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a0 ff],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a2 4e],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a3 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a4 f8],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a5 52],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a6 fd],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 a7 4b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 2c],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 01 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 02 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 03 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 04 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 05 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0d 1f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 0e 1f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 16 1b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 17 4b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 4b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 19 4b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 2a 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 4d 16],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 4e 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 53 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 54 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 55 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 56 0b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 58 0b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 59 0b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 61 19],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 62 19],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6a 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6b 2a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6c 2a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 6d 2a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 7e 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9d 0b],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9e 04],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 20],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b0 00 00 00 1f 00 49 00 6b 00],
						[85 00 9c 00 b1 00 c4],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b1 00 d1 01 07 01 30 01 6e 01],
						[9e 01 e5 02 1e 02 1f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b2 02 56 02 96 02 bf 02 f4 03],
						[16 03 41 03 51 03 5f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0f],
						[b3 03 6e 03 82 03 98 03 ac 03],
						[cc 03 d8 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b4 00 00 00 1e 00 49 00 69 00],
						[84 00 9b 00 af 00 c1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b5 00 d2 01 07 01 30 01 6e 01],
						[9d 01 e5 02 1f 02 20],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b6 02 57 02 96 02 bf 02 f3 03],
						[16 03 3f 03 4f 03 5d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0f],
						[b7 03 6d 03 81 03 98 03 ac 03],
						[cc 03 d8 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b8 00 00 00 20 00 48 00 6a 00],
						[86 00 9f 00 b5 00 c6],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b9 00 d8 01 0d 01 36 01 73 01],
						[a1 01 e8 02 21 02 22],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[ba 02 58 02 98 02 c1 02 f7 03],
						[1b 03 41 03 54 03 66],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0f],
						[bb 03 6e 03 82 03 98 03 ac 03],
						[d0 03 d8 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 21],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b0 00 00 00 1f 00 49 00 6b 00],
						[85 00 9c 00 b1 00 c4],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b1 00 d1 01 07 01 30 01 6e 01],
						[9e 01 e5 02 1e 02 1f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b2 02 56 02 96 02 bf 02 f4 03],
						[16 03 41 03 51 03 5f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0f],
						[b3 03 6e 03 82 03 98 03 ac 03],
						[cc 03 d8 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b4 00 00 00 1e 00 49 00 69 00],
						[84 00 9b 00 af 00 c1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b5 00 d2 01 07 01 30 01 6e 01],
						[9d 01 e5 02 1f 02 20],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b6 02 57 02 96 02 bf 02 f3 03],
						[16 03 3f 03 4f 03 5d],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0f],
						[b7 03 6d 03 81 03 98 03 ac 03],
						[cc 03 d8 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b8 00 00 00 20 00 48 00 6a 00],
						[86 00 9f 00 b5 00 c6],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[b9 00 d8 01 0d 01 36 01 73 01],
						[a1 01 e8 02 21 02 22],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[ba 02 58 02 98 02 c1 02 f7 03],
						[1b 03 41 03 54 03 66],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0f],
						[bb 03 6e 03 82 03 98 03 ac 03],
						[d0 03 d8 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff e0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 35 82],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff f0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 5a 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 d2 52],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9f 12],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff d0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 53 22],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 54 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff c0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9c 11],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 9d 11],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 35 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 51 ff],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 53 0c],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 55 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 11],
					[MTK_LCM_PHASE_TYPE_HEX_START 02],
						[MTK_LCM_PHASE_HEX_KERNEL MTK_LCM_PHASE_HEX_LK],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 78],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 29],
					[MTK_LCM_PHASE_TYPE_HEX_END 02],
						[MTK_LCM_PHASE_HEX_KERNEL MTK_LCM_PHASE_HEX_LK],
					[MTK_LCM_PHASE_TYPE_HEX_START 01 MTK_LCM_PHASE_HEX_KERNEL],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER_RUNTIME_INPUT 04],
						[MTK_LCM_INPUT_TYPE_HEX_CURRENT_BACKLIGHT 01 51 ff],
					[MTK_LCM_PHASE_TYPE_HEX_END 01 MTK_LCM_PHASE_HEX_KERNEL],
					[MTK_LCM_TYPE_HEX_END];

				unprepare_table =
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 28],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 c8],
					[MTK_LCM_TYPE_HEX_END];

				set_display_on_table =
					[MTK_LCM_PHASE_TYPE_HEX_START 01],
						[MTK_LCM_PHASE_HEX_LK_DISPLAY_ON_DELAY],
					[MTK_LCM_UTIL_TYPE_HEX_TDELAY 01 78],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 29],
					[MTK_LCM_PHASE_TYPE_HEX_END 01],
						[MTK_LCM_PHASE_HEX_LK_DISPLAY_ON_DELAY],
					[MTK_LCM_TYPE_HEX_END];

				lcm_update_table;

				set_backlight_mask = <0xff>;
				set_backlight_cmdq_table =
					[MTK_LCM_CB_TYPE_HEX_RUNTIME_INPUT 03 01 51 ff],
					[MTK_LCM_TYPE_HEX_END];

				set_aod_light_mask = <0xff>;
				set_aod_light_table;

				ata_id_value_data;
				ata_check_table;

				compare_id_value_data = [00];
				compare_id_table = [MTK_LCM_UTIL_TYPE_HEX_RESET 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 0a],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 00],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 0a],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 0a],
					[MTK_LCM_LK_TYPE_HEX_PREPARE_PARAM_COUNT 01 01],
					[MTK_LCM_LK_TYPE_HEX_PREPARE_PARAM 05 00 00 01 37 00],
					[MTK_LCM_LK_TYPE_HEX_WRITE_PARAM 00],
					[MTK_LCM_CMD_TYPE_HEX_READ_BUFFER 03 00 01 da],
					[MTK_LCM_TYPE_HEX_END];

				doze_enable_start_table;

				doze_enable_table;

				doze_disable_table;

				doze_area_table;

				doze_post_disp_on_table;

				hbm_set_cmdq_switch_id;
				hbm_set_cmdq_switch_on;
				hbm_set_cmdq_switch_off;
				hbm_set_cmdq_table;

				/* fps switch cmd for high frame rate feature */
				lcm-ops-dsi-fps-switch-after-poweron {
					compatible =
						"mediatek,lcm-ops-dsi-fps-switch-after-poweron";
					fps-switch-0-1080-2400-120_table =
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 25],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 22],
						//[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 21],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 10],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_TYPE_HEX_END];

#if 0
					fps-switch-1-1080-2400-90_table =
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 25],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 20],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 10],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_TYPE_HEX_END];

					fps-switch-2-1080-2400-120_table =
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 25],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 22],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 10],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_TYPE_HEX_END];
#endif
				};

				lcm-ops-dsi-fps-switch-before-powerdown {
					compatible =
						"mediatek,lcm-ops-dsi-fps-switch-before-powerdown";
					fps-switch-0-1080-2400-120_table =
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 25],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 22],
						//[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 21],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 10],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_TYPE_HEX_END];
#if 0
					fps-switch-1-1080-2400-90_table =
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 25],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 20],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 10],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_TYPE_HEX_END];

					fps-switch-2-1080-2400-120_table =
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 25],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 18 22],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 ff 10],
						[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 fb 01],
						[MTK_LCM_TYPE_HEX_END];
#endif
				};
			};
		};
	};
};

