<html><body><samp><pre>
<!@TC:1710279449>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: ASTR-ETS-001

# Tue Mar 12 14:37:29 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1710279459> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1710279459> | Running in 64-bit mode 
@N: : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:16:7:16:21:@N::@XP_MSG">SpiMasterAPB3.vhd(16)</a><!@TM:1710279459> | Top entity is set to SpiMasterPorts.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1710279459> | Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1710279459> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Process completed successfully.
# Tue Mar 12 14:37:29 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1710279459> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1710279459> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_INPUTS\IO_INPUTS_0\IO_INPUTS_IO_INPUTS_0_IO.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_INPUTS\IO_INPUTS.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_OUTPUTS\IO_OUTPUTS_0\IO_OUTPUTS_IO_OUTPUTS_0_IO.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_OUTPUTS\IO_OUTPUTS.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_TXBuf\IO_TXBuf_0\IO_TXBuf_IO_TXBuf_0_IO.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_TXBuf\IO_TXBuf.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v:532:13:532:26:@W:CG100:@XP_MSG">Ux2FPGA_sb_MSS_syn.v(532)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)


Process completed successfully.
# Tue Mar 12 14:37:29 2024

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1710279459> | Running Verilog Compiler in System Verilog mode 

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_INPUTS\IO_INPUTS_0\IO_INPUTS_IO_INPUTS_0_IO.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_INPUTS\IO_INPUTS.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_OUTPUTS\IO_OUTPUTS_0\IO_OUTPUTS_IO_OUTPUTS_0_IO.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_OUTPUTS\IO_OUTPUTS.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_TXBuf\IO_TXBuf_0\IO_TXBuf_IO_TXBuf_0_IO.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\IO_TXBuf\IO_TXBuf.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v:532:13:532:26:@W:CG100:@XP_MSG">Ux2FPGA_sb_MSS_syn.v(532)</a><!@TM:1710279459> | User defined pragma syn_black_box detected</font>

@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v" (library work)
@I::"C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v" (library work)
Verilog syntax check successful!
File C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:156:7:156:11:@N:CG364:@XP_MSG">smartfusion2.v(156)</a><!@TM:1710279459> | Synthesizing module AND3 in library work.
Running optimization stage 1 on AND3 .......
Finished optimization stage 1 on AND3 (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:192:7:192:11:@N:CG364:@XP_MSG">smartfusion2.v(192)</a><!@TM:1710279459> | Synthesizing module AND4 in library work.
Running optimization stage 1 on AND4 .......
Finished optimization stage 1 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v:30:0:30:41:@N:CG364:@XP_MSG">Clock_gen.v(30)</a><!@TM:1710279459> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:14:0:14:40:@N:CG364:@XP_MSG">Tx_async.v(14)</a><!@TM:1710279459> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:605:0:605:6:@W:CG1340:@XP_MSG">Tx_async.v(605)</a><!@TM:1710279459> | Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:605:0:605:6:@W:CG1340:@XP_MSG">Tx_async.v(605)</a><!@TM:1710279459> | Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:870:0:870:9:@N:CG179:@XP_MSG">Tx_async.v(870)</a><!@TM:1710279459> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@W:CL190:@XP_MSG">Tx_async.v(301)</a><!@TM:1710279459> | Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@W:CL169:@XP_MSG">Tx_async.v(301)</a><!@TM:1710279459> | Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:14:0:14:40:@N:CG364:@XP_MSG">Rx_async.v(14)</a><!@TM:1710279459> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:750:0:750:8:@N:CG179:@XP_MSG">Rx_async.v(750)</a><!@TM:1710279459> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:857:0:857:9:@N:CG179:@XP_MSG">Rx_async.v(857)</a><!@TM:1710279459> | Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:14:0:14:40:@N:CG364:@XP_MSG">CoreUART.v(14)</a><!@TM:1710279459> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000010011
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1338:0:1338:8:@N:CG179:@XP_MSG">CoreUART.v(1338)</a><!@TM:1710279459> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:333:0:333:8:@W:CG133:@XP_MSG">CoreUART.v(333)</a><!@TM:1710279459> | Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1268:0:1268:6:@W:CL169:@XP_MSG">CoreUART.v(1268)</a><!@TM:1710279459> | Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1710279459> | Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1159:0:1159:6:@W:CL169:@XP_MSG">CoreUART.v(1159)</a><!@TM:1710279459> | Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:1106:0:1106:6:@W:CL169:@XP_MSG">CoreUART.v(1106)</a><!@TM:1710279459> | Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:984:0:984:6:@W:CL169:@XP_MSG">CoreUART.v(984)</a><!@TM:1710279459> | Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:936:0:936:6:@W:CL169:@XP_MSG">CoreUART.v(936)</a><!@TM:1710279459> | Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:936:0:936:6:@W:CL169:@XP_MSG">CoreUART.v(936)</a><!@TM:1710279459> | Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:888:0:888:6:@W:CL169:@XP_MSG">CoreUART.v(888)</a><!@TM:1710279459> | Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:888:0:888:6:@W:CL169:@XP_MSG">CoreUART.v(888)</a><!@TM:1710279459> | Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUART.v:405:0:405:6:@W:CL169:@XP_MSG">CoreUART.v(405)</a><!@TM:1710279459> | Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:14:0:14:43:@N:CG364:@XP_MSG">CoreUARTapb.v(14)</a><!@TM:1710279459> | Synthesizing module CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000010011
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:785:0:785:9:@N:CG179:@XP_MSG">CoreUARTapb.v(785)</a><!@TM:1710279459> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:868:0:868:9:@N:CG179:@XP_MSG">CoreUARTapb.v(868)</a><!@TM:1710279459> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:283:0:283:9:@W:CG133:@XP_MSG">CoreUARTapb.v(283)</a><!@TM:1710279459> | Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 .......
Finished optimization stage 1 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v:31:7:31:21:@N:CG364:@XP_MSG">CoreUARTapb_C0.v(31)</a><!@TM:1710279459> | Synthesizing module CoreUARTapb_C0 in library work.
Running optimization stage 1 on CoreUARTapb_C0 .......
Finished optimization stage 1 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:268:7:268:12:@N:CG364:@XP_MSG">smartfusion2.v(268)</a><!@TM:1710279459> | Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\IO_OUTPUTS\IO_OUTPUTS_0\IO_OUTPUTS_IO_OUTPUTS_0_IO.v:5:7:5:33:@N:CG364:@XP_MSG">IO_OUTPUTS_IO_OUTPUTS_0_IO.v(5)</a><!@TM:1710279459> | Synthesizing module IO_OUTPUTS_IO_OUTPUTS_0_IO in library work.
Running optimization stage 1 on IO_OUTPUTS_IO_OUTPUTS_0_IO .......
Finished optimization stage 1 on IO_OUTPUTS_IO_OUTPUTS_0_IO (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\IO_OUTPUTS\IO_OUTPUTS.v:27:7:27:17:@N:CG364:@XP_MSG">IO_OUTPUTS.v(27)</a><!@TM:1710279459> | Synthesizing module IO_OUTPUTS in library work.
Running optimization stage 1 on IO_OUTPUTS .......
Finished optimization stage 1 on IO_OUTPUTS (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:274:7:274:13:@N:CG364:@XP_MSG">smartfusion2.v(274)</a><!@TM:1710279459> | Synthesizing module OUTBUF in library work.
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\IO_INPUTS\IO_INPUTS_0\IO_INPUTS_IO_INPUTS_0_IO.v:5:7:5:31:@N:CG364:@XP_MSG">IO_INPUTS_IO_INPUTS_0_IO.v(5)</a><!@TM:1710279459> | Synthesizing module IO_INPUTS_IO_INPUTS_0_IO in library work.
Running optimization stage 1 on IO_INPUTS_IO_INPUTS_0_IO .......
Finished optimization stage 1 on IO_INPUTS_IO_INPUTS_0_IO (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\IO_INPUTS\IO_INPUTS.v:27:7:27:16:@N:CG364:@XP_MSG">IO_INPUTS.v(27)</a><!@TM:1710279459> | Synthesizing module IO_INPUTS in library work.
Running optimization stage 1 on IO_INPUTS .......
Finished optimization stage 1 on IO_INPUTS (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:280:7:280:14:@N:CG364:@XP_MSG">smartfusion2.v(280)</a><!@TM:1710279459> | Synthesizing module TRIBUFF in library work.
Running optimization stage 1 on TRIBUFF .......
Finished optimization stage 1 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\IO_TXBuf\IO_TXBuf_0\IO_TXBuf_IO_TXBuf_0_IO.v:5:7:5:29:@N:CG364:@XP_MSG">IO_TXBuf_IO_TXBuf_0_IO.v(5)</a><!@TM:1710279459> | Synthesizing module IO_TXBuf_IO_TXBuf_0_IO in library work.
Running optimization stage 1 on IO_TXBuf_IO_TXBuf_0_IO .......
Finished optimization stage 1 on IO_TXBuf_IO_TXBuf_0_IO (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\IO_TXBuf\IO_TXBuf.v:27:7:27:15:@N:CG364:@XP_MSG">IO_TXBuf.v(27)</a><!@TM:1710279459> | Synthesizing module IO_TXBuf in library work.
Running optimization stage 1 on IO_TXBuf .......
Finished optimization stage 1 on IO_TXBuf (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:168:7:168:10:@N:CG364:@XP_MSG">smartfusion2.v(168)</a><!@TM:1710279459> | Synthesizing module OR3 in library work.
Running optimization stage 1 on OR3 .......
Finished optimization stage 1 on OR3 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:204:7:204:10:@N:CG364:@XP_MSG">smartfusion2.v(204)</a><!@TM:1710279459> | Synthesizing module OR4 in library work.
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1710279459> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:376:7:376:10:@N:CG364:@XP_MSG">smartfusion2.v(376)</a><!@TM:1710279459> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:372:7:372:10:@N:CG364:@XP_MSG">smartfusion2.v(372)</a><!@TM:1710279459> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1710279459> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:729:7:729:10:@N:CG364:@XP_MSG">smartfusion2.v(729)</a><!@TM:1710279459> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\CCC_0\Ux2FPGA_sb_CCC_0_FCCC.v:5:7:5:28:@N:CG364:@XP_MSG">Ux2FPGA_sb_CCC_0_FCCC.v(5)</a><!@TM:1710279459> | Synthesizing module Ux2FPGA_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on Ux2FPGA_sb_CCC_0_FCCC .......
Finished optimization stage 1 on Ux2FPGA_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1710279459> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1710279459> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b1
	APBSLOT7ENABLE=1'b1
	APBSLOT8ENABLE=1'b1
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000001000000
	SL7=16'b0000000010000000
	SL8=16'b0000000100000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1710279459> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z2_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1710279459> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z3_layer0
Running optimization stage 1 on CoreResetP_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1613:4:1613:10:@W:CL169:@XP_MSG">coreresetp.v(1613)</a><!@TM:1710279459> | Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1710279459> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1710279459> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1710279459> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1710279459> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1710279459> | Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1710279459> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1710279459> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1710279459> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1710279459> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1710279459> | Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1710279459> | Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279459> | Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279459> | Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279459> | Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279459> | Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1710279459> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1710279459> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1710279459> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1710279459> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1710279459> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1710279459> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreResetP_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1710279459> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1710279459> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v:5:7:5:30:@N:CG364:@XP_MSG">Ux2FPGA_sb_FABOSC_0_OSC.v(5)</a><!@TM:1710279459> | Synthesizing module Ux2FPGA_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on Ux2FPGA_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v:15:7:15:25:@W:CL318:@XP_MSG">Ux2FPGA_sb_FABOSC_0_OSC.v(15)</a><!@TM:1710279459> | *Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">Ux2FPGA_sb_FABOSC_0_OSC.v(17)</a><!@TM:1710279459> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">Ux2FPGA_sb_FABOSC_0_OSC.v(18)</a><!@TM:1710279459> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">Ux2FPGA_sb_FABOSC_0_OSC.v(19)</a><!@TM:1710279459> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">Ux2FPGA_sb_FABOSC_0_OSC.v(20)</a><!@TM:1710279459> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on Ux2FPGA_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v:720:7:720:15:@N:CG364:@XP_MSG">smartfusion2.v(720)</a><!@TM:1710279459> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">Ux2FPGA_sb_MSS_syn.v(5)</a><!@TM:1710279459> | Synthesizing module MSS_025 in library work.
Running optimization stage 1 on MSS_025 .......
Finished optimization stage 1 on MSS_025 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb_MSS\Ux2FPGA_sb_MSS.v:9:7:9:21:@N:CG364:@XP_MSG">Ux2FPGA_sb_MSS.v(9)</a><!@TM:1710279459> | Synthesizing module Ux2FPGA_sb_MSS in library work.
Running optimization stage 1 on Ux2FPGA_sb_MSS .......
Finished optimization stage 1 on Ux2FPGA_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\Ux2FPGA_sb.v:9:7:9:17:@N:CG364:@XP_MSG">Ux2FPGA_sb.v(9)</a><!@TM:1710279459> | Synthesizing module Ux2FPGA_sb in library work.
Running optimization stage 1 on Ux2FPGA_sb .......
Finished optimization stage 1 on Ux2FPGA_sb (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v:9:7:9:14:@N:CG364:@XP_MSG">Ux2FPGA.v(9)</a><!@TM:1710279459> | Synthesizing module Ux2FPGA in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v:579:0:579:16:@N:CG794:@XP_MSG">Ux2FPGA.v(579)</a><!@TM:1710279459> | Using module SpiMasterPorts from library work
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA\Ux2FPGA.v:740:0:740:16:@N:CG794:@XP_MSG">Ux2FPGA.v(740)</a><!@TM:1710279459> | Using module SpiMasterPorts from library work
Running optimization stage 1 on Ux2FPGA .......
Finished optimization stage 1 on Ux2FPGA (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on Ux2FPGA .......
Finished optimization stage 2 on Ux2FPGA (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on Ux2FPGA_sb .......
Finished optimization stage 2 on Ux2FPGA_sb (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on Ux2FPGA_sb_MSS .......
Finished optimization stage 2 on Ux2FPGA_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on MSS_025 .......
Finished optimization stage 2 on MSS_025 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on Ux2FPGA_sb_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\Ux2FPGA_sb\FABOSC_0\Ux2FPGA_sb_FABOSC_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">Ux2FPGA_sb_FABOSC_0_OSC.v(14)</a><!@TM:1710279459> | Input XTL is unused.
Finished optimization stage 2 on Ux2FPGA_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
Running optimization stage 2 on CoreResetP_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279459> | Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279459> | Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279459> | Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279459> | Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1710279459> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1710279459> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1710279459> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1710279459> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1710279459> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1710279459> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1710279459> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1710279459> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1710279459> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1710279459> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1710279459> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1710279459> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1710279459> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1710279459> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1710279459> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1710279459> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1710279459> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1710279459> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1710279459> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1710279459> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1710279459> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1710279459> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1710279459> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:107:20:107:38:@N:CL159:@XP_MSG">coreresetp.v(107)</a><!@TM:1710279459> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:108:20:108:34:@N:CL159:@XP_MSG">coreresetp.v(108)</a><!@TM:1710279459> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:109:20:109:33:@N:CL159:@XP_MSG">coreresetp.v(109)</a><!@TM:1710279459> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:110:20:110:50:@N:CL159:@XP_MSG">coreresetp.v(110)</a><!@TM:1710279459> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:111:20:111:40:@N:CL159:@XP_MSG">coreresetp.v(111)</a><!@TM:1710279459> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:112:20:112:40:@N:CL159:@XP_MSG">coreresetp.v(112)</a><!@TM:1710279459> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:113:20:113:41:@N:CL159:@XP_MSG">coreresetp.v(113)</a><!@TM:1710279459> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:114:20:114:40:@N:CL159:@XP_MSG">coreresetp.v(114)</a><!@TM:1710279459> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:115:20:115:41:@N:CL159:@XP_MSG">coreresetp.v(115)</a><!@TM:1710279459> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:116:20:116:40:@N:CL159:@XP_MSG">coreresetp.v(116)</a><!@TM:1710279459> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:117:20:117:41:@N:CL159:@XP_MSG">coreresetp.v(117)</a><!@TM:1710279459> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:118:20:118:40:@N:CL159:@XP_MSG">coreresetp.v(118)</a><!@TM:1710279459> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:119:20:119:41:@N:CL159:@XP_MSG">coreresetp.v(119)</a><!@TM:1710279459> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:123:20:123:43:@N:CL159:@XP_MSG">coreresetp.v(123)</a><!@TM:1710279459> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v:124:20:124:43:@N:CL159:@XP_MSG">coreresetp.v(124)</a><!@TM:1710279459> | Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on CoreAPB3_Z2_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1710279459> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1710279459> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1710279459> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1710279459> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1710279459> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1710279459> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1710279459> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1710279459> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1710279459> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1710279459> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1710279459> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1710279459> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1710279459> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1710279459> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1710279459> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1710279459> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1710279459> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1710279459> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1710279459> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1710279459> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1710279459> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1710279459> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1710279459> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1710279459> | Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on Ux2FPGA_sb_CCC_0_FCCC .......
Finished optimization stage 2 on Ux2FPGA_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on OR3 .......
Finished optimization stage 2 on OR3 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on IO_TXBuf .......
Finished optimization stage 2 on IO_TXBuf (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on IO_TXBuf_IO_TXBuf_0_IO .......
Finished optimization stage 2 on IO_TXBuf_IO_TXBuf_0_IO (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on TRIBUFF .......
Finished optimization stage 2 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on IO_INPUTS .......
Finished optimization stage 2 on IO_INPUTS (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on IO_INPUTS_IO_INPUTS_0_IO .......
Finished optimization stage 2 on IO_INPUTS_IO_INPUTS_0_IO (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on IO_OUTPUTS .......
Finished optimization stage 2 on IO_OUTPUTS (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on IO_OUTPUTS_IO_OUTPUTS_0_IO .......
Finished optimization stage 2 on IO_OUTPUTS_IO_OUTPUTS_0_IO (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on CoreUARTapb_C0 .......
Finished optimization stage 2 on CoreUARTapb_C0 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:126:0:126:5:@W:CL246:@XP_MSG">CoreUARTapb.v(126)</a><!@TM:1710279459> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v:283:0:283:9:@A:CL153:@XP_MSG">CoreUARTapb.v(283)</a><!@TM:1710279459> | *Unassigned bits of CUARTI1OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s .......
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_0s_0s_0s_19s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:1613:0:1613:6:@W:CL177:@XP_MSG">Rx_async.v(1613)</a><!@TM:1710279459> | Sharing sequential element CUARTIO0 and merging CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Rx_async.v:871:0:871:6:@N:CL201:@XP_MSG">Rx_async.v(871)</a><!@TM:1710279459> | Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 103MB peak: 103MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:301:0:301:6:@N:CL201:@XP_MSG">Tx_async.v(301)</a><!@TM:1710279459> | Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:81:0:81:8:@N:CL159:@XP_MSG">Tx_async.v(81)</a><!@TM:1710279459> | Input CUARTI1I is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:84:0:84:8:@N:CL159:@XP_MSG">Tx_async.v(84)</a><!@TM:1710279459> | Input CUARTlO1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Tx_async.v:87:0:87:8:@N:CL159:@XP_MSG">Tx_async.v(87)</a><!@TM:1710279459> | Input CUARTOI1 is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v:75:0:75:17:@N:CL159:@XP_MSG">Clock_gen.v(75)</a><!@TM:1710279459> | Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on AND4 .......
Finished optimization stage 2 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)
Running optimization stage 2 on AND3 .......
Finished optimization stage 2 on AND3 (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 103MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 100MB peak: 103MB)


Process completed successfully.
# Tue Mar 12 14:37:38 2024

###########################################################]
###########################################################[
@N: : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:16:7:16:21:@N::@XP_MSG">SpiMasterAPB3.vhd(16)</a><!@TM:1710279459> | Top entity is set to SpiMasterPorts.

File Dependency file is up to date.  It will not be rewritten.

@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1710279459> | Using the VHDL 2008 Standard for file 'C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vhd2008\std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1710279459> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: : <!@TM:1710279459> | Setting default value for generic clock_divider to 1000; 
@N: : <!@TM:1710279459> | Setting default value for generic byte_width to 3; 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:16:7:16:21:@N:CD630:@XP_MSG">SpiMasterAPB3.vhd(16)</a><!@TM:1710279459> | Synthesizing work.spimasterports.spimaster.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:103:2:103:9:@W:CG296:@XP_MSG">SpiMasterAPB3.vhd(103)</a><!@TM:1710279459> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:109:19:109:23:@W:CG290:@XP_MSG">SpiMasterAPB3.vhd(109)</a><!@TM:1710279459> | Referenced variable cpol is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:74:15:74:28:@W:CD638:@XP_MSG">SpiMasterAPB3.vhd(74)</a><!@TM:1710279459> | Signal ambabusdata_i is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:83:15:83:19:@W:CD638:@XP_MSG">SpiMasterAPB3.vhd(83)</a><!@TM:1710279459> | Signal cpol is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:84:15:84:19:@W:CD638:@XP_MSG">SpiMasterAPB3.vhd(84)</a><!@TM:1710279459> | Signal cpha is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:106:4:106:6:@A:CL282:@XP_MSG">SpiMasterAPB3.vhd(106)</a><!@TM:1710279459> | Feedback mux created for signal DacNum_i[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 95MB)
Running optimization stage 2 on work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:51:10:51:21:@W:CL246:@XP_MSG">SpiMasterAPB3.vhd(51)</a><!@TM:1710279459> | Input port bits 31 to 30 of ambabusdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:51:10:51:21:@W:CL246:@XP_MSG">SpiMasterAPB3.vhd(51)</a><!@TM:1710279459> | Input port bits 27 to 24 of ambabusdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\MicroSemiProj\DMCI_Ux2\hdl\SpiMasterAPB3.vhd:40:10:40:17:@N:CL159:@XP_MSG">SpiMasterAPB3.vhd(40)</a><!@TM:1710279459> | Input Presern is unused.
Finished optimization stage 2 on work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 97MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\layer1.duruntime:@XP_FILE">layer1.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 97MB)


Process completed successfully.
# Tue Mar 12 14:37:38 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1710279459> | Running in 64-bit mode 
File C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\layer0.srs changed - recompiling
File C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\Ux2FPGA_comp.linkerlog:@XP_FILE">Ux2FPGA_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 14:37:39 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\Ux2FPGA_comp.rt.csv:@XP_FILE">Ux2FPGA_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 24MB peak: 25MB)

Process took 0h:00m:10s realtime, 0h:00m:09s cputime

Process completed successfully.
# Tue Mar 12 14:37:39 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1710279449>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=compilerReport13></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @</a>

@N: : <!@TM:1710279460> | Running in 64-bit mode 
File C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\Ux2FPGA_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 12 14:37:40 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1710279449>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1710279449>
# Tue Mar 12 14:37:40 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=mapperReport30></a>Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 138MB)

Reading constraint file: C:\MicroSemiProj\DMCI_Ux2\designer\Ux2FPGA\synthesis.fdc
Linked File:  <a href="C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA_scck.rpt:@XP_FILE">Ux2FPGA_scck.rpt</a>
See clock summary report "C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1710279462> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1710279462> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1710279462> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1710279462> | Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@W:FX1172:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279462> | User-specified initial value defined for instance SpiMasterPorts_0.DacNum_i[1:0] is being ignored due to limitations in architecture. </font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 180MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(17)</a><!@TM:1710279462> | Tristate driver RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(18)</a><!@TM:1710279462> | Tristate driver RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:15:7:15:25:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(15)</a><!@TM:1710279462> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(19)</a><!@TM:1710279462> | Tristate driver XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(20)</a><!@TM:1710279462> | Tristate driver XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1710279462> | Sequential instance Ux2FPGA_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 180MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 180MB peak: 181MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:1613:0:1613:6:@N:BN362:@XP_MSG">rx_async.v(1613)</a><!@TM:1710279462> | Removing sequential instance CUARTI0I (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:1613:0:1613:6:@N:BN362:@XP_MSG">rx_async.v(1613)</a><!@TM:1710279462> | Removing sequential instance CUARTI1l (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1710279462> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1710279462> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1710279462> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1710279462> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1710279462> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1710279462> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1710279462> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1710279462> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1710279462> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1710279462> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1710279462> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1710279462> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1710279462> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1710279462> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1710279462> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1710279462> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1710279462> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1710279462> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1710279462> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1710279462> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1710279462> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1710279462> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1710279462> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1710279462> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z3_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1710279462> | Applying syn_allowed_resources blockrams=31 on top level netlist Ux2FPGA  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 182MB peak: 182MB)

<font color=#A52A2A>@W:<a href="@W:MT688:@XP_HELP">MT688</a> : <a href="c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc:9:0:9:1:@W:MT688:@XP_MSG">synthesis.fdc(9)</a><!@TM:1710279462> | No path from master pin (-source) to source of clock Ux2FPGA_sb_0/CCC_0/GL0 due to black box Ux2FPGA_sb_0.CCC_0.CCC_INST </font>


<a name=mapperReport31></a>Clock Summary</a>
******************

          Start                                             Requested     Requested     Clock                     Clock                Clock
Level     Clock                                             Frequency     Period        Type                      Group                Load 
--------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLK0                                              51.0 MHz      19.608        declared                  default_clkgroup     0    
1 .         Ux2FPGA_sb_0/CCC_0/GL0                          102.0 MHz     9.804         generated (from CLK0)     default_clkgroup     745  
                                                                                                                                            
0 -       Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                  default_clkgroup     15   
============================================================================================================================================



Clock Load Summary
***********************

                                                  Clock     Source                                                            Clock Pin                                          Non-clock Pin     Non-clock Pin                                                   
Clock                                             Load      Pin                                                               Seq Example                                        Seq Example       Comb Example                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0                                              0         CLK0(port)                                                        -                                                  -                 -                                                               
Ux2FPGA_sb_0/CCC_0/GL0                            745       Ux2FPGA_sb_0.CCC_0.CCC_INST.GL0(CCC)                              SpiMasterPorts_0.nCsLatched.C                      -                 Ux2FPGA_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                   
Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        Ux2FPGA_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     Ux2FPGA_sb_0.CORERESETP_0.release_sdif0_core.C     -                 Ux2FPGA_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
===================================================================================================================================================================================================================================================================

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1710279462> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1710279462> | Writing default property annotation file C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 182MB peak: 183MB)

Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000
   00000000000000000000000000000001 -> 001
   00000000000000000000000000000010 -> 010
   00000000000000000000000000000011 -> 011
   00000000000000000000000000000100 -> 100
   00000000000000000000000000000101 -> 101
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1710279462> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z3_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 184MB peak: 184MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1710279462> | Found issues with constraints. Please check constraint checker report "C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 185MB peak: 185MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 94MB peak: 186MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 12 14:37:42 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1710279449>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1710279449>
# Tue Mar 12 14:37:42 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: ASTR-ETS-001

Implementation : synthesis
<a name=mapperReport48></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 125MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1710279467> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1710279467> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1710279467> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:20:7:20:17:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(20)</a><!@TM:1710279467> | Tristate driver XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:19:7:19:17:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(19)</a><!@TM:1710279467> | Tristate driver XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:18:7:18:21:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(18)</a><!@TM:1710279467> | Tristate driver RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:17:7:17:21:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(17)</a><!@TM:1710279467> | Tristate driver RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\fabosc_0\ux2fpga_sb_fabosc_0_osc.v:15:7:15:25:@N:MO111:@XP_MSG">ux2fpga_sb_fabosc_0_osc.v(15)</a><!@TM:1710279467> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Ux2FPGA_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1710279467> | Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1710279467> | Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1710279467> | Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\dmci_ux2\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v:929:4:929:10:@W:BN132:@XP_MSG">coreresetp.v(929)</a><!@TM:1710279467> | Removing sequential instance Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Ux2FPGA_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\ux2fpga_sb.v:755:9:755:21:@W:BN114:@XP_MSG">ux2fpga_sb.v(755)</a><!@TM:1710279467> | Removing instance Ux2FPGA_sb_0.SYSRESET_POR (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\ux2fpga_sb.v:671:0:671:12:@N:BN115:@XP_MSG">ux2fpga_sb.v(671)</a><!@TM:1710279467> | Removing instance Ux2FPGA_sb_0.CORERESETP_0 (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance Mosi_i (in view: work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster)) of type view:PrimLib.dffrse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance DacNum_i[1:0] (in view: work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance nCs[3:0] (in view: work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance DataToMosi_i[23:0] (in view: work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\clock_gen.v:1011:0:1011:6:@N:MO231:@XP_MSG">clock_gen.v(1011)</a><!@TM:1710279467> | Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
Encoding state machine CUARTlI0l[5:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000
   00000000000000000000000000000001 -> 001
   00000000000000000000000000000010 -> 010
   00000000000000000000000000000011 -> 011
   00000000000000000000000000000100 -> 100
   00000000000000000000000000000101 -> 101
Encoding state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:871:0:871:6:@N:MO225:@XP_MSG">rx_async.v(871)</a><!@TM:1710279467> | There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core_obfuscated\rx_async.v:754:0:754:6:@W:BN132:@XP_MSG">rx_async.v(754)</a><!@TM:1710279467> | Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.CUARTlOlI.CUARTO01.CUARTIOll[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:MO231:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Found counter in view:work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH_7(spimaster) instance ClkDiv[8:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:MO231:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Found counter in view:work.work_spimasterports_spimaster_1000_3_1_CLOCK_DIVIDERBYTE_WIDTH(spimaster) instance ClkDiv[8:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 181MB peak: 181MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 188MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 195MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_1.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_1.nCs[1] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_1.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_1.nCs[2] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_2.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_2.nCs[1] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_2.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_2.nCs[2] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_5.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_5.nCs[1] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_5.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_5.nCs[2] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_6.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_6.nCs[1] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_6.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_6.nCs[2] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_0.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_0.nCs[2] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_0.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_0.nCs[1] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_3.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_3.nCs[2] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_3.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_3.nCs[1] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_4.nCs[2] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_4.nCs[2] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_4.nCs[1] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_4.nCs[1] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_1.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_1.nCs[3] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_2.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_2.nCs[3] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_5.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_5.nCs[3] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_6.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_6.nCs[3] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_0.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_0.nCs[3] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_3.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_3.nCs[3] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@N:BN362:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Removing sequential instance SpiMasterPorts_4.nCs[3] (in view: work.Ux2FPGA(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\microsemiproj\dmci_ux2\hdl\spimasterapb3.vhd:106:4:106:6:@A:BN291:@XP_MSG">spimasterapb3.vhd(106)</a><!@TM:1710279467> | Boundary register SpiMasterPorts_4.nCs[3] (in view: work.Ux2FPGA(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 195MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 195MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 195MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 189MB peak: 195MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 215MB peak: 215MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -0.11ns		1133 /       651
   2		0h:00m:02s		     0.12ns		1080 /       651
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1710279467> | Promoting Net GPIO_1_M2F_arst on CLKINT  I_743  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 215MB peak: 216MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 215MB peak: 216MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 215MB peak: 216MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 215MB peak: 216MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 180MB peak: 216MB)

Writing Analyst data base C:\MicroSemiProj\DMCI_Ux2\synthesis\synwork\Ux2FPGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 213MB peak: 216MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1710279467> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1710279467> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 214MB peak: 216MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 214MB peak: 216MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 212MB peak: 216MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\microsemiproj\dmci_ux2\component\work\ux2fpga_sb\ccc_0\ux2fpga_sb_ccc_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">ux2fpga_sb_ccc_0_fccc.v(20)</a><!@TM:1710279467> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1710279467> | Found clock CLK0 with period 19.61ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1710279467> | Found clock Ux2FPGA_sb_0/CCC_0/GL0 with period 9.80ns  


<a name=timingReport49></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Tue Mar 12 14:37:47 2024
#


Top view:               Ux2FPGA
Requested Frequency:    51.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\MicroSemiProj\DMCI_Ux2\designer\Ux2FPGA\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1710279467> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1710279467> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary50></a>Performance Summary</a>
*******************


Worst slack in design: 1.149

                           Requested     Estimated     Requested     Estimated               Clock                     Clock           
Starting Clock             Frequency     Frequency     Period        Period        Slack     Type                      Group           
---------------------------------------------------------------------------------------------------------------------------------------
CLK0                       51.0 MHz      NA            19.608        NA            NA        declared                  default_clkgroup
Ux2FPGA_sb_0/CCC_0/GL0     102.0 MHz     115.5 MHz     9.804         8.655         1.149     generated (from CLK0)     default_clkgroup
System                     100.0 MHz     330.2 MHz     10.000        3.029         6.971     system                    system_clkgroup 
=======================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform
<font color=#A52A2A>@W:<a href="@W:MT548:@XP_HELP">MT548</a> : <a href="c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc:8:0:8:1:@W:MT548:@XP_MSG">synthesis.fdc(8)</a><!@TM:1710279467> | Source for clock Ux2FPGA_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT not found in netlist.</font>





<a name=clockRelationships51></a>Clock Relationships</a>
*******************

Clocks                                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------
System                  Ux2FPGA_sb_0/CCC_0/GL0  |  9.804       6.971  |  No paths    -      |  No paths    -      |  No paths    -    
Ux2FPGA_sb_0/CCC_0/GL0  System                  |  9.804       4.605  |  No paths    -      |  9.804       4.610  |  No paths    -    
Ux2FPGA_sb_0/CCC_0/GL0  Ux2FPGA_sb_0/CCC_0/GL0  |  9.804       1.149  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo52></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport53></a>Detailed Report for Clock: Ux2FPGA_sb_0/CCC_0/GL0</a>
====================================



<a name=startingSlack54></a>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                                                          Arrival          
Instance                                         Reference                  Type        Pin                        Net                                             Time        Slack
                                                 Clock                                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[15]             Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[15]             2.752       1.149
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_SEL                  Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     2.803       1.154
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     I2C1_SCL_MGPIO1A_H2F_B     GPIO_1_M2F                                      2.929       1.734
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[12]             Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[12]             2.723       1.858
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[13]             Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[13]             2.758       1.920
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[14]             Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[14]             2.729       1.925
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_WRITE                popfeedthru_unused                              3.090       3.445
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[3]              Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[3]              2.747       3.698
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ADDR[2]              Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[2]              2.777       3.754
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_ENABLE               popfeedthru_unused_8                            2.890       3.805
====================================================================================================================================================================================


<a name=endingSlack55></a>Ending Points with Worst Slack</a>
******************************

                                                 Starting                                                                                                        Required          
Instance                                         Reference                  Type        Pin                 Net                                                  Time         Slack
                                                 Clock                                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_READY         PREADY_0_iv_i                                        8.478        1.149
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[1]      Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]      9.426        1.415
SpiMasterPorts_2.DacNum_i[0]                     Ux2FPGA_sb_0/CCC_0/GL0     SLE         EN                  DacNum_i_0_sqmuxa                                    9.510        1.452
SpiMasterPorts_1.DacNum_i[0]                     Ux2FPGA_sb_0/CCC_0/GL0     SLE         EN                  DacNum_i_0_sqmuxa                                    9.510        1.452
SpiMasterPorts_2.DacNum_i[1]                     Ux2FPGA_sb_0/CCC_0/GL0     SLE         EN                  DacNum_i_0_sqmuxa                                    9.510        1.452
SpiMasterPorts_1.DacNum_i[1]                     Ux2FPGA_sb_0/CCC_0/GL0     SLE         EN                  DacNum_i_0_sqmuxa                                    9.510        1.452
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[12]     Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12]     9.360        1.457
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[6]      Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6]      9.481        1.470
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[4]      Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4]      9.484        1.473
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     Ux2FPGA_sb_0/CCC_0/GL0     MSS_025     F_HM0_RDATA[0]      Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0]      9.500        1.489
===================================================================================================================================================================================



<a name=worstPaths56></a>Worst Path Information</a>
<a href="C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.srr:srsfC:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.srs:fp:125774:127874:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            1.326
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.478

    - Propagation time:                      7.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.149

    Number of logic level(s):                4
    Starting point:                          Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE
    The end   point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE

Instance / Net                                                                 Pin                Pin               Arrival     No. of    
Name                                                               Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                       MSS_025     F_HM0_ADDR[15]     Out     2.752     2.752 f     -         
Ux2FPGA_sb_0_AMBA_SLAVE_0_PADDR[15]                                Net         -                  -       0.708     -           4         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS_i_o2_0[0]                           CFG2        B                  In      -         3.460 f     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS_i_o2_0[0]                           CFG2        Y                  Out     0.143     3.603 f     -         
N_58                                                               Net         -                  -       0.744     -           5         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS_i[7]                                CFG4        D                  In      -         4.347 f     -         
Ux2FPGA_sb_0.CoreAPB3_0.iPSELS_i[7]                                CFG4        Y                  Out     0.250     4.597 f     -         
N_32                                                               Net         -                  -       1.072     -           26        
Ux2FPGA_sb_0.CoreAPB3_0.u_mux_p_to_b3.PREADY_0_iv_1_0              CFG4        D                  In      -         5.669 f     -         
Ux2FPGA_sb_0.CoreAPB3_0.u_mux_p_to_b3.PREADY_0_iv_1_0              CFG4        Y                  Out     0.276     5.945 r     -         
PREADY_0_iv_1_0                                                    Net         -                  -       0.216     -           1         
Ux2FPGA_sb_0.CoreAPB3_0.u_mux_p_to_b3.PREADY_0_iv_1_0_RNIQBLU1     CFG4        C                  In      -         6.161 r     -         
Ux2FPGA_sb_0.CoreAPB3_0.u_mux_p_to_b3.PREADY_0_iv_1_0_RNIQBLU1     CFG4        Y                  Out     0.196     6.357 f     -         
PREADY_0_iv_i                                                      Net         -                  -       0.971     -           1         
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                       MSS_025     F_HM0_READY        In      -         7.329 f     -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 8.655 is 4.943(57.1%) logic and 3.712(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport57></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack58></a>Starting Points with Worst Slack</a>
********************************

                                  Starting                                          Arrival          
Instance                          Reference     Type     Pin     Net                Time        Slack
                                  Clock                                                              
-----------------------------------------------------------------------------------------------------
SpiMasterPorts_7.un1_rst_2_rs     System        SLE      Q       un1_rst_2_rs       0.094       6.971
SpiMasterPorts_3.un1_rst_2_rs     System        SLE      Q       un1_rst_2_rs_3     0.094       7.187
SpiMasterPorts_4.un1_rst_2_rs     System        SLE      Q       un1_rst_2_rs_2     0.094       7.254
SpiMasterPorts_6.un1_rst_2_rs     System        SLE      Q       un1_rst_2_rs_0     0.094       7.255
SpiMasterPorts_1.un1_rst_2_rs     System        SLE      Q       un1_rst_2_rs_5     0.094       7.255
SpiMasterPorts_2.un1_rst_2_rs     System        SLE      Q       un1_rst_2_rs_4     0.094       7.322
SpiMasterPorts_5.un1_rst_2_rs     System        SLE      Q       un1_rst_2_rs_1     0.094       7.364
SpiMasterPorts_0.un1_rst_3_rs     System        SLE      Q       un1_rst_3_rs_5     0.076       7.367
SpiMasterPorts_5.un1_rst_3_rs     System        SLE      Q       un1_rst_3_rs_0     0.076       7.391
SpiMasterPorts_0.un1_rst_2_rs     System        SLE      Q       un1_rst_2_rs_6     0.094       7.406
=====================================================================================================


<a name=endingSlack59></a>Ending Points with Worst Slack</a>
******************************

                                                 Starting                                                                                           Required          
Instance                                         Reference     Type        Pin                 Net                                                  Time         Slack
                                                 Clock                                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST     System        MSS_025     F_HM0_RDATA[23]     Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23]     9.437        6.971
SpiMasterPorts_0.Mosi_i                          System        SLE         D                   Mosi_i_8                                             9.582        7.367
SpiMasterPorts_5.Mosi_i                          System        SLE         D                   Mosi_i_8                                             9.582        7.391
SpiMasterPorts_2.Mosi_i                          System        SLE         D                   Mosi_i_8                                             9.582        7.456
SpiMasterPorts_1.Mosi_i                          System        SLE         D                   Mosi_i_8                                             9.582        7.498
SpiMasterPorts_3.Mosi_i                          System        SLE         D                   Mosi_i_8                                             9.582        7.498
SpiMasterPorts_4.Mosi_i                          System        SLE         D                   Mosi_i_8                                             9.582        7.498
SpiMasterPorts_6.Mosi_i                          System        SLE         D                   Mosi_i_8                                             9.582        7.498
SpiMasterPorts_7.DataFromMiso_1[23]              System        SLE         D                   DataFromMiso_1_ldmx[23]                              9.582        8.262
======================================================================================================================================================================



<a name=worstPaths60></a>Worst Path Information</a>
<a href="C:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.srr:srsfC:\MicroSemiProj\DMCI_Ux2\synthesis\Ux2FPGA.srs:fp:133778:135386:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            0.367
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.437

    - Propagation time:                      2.466
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.971

    Number of logic level(s):                3
    Starting point:                          SpiMasterPorts_7.un1_rst_2_rs / Q
    Ending point:                            Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[23]
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            Ux2FPGA_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE

Instance / Net                                                          Pin                 Pin               Arrival     No. of    
Name                                                        Type        Name                Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
SpiMasterPorts_7.un1_rst_2_rs                               SLE         Q                   Out     0.094     0.094 f     -         
un1_rst_2_rs                                                Net         -                   -       0.216     -           1         
SpiMasterPorts_7.DataFromMiso_1_RNI7N7G[23]                 CFG3        B                   In      -         0.310 f     -         
SpiMasterPorts_7.DataFromMiso_1_RNI7N7G[23]                 CFG3        Y                   Out     0.143     0.453 f     -         
Ux2FPGA_sb_0_AMBA_SLAVE_0_8_PRDATA[23]                      Net         -                   -       0.432     -           2         
Ux2FPGA_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_0[23]     CFG4        D                   In      -         0.885 f     -         
Ux2FPGA_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv_0[23]     CFG4        Y                   Out     0.250     1.135 f     -         
PRDATA_0_iv_0[23]                                           Net         -                   -       0.216     -           1         
Ux2FPGA_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[23]       CFG4        B                   In      -         1.351 f     -         
Ux2FPGA_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_iv[23]       CFG4        Y                   Out     0.143     1.494 f     -         
Ux2FPGA_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23]            Net         -                   -       0.971     -           1         
Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST                MSS_025     F_HM0_RDATA[23]     In      -         2.466 f     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 2.833 is 0.997(35.2%) logic and 1.836(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc:10:0:10:1:@W:MT447:@XP_MSG">synthesis.fdc(10)</a><!@TM:1710279467> | Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.ddr_settled Ux2FPGA_sb_0.CORERESETP_0.count_ddr_enable Ux2FPGA_sb_0.CORERESETP_0.release_sdif*_core Ux2FPGA_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc:11:0:11:1:@W:MT447:@XP_MSG">synthesis.fdc(11)</a><!@TM:1710279467> | Timing constraint (from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sm0_areset_n_rcosc Ux2FPGA_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc:12:0:12:1:@W:MT447:@XP_MSG">synthesis.fdc(12)</a><!@TM:1710279467> | Timing constraint (from [get_cells { Ux2FPGA_sb_0.CORERESETP_0.MSS_HPMS_READY_int Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { Ux2FPGA_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc:13:0:13:1:@W:MT447:@XP_MSG">synthesis.fdc(13)</a><!@TM:1710279467> | Timing constraint (through [get_nets { Ux2FPGA_sb_0.CORERESETP_0.CONFIG1_DONE Ux2FPGA_sb_0.CORERESETP_0.CONFIG2_DONE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PERST_N Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PSEL Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PWRITE Ux2FPGA_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Ux2FPGA_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Ux2FPGA_sb_0.CORERESETP_0.SOFT_RESET_F2M Ux2FPGA_sb_0.CORERESETP_0.SOFT_M3_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Ux2FPGA_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc:14:0:14:1:@W:MT447:@XP_MSG">synthesis.fdc(14)</a><!@TM:1710279467> | Timing constraint (through [get_pins { Ux2FPGA_sb_0.Ux2FPGA_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="c:\microsemiproj\dmci_ux2\designer\ux2fpga\synthesis.fdc:15:0:15:1:@W:MT447:@XP_MSG">synthesis.fdc(15)</a><!@TM:1710279467> | Timing constraint (through [get_pins { Ux2FPGA_sb_0.SYSRESET_POR.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 213MB peak: 216MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 213MB peak: 216MB)

---------------------------------------
<a name=resourceUsage61></a>Resource Usage Report for Ux2FPGA </a>

Mapping to part: m2s025vf400-1
Cell usage:
AND3            1 use
AND4            1 use
CCC             1 use
CLKINT          2 uses
MSS_025         1 use
OR3             1 use
OR4             2 uses
CFG1           22 uses
CFG2           149 uses
CFG3           208 uses
CFG4           578 uses

Carry cells:
ARI1            94 uses - used for arithmetic functions
ARI1            68 uses - used for Wide-Mux implementation
Total ARI1      162 uses


Sequential Cells: 
SLE            681 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 49
I/O primitives: 48
INBUF          19 uses
OUTBUF         28 uses
TRIBUFF        1 use


Global Clock Buffers: 2

Total LUTs:    1119

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  681 + 0 + 0 + 0 = 681;
Total number of LUTs after P&R:  1119 + 0 + 0 + 0 = 1119;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 72MB peak: 216MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Mar 12 14:37:47 2024

###########################################################]

</pre></samp></body></html>
