<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>About VHDL Coding</title><link rel="Prev" href="LSE_coding_tips.htm" title="Previous" /><link rel="Next" href="About_Inferring_Memory.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/srceditor.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="psvZIU4vkz2yFU86ZR5ZaVw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/About_VHDL_Packages.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1095312">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="hdl_design_entry.htm#1095312">HDL Design Entry</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="LSE_coding_tips.htm#1095312">Coding Tips for Lattice Synthesis Engine (LSE)</a> &gt; About VHDL Coding</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1095312" class="Heading3"><span></span>About VHDL Coding</h4><p id="ww1095316" class="BodyAfterHead"><span></span>LSE tends to apply the VHDL specification strictly, sometimes more strictly than other synthesis tools. Following are some coding practices that can cause problems with LSE:</p><h5 id="ww1095313" class="HeadingRunIn"><span></span>ieee.std_logic_signed or unsigned</h5><p id="ww1095300" class="BodyAfterHead"><span></span>When preparing VHDL code for LSE, you can include either:</p><p id="ww1093310" class="Body"><span></span>USE ieee.std_logic_signed.ALL;</p><p id="ww1093311" class="Body"><span></span>or:</p><p id="ww1093312" class="Body"><span></span>USE ieee.std_logic_unsigned.ALL;</p><p id="ww1093313" class="Body"><span></span>DO NOT include both statements. Code with both signed and unsigned packages could fail to synthesize because operators would have multiple definitions. Some synthesis tools may allow this but LSE does not.</p><h5 id="ww1095296" class="HeadingRunIn"><span></span>Strict Variable Typing</h5><p id="ww1095258" class="Body"><span></span>LSE is stricter about variable type requirements than some other synthesis tools. A std_logic_vector signal cannot be assigned to a std_logic signal and an unsigned type cannot be assigned to a std_logic_vector signal. For example:</p><pre id="ww1095282" class="Code">din : in  unsigned (data_width - 1 downto 0);</pre><pre id="ww1095283" class="Code">dout : out std_logic_vector (data_width - 1 downto 0));</pre><pre id="ww1095284" class="Code">...</pre><pre id="ww1095279" class="Code">dout &lt;= din; -- Illegal, mismatched assignment.</pre><pre id="ww1102607" class="Code">&nbsp;</pre><p id="ww1095272" class="Body"><span></span>Such mismatched assignments generate errors that stop synthesis.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>