$date
	Wed Jan 11 19:49:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 1 ! dout $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module dip $end
$var wire 1 " clock $end
$var wire 1 # din $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 1 ! dout $end
$var reg 1 & r_in $end
$var reg 1 ' r_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#10000
1"
#20000
1&
1#
1$
0%
0"
#30000
1!
1'
1"
#40000
0&
0#
0"
#50000
0!
0'
1"
#60000
0"
