- 👋 Hi, I’m Aatib
- 👀 I’m interested in Design Verification, RTL Design Engineer, Physical Design, VLSI Architecture, etc.
- 🌱 I’m currently learning SystemVerilog, Verilog, Python, C++, etc.
- 💞️ I’m looking to collaborate AI-ML Architectures, System Design, Verification - testing, etc
- 📫 My Email Id: aatib123@gmail.com
- 😄 Pronouns: Mr Aatib
<!--- - ⚡ Fun fact: ...

<!---
Aatib-cpu/Aatib-cpu is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
