# AXI-Based Embedded SoC with Streaming Data Path and Peripheral Subsystem

## ğŸ“Œ Project Overview

This project is a **complete SystemVerilog RTL implementation of an AXI-based Embedded System-on-Chip (SoC)**.
It integrates **AXI4, AXI-Lite, AXI-Stream, and APB protocols** in a clean, modular, and industry-aligned architecture.

The goal of this project is to demonstrate **real-world SoC design skills**, including:

* Multi-bus integration
* Control and data plane separation
* Streaming data pipelines
* Peripheral subsystem design
* Protocol-correct RTL implementation

This is a **non-dummy, resume-ready project** suitable for **RTL Design / SoC / VLSI internships**.

---

## ğŸ§  Key Features

* Fully synthesizable **SystemVerilog RTL**
* Modular IP-based architecture
* AMBA protocolâ€“compliant design
* Clean hierarchy and scalability
* Control path + data path separation
* Ready/Valid handshaking throughout
* Industry-style RTL folder organization

---

## ğŸ—ï¸ SoC Architecture (High-Level)

### Subsystems

* **AXI-Lite Control Subsystem**

  * Register access and configuration
  * AXI-Lite master controller
  * AXI-Lite interconnect

* **APB Peripheral Subsystem**

  * AXI-Lite to APB bridge
  * UART, SPI, GPIO, Timer peripherals

* **AXI-Stream Data Path**

  * Stream data source
  * FIFO buffering
  * Stream processor

* **AXI4 Memory Interface**

  * Stream-to-AXI4 bridge
  * AXI4 memory-mapped slave

---

## ğŸ“‚ RTL Directory Structure (Actual Implementation)

```text
rtl/
â”œâ”€â”€ top/
â”‚   â””â”€â”€ soc_top.sv
â”‚
â”œâ”€â”€ common/
â”‚   â”œâ”€â”€ bus_interfaces.sv
â”‚   â””â”€â”€ params_pkg.sv
â”‚
â”œâ”€â”€ axi_lite/
â”‚   â”œâ”€â”€ axi_lite_master_ctrl.sv
â”‚   â””â”€â”€ axi_lite_interconnect.sv
â”‚
â”œâ”€â”€ apb/
â”‚   â”œâ”€â”€ axi_lite_to_apb_bridge.sv
â”‚   â”œâ”€â”€ uart_apb.sv
â”‚   â”œâ”€â”€ spi_apb.sv
â”‚   â”œâ”€â”€ gpio_apb.sv
â”‚   â””â”€â”€ timer_apb.sv
â”‚
â”œâ”€â”€ axi_stream/
â”‚   â”œâ”€â”€ axi_stream_source.sv
â”‚   â”œâ”€â”€ axis_fifo.sv
â”‚   â””â”€â”€ stream_processor.sv
â”‚
â””â”€â”€ axi4/
    â”œâ”€â”€ stream_to_axi4.sv
    â””â”€â”€ axi4_slave_mem.sv
```

---

## ğŸ”Œ Bus Protocols Used

| Protocol   | Purpose                               |
| ---------- | ------------------------------------- |
| AXI4       | High-performance memory-mapped access |
| AXI-Lite   | Control & configuration registers     |
| AXI-Stream | High-speed streaming data path        |
| APB        | Low-speed peripheral communication    |

---

## âš™ï¸ Design Highlights

* Parameterized data/address widths
* Protocol-accurate FSMs
* AXI-Stream backpressure handling
* Clean APB SETUP â†’ ACCESS sequencing
* No latch inference
* No combinational loops
* Synthesizable RTL

---

## ğŸš€ Deployment & Simulation Guide

### ğŸ§° Prerequisites

* Simulator:

  * Xilinx Vivado (recommended)
  * Questa / ModelSim
  * Synopsys VCS
* OS: Linux or Windows
* Knowledge: SystemVerilog + AMBA protocols

---

ğŸ“¥ Step 1: Clone the Repository
git clone https://github.com/Srinu-bhimavarapu/AXI-Based-Embedded-SoC-with-Streaming-Data-Path.git
cd AXI-Based-Embedded-SoC-with-Streaming-Data-Path

---
ğŸ“ Step 2: File Organization

Ensure directories remain unchanged:

src/

testbench/

This structure reflects industry-style RTL organization.

---

â–¶ï¸ Step 3: Run Simulation (Vivado)
GUI Method

Open Vivado

Create a new RTL Project

Add all files from src/

Add testbench/soc_top_tb.sv

Set soc_top as the top module

Run Behavioral Simulation

#### Tcl Flow (Preferred)

read_verilog src/*.sv
read_verilog testbench/soc_top_tb.sv
set_property top soc_top [current_fileset] 
launch_simulation

### ğŸ§ª Step 4: Testbench Functionality

The testbench validates:

* AXI-Lite register read/write transactions
* APB peripheral access via bridge
* AXI-Stream data generation and flow control
* FIFO buffering and backpressure
* AXI4 memory write/read operations

---

### ğŸ” Step 5: Waveform Verification

Verify correct behavior of:

* AXI valid/ready handshakes
* APB state transitions
* FIFO full/empty logic
* AXI-Stream `TVALID / TREADY / TLAST`

Key Signals:

* `AWVALID / AWREADY`
* `WVALID / WREADY`
* `ARVALID / ARREADY`
* `TVALID / TREADY / TLAST`

---

### ğŸ—ï¸ Step 6: Synthesis Check (Optional)

* Run RTL synthesis
* Ensure:

  * No latches
  * Clean elaboration
  * Synthesizable design

---

## ğŸ§ª Verification Status

* Directed SystemVerilog testbench
* Functional protocol validation

---

## ğŸ¯ Learning Outcomes

* End-to-end SoC RTL integration
* Practical AMBA protocol implementation
* Data path + control path design
* RTL debugging using waveforms
* Industry-ready SoC architecture skills

---

## ğŸ“Œ Future Enhancements

* UVM testbench
* AXI DMA engine
* Interrupt controller
* Clock gating for low power
* RISC-V CPU integration

---

## ğŸ‘¤ Author

**Srinu Bhimavarapu**
Electronics & Communication Engineering
Focus Areas: RTL Design, SoC Architecture, VLSI

---

## â­ Recruiter Note

âœ” Hand-written RTL
âœ” Protocol-correct AMBA design
âœ” Modular and scalable architecture
âœ” Simulation-validated SoC

This project demonstrates **design, integration, and deployment skills**, exactly what is expected from a strong RTL/SoC candidate.
