#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 24 10:54:36 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_uart/source/uart/uart_test.fdc(line number: 21)] | Port key has been placed at location K18, whose type is share pin.
Constraint check end.
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name key_uart|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name key_uart|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group key_uart|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group key_uart|clk successfully.
Start pre-mapping.
I: Encoding type of FSM 'rx_state_fsm[2:0]' is: onehot.
I: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_rx.v(line number:102)] The user initial state for regs on FSM rx_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'rx_state_fsm[2:0]':
I: from  uart_top_inst/u_uart_rx/rx_state[2] uart_top_inst/u_uart_rx/rx_state[1] uart_top_inst/u_uart_rx/rx_state[0]
I: to  uart_top_inst/u_uart_rx/rx_state_4 uart_top_inst/u_uart_rx/rx_state_3 uart_top_inst/u_uart_rx/rx_state_2 uart_top_inst/u_uart_rx/rx_state_1 uart_top_inst/u_uart_rx/rx_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Encoding type of FSM 'tx_state_fsm[2:0]' is: onehot.
I: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/src/uart/uart_tx.v(line number:109)] The user initial state for regs on FSM tx_state_fsm[2:0] is 000 and be encoded 00001.
I: Encoding table of FSM 'tx_state_fsm[2:0]':
I: from  uart_top_inst/u_uart_tx/tx_state[2] uart_top_inst/u_uart_tx/tx_state[1] uart_top_inst/u_uart_tx/tx_state[0]
I: to  uart_top_inst/u_uart_tx/tx_state_4 uart_top_inst/u_uart_tx/tx_state_3 uart_top_inst/u_uart_tx/tx_state_2 uart_top_inst/u_uart_tx/tx_state_1 uart_top_inst/u_uart_tx/tx_state_0
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Constant propagation done on uart_top_inst/u_uart_rx/N160 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_rx/rx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_rx/rx_state_fsm[2:0]_16 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_rx/N171 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_rx/N174 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_tx/N185 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_tx/tx_state_fsm[2:0]_1 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_tx/tx_state_fsm[2:0]_6 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_tx/tx_state_fsm[2:0]_15 (bmsREDOR).
I: Constant propagation done on uart_top_inst/u_uart_tx/N112 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.017s wall, 0.016s user + 0.000s system = 0.016s CPU (93.7%)

Start mod-gen.
W: Public-4008: Instance 'cnt[5:0]' of 'bmsWIDEDFFPATRE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_inst/cnt_20ms[19:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'key_filter_inst/key_flag' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_rx/rx_en' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFRSE inst uart_top_inst/u_uart_rx/clk_div_cnt[15:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst uart_top_inst/u_uart_tx/clk_div_cnt[15:0] at 9 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (99.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.105s wall, 0.109s user + 0.000s system = 0.109s CPU (104.1%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'uart_top_inst/u_uart_tx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_tx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_tx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_tx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_tx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_tx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_tx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_rx/clk_div_cnt[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_rx/clk_div_cnt[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_rx/clk_div_cnt[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_rx/clk_div_cnt[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_rx/clk_div_cnt[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_rx/clk_div_cnt[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'uart_top_inst/u_uart_rx/clk_div_cnt[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (157.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.116s wall, 0.094s user + 0.016s system = 0.109s CPU (94.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (141.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF                      57 uses
GTP_DFF_E                    16 uses
GTP_DFF_R                    19 uses
GTP_DFF_RE                   14 uses
GTP_DFF_S                     4 uses
GTP_GRS                       1 use
GTP_LUT1                      7 uses
GTP_LUT2                     15 uses
GTP_LUT3                      8 uses
GTP_LUT4                     12 uses
GTP_LUT5                     26 uses
GTP_LUT5CARRY                48 uses
GTP_LUT5M                     5 uses

I/O ports: 3
GTP_INBUF                   2 uses
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 121 of 42800 (0.28%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 121
Total Registers: 110 of 64200 (0.17%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 3 of 296 (1.01%)


Overview of Control Sets:

Number of unique control sets : 11

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 4        | 4                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 5        | 5                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 57
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 57
  NO              NO                YES                0
  NO              YES               NO                 23
  YES             NO                NO                 16
  YES             NO                YES                0
  YES             YES               NO                 14
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'key_uart' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to key_uart_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'key' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Fri May 24 10:54:39 2024
Action synthesize: Peak memory pool usage is 261 MB
