//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<54>;
	.reg .f32 	%f<12>;
	.reg .b64 	%rd<16>;
	.loc	1 19 0                          // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd7, [triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_1];
$L__tmp0:
	.loc	1 21 28                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:21:33
	shl.b32 	%r16, %r1, 7;
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_3];
	.loc	1 22 36                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:22:36
	mov.u32 	%r17, %tid.x;
	and.b32  	%r18, %r17, 127;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_4];
	.loc	1 22 23                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:22:23
	or.b32  	%r19, %r16, %r18;
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_constant_pad_nd_33_param_5];
	.loc	1 23 21                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:23:21
	setp.lt.s32 	%p11, %r19, 27744;
	.loc	1 24 21                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:24:21
	mul.hi.s32 	%r21, %r19, -1600085855;
	mad.lo.s32 	%r22, %r19, 1, %r21;
	shr.u32 	%r23, %r22, 31;
	shr.s32 	%r24, %r22, 8;
	add.s32 	%r25, %r24, %r23;
	.loc	1 24 28                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:24:28
	mul.hi.s32 	%r26, %r25, 2021161081;
	shr.u32 	%r27, %r26, 31;
	shr.s32 	%r28, %r26, 3;
	add.s32 	%r29, %r28, %r27;
	mul.lo.s32 	%r30, %r29, 17;
	sub.s32 	%r31, %r25, %r30;
	.loc	1 25 21                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:25:21
	mul.hi.s32 	%r32, %r19, 715827883;
	shr.u32 	%r33, %r32, 31;
	shr.s32 	%r34, %r32, 2;
	add.s32 	%r35, %r34, %r33;
	.loc	1 25 27                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:25:27
	mul.hi.s32 	%r36, %r35, 2021161081;
	shr.u32 	%r37, %r36, 31;
	shr.s32 	%r38, %r36, 3;
	add.s32 	%r39, %r38, %r37;
	mul.lo.s32 	%r40, %r39, 17;
	sub.s32 	%r41, %r35, %r40;
	.loc	1 26 19                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:26:19
	mul.hi.s32 	%r42, %r19, 634089751;
	shr.u32 	%r43, %r42, 31;
	shr.s32 	%r44, %r42, 10;
	add.s32 	%r45, %r44, %r43;
	.loc	1 27 19                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:27:19
	mul.lo.s32 	%r46, %r25, 408;
	sub.s32 	%r47, %r19, %r46;
	.loc	1 28 19                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:28:19
	mul.lo.s32 	%r48, %r35, 24;
	sub.s32 	%r49, %r19, %r48;
	.loc	1 35 18                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:35:18
	max.s32 	%r50, %r31, %r41;
	setp.lt.s32 	%p12, %r50, 16;
	.loc	1 36 35                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:36:35
	mad.lo.s32 	%r51, %r45, 6144, %r47;
	.loc	1 36 44                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:36:44
	mad.lo.s32 	%r52, %r31, 384, %r51;
	.loc	1 36 30                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:36:30
	mul.wide.s32 	%rd13, %r52, 4;
	add.s64 	%rd1, %rd7, %rd13;
	.loc	1 36 61                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:36:61
	and.pred  	%p1, %p11, %p12;
	mov.b32 	%r3, 0;
	.loc	1 36 54                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:36:54
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r3;
	// end inline asm
	.loc	1 37 30                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:37:30
	mul.wide.s32 	%rd14, %r49, 4;
	add.s64 	%rd2, %rd8, %rd14;
	.loc	1 37 35                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:37:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	@!%p1 mov.u32 %r4, %r3;
	// end inline asm
	.loc	1 39 30                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:39:30
	add.s64 	%rd3, %rd9, %rd14;
	.loc	1 39 35                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:39:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd3 + 0 ];
	@!%p1 mov.u32 %r6, %r3;
	// end inline asm
	mov.b32 	%f1, %r6;
	.loc	1 41 19                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:41:19
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 42 27                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:42:27
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 36 54                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:36:54
	mov.b32 	%f4, %r2;
	.loc	1 37 35                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:37:35
	mov.b32 	%f5, %r4;
	.loc	1 38 18                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:38:18
	sub.f32 	%f6, %f4, %f5;
	.loc	1 44 20                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:44:20
	mov.b32 	%r10, %f3;
	mov.b32 	%r9, 1065353216;
	// begin inline asm
	div.full.f32 %r8, %r9, %r10;
	// end inline asm
	mov.b32 	%f7, %r8;
	.loc	1 47 19                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:47:19
	mul.f32 	%f8, %f6, %f7;
	.loc	1 48 31                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:48:31
	add.s64 	%rd4, %rd10, %rd14;
	.loc	1 48 36                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:48:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd4 + 0 ];
	@!%p1 mov.u32 %r11, %r3;
	// end inline asm
	mov.b32 	%f9, %r11;
	.loc	1 50 31                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:50:31
	add.s64 	%rd5, %rd11, %rd14;
	.loc	1 50 36                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:50:36
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd5 + 0 ];
	@!%p1 mov.u32 %r13, %r3;
	// end inline asm
	mov.b32 	%f10, %r13;
	.loc	1 51 20                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:51:20
	fma.rn.f32 	%f11, %f8, %f9, %f10;
	.loc	1 54 25                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:54:25
	mul.wide.s32 	%rd15, %r19, 4;
	add.s64 	%rd6, %rd12, %rd15;
	.loc	1 54 37                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:54:37
	mov.b32 	%r53, %f11;
	.loc	1 53 34                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:53:34
	selp.b32 	%r15, %r53, 0, %p12;
	.loc	1 54 37                         // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:54:37
	// begin inline asm
	@%p11 st.global.b32 [ %rd6 + 0 ], { %r15 };
	// end inline asm
	.loc	1 54 4                          // cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py:54:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/qz/cqz4o23iovof5uubnqdry24x3rokp3frih6gcy7nhv5pn6nfhcxn.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 113
.b8 122
.b8 52
.b8 111
.b8 50
.b8 51
.b8 105
.b8 111
.b8 118
.b8 111
.b8 102
.b8 53
.b8 117
.b8 117
.b8 98
.b8 110
.b8 113
.b8 100
.b8 114
.b8 121
.b8 50
.b8 52
.b8 120
.b8 51
.b8 114
.b8 111
.b8 107
.b8 112
.b8 51
.b8 102
.b8 114
.b8 105
.b8 104
.b8 54
.b8 103
.b8 99
.b8 121
.b8 55
.b8 110
.b8 104
.b8 118
.b8 53
.b8 112
.b8 110
.b8 54
.b8 110
.b8 102
.b8 104
.b8 99
.b8 120
.b8 110
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 113
.b8 122
.b8 0
	}
	.section	.debug_macinfo	{	}
