
*** Running vivado
    with args -log vga_controller_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source vga_controller_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 11:23:24 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vga_controller_top.tcl -notrace
Command: link_design -top vga_controller_top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'i_clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.902 ; gain = 0.000 ; free physical = 2708 ; free virtual = 28900
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'i_clk_wiz_0/inst'
Finished Parsing XDC File [/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'i_clk_wiz_0/inst'
Parsing XDC File [/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'i_clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'i_clk_wiz_0/inst'
Parsing XDC File [/home/filip/src/dsd-project-ba5/lab05_vga/constr/PYNQ-Z2_v1.0.xdc]
Finished Parsing XDC File [/home/filip/src/dsd-project-ba5/lab05_vga/constr/PYNQ-Z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.289 ; gain = 0.000 ; free physical = 2228 ; free virtual = 28356
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2488.289 ; gain = 1094.730 ; free physical = 2228 ; free virtual = 28356
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2552.320 ; gain = 64.031 ; free physical = 2223 ; free virtual = 28351

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2552.320 ; gain = 0.000 ; free physical = 2219 ; free virtual = 28347

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039
Phase 1 Initialization | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039
Phase 2 Timer Update And Timing Data Collection | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039
Retarget | Checksum: 22fbcbabb
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22fbcbabb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039
Constant propagation | Checksum: 22fbcbabb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 248a26400

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1911 ; free virtual = 28039
Sweep | Checksum: 248a26400
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 248a26400

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038
BUFG optimization | Checksum: 248a26400
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 248a26400

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038
Shift Register Optimization | Checksum: 248a26400
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 248a26400

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038
Post Processing Netlist | Checksum: 248a26400
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1cf004c6d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1cf004c6d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038
Phase 9 Finalization | Checksum: 1cf004c6d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1cf004c6d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cf004c6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cf004c6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038
Ending Netlist Obfuscation Task | Checksum: 1cf004c6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.016 ; gain = 0.000 ; free physical = 1910 ; free virtual = 28038
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file vga_controller_top_drc_opted.rpt -pb vga_controller_top_drc_opted.pb -rpx vga_controller_top_drc_opted.rpx
Command: report_drc -file vga_controller_top_drc_opted.rpt -pb vga_controller_top_drc_opted.pb -rpx vga_controller_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.runs/impl_1/vga_controller_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1888 ; free virtual = 28016
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1888 ; free virtual = 28016
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1888 ; free virtual = 28016
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1888 ; free virtual = 28016
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1888 ; free virtual = 28016
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1888 ; free virtual = 28017
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1888 ; free virtual = 28017
INFO: [Common 17-1381] The checkpoint '/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.runs/impl_1/vga_controller_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1876 ; free virtual = 28004
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13d49908f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1876 ; free virtual = 28004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1876 ; free virtual = 28004

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a76236d5

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1874 ; free virtual = 28002

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b24f6cb7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1874 ; free virtual = 28002

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b24f6cb7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1874 ; free virtual = 28002
Phase 1 Placer Initialization | Checksum: 1b24f6cb7

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1874 ; free virtual = 28002

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a3a6da87

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1873 ; free virtual = 28001

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b31a16e8

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1873 ; free virtual = 28001

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b31a16e8

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1873 ; free virtual = 28001

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 250098013

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1925 ; free virtual = 28053

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 250098013

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
Phase 2.4 Global Placement Core | Checksum: 2280e0bd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
Phase 2 Global Placement | Checksum: 2280e0bd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d72cdea1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ac1c996e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 241a045d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 241a045d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2549bb065

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1928 ; free virtual = 28057

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17ae41802

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1928 ; free virtual = 28057

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17ae41802

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1928 ; free virtual = 28057
Phase 3 Detail Placement | Checksum: 17ae41802

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1928 ; free virtual = 28057

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15d80615f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.965 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c958e132

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 178461f90

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
Phase 4.1.1.1 BUFG Insertion | Checksum: 15d80615f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.965. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f9203b36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
Phase 4.1 Post Commit Optimization | Checksum: f9203b36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f9203b36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f9203b36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
Phase 4.3 Placer Reporting | Checksum: f9203b36

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10d98018b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
Ending Placer Task | Checksum: fb072a07

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1924 ; free virtual = 28053
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file vga_controller_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1905 ; free virtual = 28033
INFO: [Vivado 12-24828] Executing command : report_utilization -file vga_controller_top_utilization_placed.rpt -pb vga_controller_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file vga_controller_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1900 ; free virtual = 28029
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1899 ; free virtual = 28028
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1899 ; free virtual = 28028
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1899 ; free virtual = 28028
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1897 ; free virtual = 28026
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1897 ; free virtual = 28026
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1895 ; free virtual = 28025
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1895 ; free virtual = 28025
INFO: [Common 17-1381] The checkpoint '/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.runs/impl_1/vga_controller_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1882 ; free virtual = 28011
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 7.965 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1878 ; free virtual = 28007
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1878 ; free virtual = 28007
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1878 ; free virtual = 28007
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1877 ; free virtual = 28007
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1877 ; free virtual = 28007
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1876 ; free virtual = 28006
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2925.055 ; gain = 0.000 ; free physical = 1876 ; free virtual = 28006
INFO: [Common 17-1381] The checkpoint '/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.runs/impl_1/vga_controller_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: fe4c91b ConstDB: 0 ShapeSum: d528edfc RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 2a289d27 | NumContArr: 3b99ebb2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1eb147e13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3000.895 ; gain = 67.945 ; free physical = 1704 ; free virtual = 27834

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1eb147e13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3000.895 ; gain = 67.945 ; free physical = 1704 ; free virtual = 27834

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1eb147e13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3000.895 ; gain = 67.945 ; free physical = 1704 ; free virtual = 27834
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 34ef1f24b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.903  | TNS=0.000  | WHS=-0.138 | THS=-0.289 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 103
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 103
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 30bc66d91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 30bc66d91

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 164c94f0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806
Phase 4 Initial Routing | Checksum: 164c94f0c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.049  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2e54e0330

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806
Phase 5 Rip-up And Reroute | Checksum: 2e54e0330

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2e54e0330

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2e54e0330

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806
Phase 6 Delay and Skew Optimization | Checksum: 2e54e0330

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.164  | TNS=0.000  | WHS=0.244  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d94e772b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806
Phase 7 Post Hold Fix | Checksum: 2d94e772b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0156363 %
  Global Horizontal Routing Utilization  = 0.0121704 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d94e772b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1677 ; free virtual = 27806

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d94e772b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1676 ; free virtual = 27806

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 244bab130

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1676 ; free virtual = 27806

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 244bab130

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1676 ; free virtual = 27806

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.164  | TNS=0.000  | WHS=0.244  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 244bab130

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1676 ; free virtual = 27806
Total Elapsed time in route_design: 10.65 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2798c3277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1676 ; free virtual = 27806
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2798c3277

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 104.961 ; free physical = 1676 ; free virtual = 27806

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3037.910 ; gain = 112.855 ; free physical = 1676 ; free virtual = 27806
INFO: [Vivado 12-24828] Executing command : report_drc -file vga_controller_top_drc_routed.rpt -pb vga_controller_top_drc_routed.pb -rpx vga_controller_top_drc_routed.rpx
Command: report_drc -file vga_controller_top_drc_routed.rpt -pb vga_controller_top_drc_routed.pb -rpx vga_controller_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.runs/impl_1/vga_controller_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file vga_controller_top_methodology_drc_routed.rpt -pb vga_controller_top_methodology_drc_routed.pb -rpx vga_controller_top_methodology_drc_routed.rpx
Command: report_methodology -file vga_controller_top_methodology_drc_routed.rpt -pb vga_controller_top_methodology_drc_routed.pb -rpx vga_controller_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.runs/impl_1/vga_controller_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file vga_controller_top_timing_summary_routed.rpt -pb vga_controller_top_timing_summary_routed.pb -rpx vga_controller_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file vga_controller_top_route_status.rpt -pb vga_controller_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file vga_controller_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file vga_controller_top_bus_skew_routed.rpt -pb vga_controller_top_bus_skew_routed.pb -rpx vga_controller_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file vga_controller_top_power_routed.rpt -pb vga_controller_top_power_summary_routed.pb -rpx vga_controller_top_power_routed.rpx
Command: report_power -file vga_controller_top_power_routed.rpt -pb vga_controller_top_power_summary_routed.pb -rpx vga_controller_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file vga_controller_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.305 ; gain = 0.000 ; free physical = 1629 ; free virtual = 27760
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.305 ; gain = 0.000 ; free physical = 1629 ; free virtual = 27760
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.305 ; gain = 0.000 ; free physical = 1629 ; free virtual = 27760
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.305 ; gain = 0.000 ; free physical = 1629 ; free virtual = 27760
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.305 ; gain = 0.000 ; free physical = 1629 ; free virtual = 27760
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.305 ; gain = 0.000 ; free physical = 1629 ; free virtual = 27761
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3131.305 ; gain = 0.000 ; free physical = 1629 ; free virtual = 27761
INFO: [Common 17-1381] The checkpoint '/home/filip/src/dsd-project-ba5/lab05_vga/vivado_project/vivado_project.runs/impl_1/vga_controller_top_routed.dcp' has been generated.
Command: write_bitstream -force vga_controller_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga_controller_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3365.090 ; gain = 233.785 ; free physical = 1320 ; free virtual = 27456
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 11:24:11 2024...
