// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        nextMatchCh_loc_0,
        sub,
        local_mem_address0,
        local_mem_ce0,
        local_mem_q0,
        local_mem_address1,
        local_mem_ce1,
        local_mem_we1,
        local_mem_d1,
        bestMatchStream_dout,
        bestMatchStream_empty_n,
        bestMatchStream_read,
        bestMatchStream_num_data_valid,
        bestMatchStream_fifo_cap,
        boosterStream_din,
        boosterStream_full_n,
        boosterStream_write,
        boosterStream_num_data_valid,
        boosterStream_fifo_cap,
        p_out,
        p_out_ap_vld,
        outValue_out,
        outValue_out_ap_vld,
        match_loc_reg_i,
        match_loc_reg_o,
        match_loc_reg_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] nextMatchCh_loc_0;
input  [31:0] sub;
output  [13:0] local_mem_address0;
output   local_mem_ce0;
input  [7:0] local_mem_q0;
output  [13:0] local_mem_address1;
output   local_mem_ce1;
output   local_mem_we1;
output  [7:0] local_mem_d1;
input  [31:0] bestMatchStream_dout;
input   bestMatchStream_empty_n;
output   bestMatchStream_read;
input  [3:0] bestMatchStream_num_data_valid;
input  [3:0] bestMatchStream_fifo_cap;
output  [31:0] boosterStream_din;
input   boosterStream_full_n;
output   boosterStream_write;
input  [31:0] boosterStream_num_data_valid;
input  [31:0] boosterStream_fifo_cap;
output  [7:0] p_out;
output   p_out_ap_vld;
output  [31:0] outValue_out;
output   outValue_out_ap_vld;
input  [31:0] match_loc_reg_i;
output  [31:0] match_loc_reg_o;
output   match_loc_reg_o_ap_vld;

reg ap_idle;
reg bestMatchStream_read;
reg boosterStream_write;
reg p_out_ap_vld;
reg outValue_out_ap_vld;
reg[31:0] match_loc_reg_o;
reg match_loc_reg_o_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln617_reg_529;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [15:0] skip_len_reg;
reg   [0:0] matchFlag_reg;
reg   [7:0] match_len_reg;
reg    bestMatchStream_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp1;
reg    ap_block_pp0_stage1_subdone_grp1_done_reg;
reg    ap_block_pp0_stage1_subdone_grp1;
reg    ap_block_pp0_stage1_subdone;
reg    boosterStream_blk_n;
wire    ap_block_pp0_stage1_grp2;
reg   [0:0] icmp_ln617_reg_529_pp0_iter1_reg;
reg   [0:0] skip_condition_reg_566;
reg   [0:0] match_condition_reg_570;
reg   [0:0] outFlag_reg_579;
reg    ap_block_pp0_stage1_subdone_grp2_done_reg;
reg    ap_block_pp0_stage1_subdone_grp2;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] i_4_reg_521;
wire   [0:0] icmp_ln617_fu_237_p2;
reg   [31:0] outValue_3_reg_533;
reg    ap_block_state2_pp0_stage1_iter0_grp1;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [7:0] tCh_fu_243_p1;
reg   [7:0] tCh_reg_538;
reg   [7:0] tLen_reg_544;
reg   [15:0] tOffset_reg_550;
wire   [0:0] boostFlag_fu_273_p2;
reg   [0:0] boostFlag_reg_555;
reg   [31:0] outValue_1_reg_561;
wire   [0:0] skip_condition_fu_308_p2;
wire   [0:0] match_condition_fu_339_p2;
wire   [0:0] outFlag_fu_390_p2;
wire   [0:0] icmp_ln652_fu_395_p2;
wire   [7:0] select_ln654_fu_410_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [7:0] ap_phi_reg_pp0_iter0_storemerge_reg_188;
reg   [7:0] ap_phi_reg_pp0_iter1_storemerge_reg_188;
wire    ap_block_pp0_stage2_11001;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_40_reg_199;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_40_reg_199;
wire   [63:0] zext_ln627_fu_287_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln662_fu_361_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln662_2_fu_423_p1;
wire   [63:0] zext_ln662_1_fu_470_p1;
wire   [15:0] storemerge_cast_fu_480_p1;
wire   [15:0] add_ln639_fu_345_p2;
wire   [31:0] sub_ln646_fu_375_p2;
wire   [31:0] add_ln642_fu_444_p2;
wire   [7:0] add_ln643_fu_432_p2;
reg   [31:0] i_fu_96;
wire   [31:0] i_5_fu_279_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_i_4;
reg   [7:0] empty_fu_100;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_idle_pp0_0to0;
reg   [31:0] outValue_fu_104;
wire   [31:0] outValue_2_fu_460_p4;
reg    ap_predicate_op93_write_state5;
reg    ap_block_state5_pp0_stage1_iter1_grp2;
reg    ap_block_pp0_stage1_01001_grp2;
reg    ap_block_pp0_stage1_11001_grp2;
wire    ap_block_pp0_stage0_01001;
reg    local_mem_we1_local;
reg    local_mem_ce1_local;
reg    local_mem_ce0_local;
reg   [13:0] local_mem_address0_local;
wire   [1:0] tmp_fu_263_p4;
wire   [13:0] trunc_ln617_fu_284_p1;
wire   [0:0] icmp_ln635_fu_322_p2;
wire   [0:0] and_ln635_fu_333_p2;
wire   [0:0] icmp_ln635_1_fu_328_p2;
wire   [13:0] trunc_ln662_fu_357_p1;
wire   [31:0] zext_ln646_fu_372_p1;
wire   [7:0] add_ln654_fu_405_p2;
wire   [13:0] trunc_ln646_fu_380_p1;
wire   [13:0] trunc_ln642_fu_450_p1;
wire    ap_block_pp0_stage1_grp0;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
reg    ap_done_pending_pp0;
reg    ap_block_pp0;
reg    ap_enable_operation_34;
reg    ap_enable_state3_pp0_iter0_stage2;
reg    ap_predicate_op55_load_state4;
reg    ap_enable_operation_55;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op86_load_state5;
reg    ap_enable_operation_86;
reg    ap_enable_state5_pp0_iter1_stage1;
reg    ap_predicate_op73_load_state4;
reg    ap_enable_operation_73;
reg    ap_predicate_op91_load_state5;
reg    ap_enable_operation_91;
reg    ap_predicate_op84_load_state4;
reg    ap_enable_operation_84;
reg    ap_predicate_op95_load_state5;
reg    ap_enable_operation_95;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_279;
reg    ap_condition_283;
reg    ap_condition_581;
reg    ap_condition_587;
reg    ap_condition_594;
reg    ap_condition_599;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 skip_len_reg = 16'd0;
#0 matchFlag_reg = 1'd0;
#0 match_len_reg = 8'd0;
#0 ap_block_pp0_stage1_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 i_fu_96 = 32'd0;
#0 empty_fu_100 = 8'd0;
#0 outValue_fu_104 = 32'd0;
#0 ap_done_reg = 1'b0;
end

lz4CompressEngineRun_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp1)) begin
                ap_block_pp0_stage1_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp2)) begin
                ap_block_pp0_stage1_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_loop_exit_ready == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0)))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (outFlag_reg_579 == 1'd1) & (match_condition_reg_570 == 1'd0) & (skip_condition_reg_566 == 1'd1) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (match_condition_reg_570 == 1'd1) & (skip_condition_reg_566 == 1'd1) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (skip_condition_reg_566 == 1'd0) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (outFlag_reg_579 
    == 1'd0) & (match_condition_reg_570 == 1'd0) & (skip_condition_reg_566 == 1'd1) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_reg_pp0_iter1_empty_40_reg_199 <= local_mem_q0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_empty_40_reg_199 <= ap_phi_reg_pp0_iter0_empty_40_reg_199;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln652_fu_395_p2 == 1'd1) & (match_condition_fu_339_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_188 <= 8'd0;
    end else if (((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln652_fu_395_p2 == 1'd0) & (match_condition_fu_339_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_188 <= select_ln654_fu_410_p3;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_188 <= ap_phi_reg_pp0_iter0_storemerge_reg_188;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_fu_100 <= nextMatchCh_loc_0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0))) begin
        empty_fu_100 <= ap_phi_reg_pp0_iter1_empty_40_reg_199;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_96 <= 32'd0;
    end else if (((icmp_ln617_reg_529 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        i_fu_96 <= i_5_fu_279_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_283)) begin
        if ((icmp_ln652_fu_395_p2 == 1'd1)) begin
            matchFlag_reg <= 1'd0;
        end else if ((icmp_ln652_fu_395_p2 == 1'd0)) begin
            matchFlag_reg <= boostFlag_reg_555;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_581)) begin
        if ((match_condition_fu_339_p2 == 1'd1)) begin
            match_len_reg <= add_ln643_fu_432_p2;
        end else if ((match_condition_fu_339_p2 == 1'd0)) begin
            match_len_reg <= 8'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_581)) begin
        if ((match_condition_fu_339_p2 == 1'd1)) begin
            outValue_fu_104 <= outValue_2_fu_460_p4;
        end else if ((match_condition_fu_339_p2 == 1'd0)) begin
            outValue_fu_104 <= outValue_3_reg_533;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if ((1'b1 == ap_condition_599)) begin
            skip_len_reg <= add_ln639_fu_345_p2;
        end else if ((1'b1 == ap_condition_594)) begin
            skip_len_reg <= storemerge_cast_fu_480_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        boostFlag_reg_555 <= boostFlag_fu_273_p2;
        outValue_3_reg_533 <= bestMatchStream_dout;
        tCh_reg_538 <= tCh_fu_243_p1;
        tLen_reg_544 <= {{bestMatchStream_dout[15:8]}};
        tOffset_reg_550 <= {{bestMatchStream_dout[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_4_reg_521 <= ap_sig_allocacmp_i_4;
        icmp_ln617_reg_529 <= icmp_ln617_fu_237_p2;
        icmp_ln617_reg_529_pp0_iter1_reg <= icmp_ln617_reg_529;
        match_condition_reg_570 <= match_condition_fu_339_p2;
        outFlag_reg_579 <= outFlag_fu_390_p2;
        skip_condition_reg_566 <= skip_condition_fu_308_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_1_reg_561 <= outValue_fu_104;
    end
end

always @ (*) begin
    if (((icmp_ln617_reg_529 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln617_reg_529 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_4 = 32'd0;
    end else begin
        ap_sig_allocacmp_i_4 = i_fu_96;
    end
end

always @ (*) begin
    if (((icmp_ln617_reg_529 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bestMatchStream_blk_n = bestMatchStream_empty_n;
    end else begin
        bestMatchStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln617_reg_529 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bestMatchStream_read = 1'b1;
    end else begin
        bestMatchStream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage1_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (outFlag_reg_579 == 1'd0) & (match_condition_reg_570 == 1'd0) & (skip_condition_reg_566 == 1'd1) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0))) begin
        boosterStream_blk_n = boosterStream_full_n;
    end else begin
        boosterStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp2) & (1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (ap_predicate_op93_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        boosterStream_write = 1'b1;
    end else begin
        boosterStream_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_279)) begin
        if (((match_condition_fu_339_p2 == 1'd1) & (skip_condition_fu_308_p2 == 1'd1))) begin
            local_mem_address0_local = zext_ln662_1_fu_470_p1;
        end else if (((match_condition_fu_339_p2 == 1'd0) & (skip_condition_fu_308_p2 == 1'd1))) begin
            local_mem_address0_local = zext_ln662_2_fu_423_p1;
        end else if ((skip_condition_fu_308_p2 == 1'd0)) begin
            local_mem_address0_local = zext_ln662_fu_361_p1;
        end else begin
            local_mem_address0_local = 'bx;
        end
    end else begin
        local_mem_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (match_condition_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1)) | ((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (match_condition_fu_339_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1)) | ((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd0)))) begin
        local_mem_ce0_local = 1'b1;
    end else begin
        local_mem_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_ce1_local = 1'b1;
    end else begin
        local_mem_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln617_reg_529 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        local_mem_we1_local = 1'b1;
    end else begin
        local_mem_we1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_587)) begin
        if ((match_condition_fu_339_p2 == 1'd1)) begin
            match_loc_reg_o = add_ln642_fu_444_p2;
        end else if ((match_condition_fu_339_p2 == 1'd0)) begin
            match_loc_reg_o = sub_ln646_fu_375_p2;
        end else begin
            match_loc_reg_o = match_loc_reg_i;
        end
    end else begin
        match_loc_reg_o = match_loc_reg_i;
    end
end

always @ (*) begin
    if ((((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (match_condition_fu_339_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1)) | ((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (match_condition_fu_339_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1)))) begin
        match_loc_reg_o_ap_vld = 1'b1;
    end else begin
        match_loc_reg_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln617_reg_529 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outValue_out_ap_vld = 1'b1;
    end else begin
        outValue_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln617_reg_529 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln639_fu_345_p2 = ($signed(skip_len_reg) + $signed(16'd65535));

assign add_ln642_fu_444_p2 = (match_loc_reg_i + 32'd1);

assign add_ln643_fu_432_p2 = (match_len_reg + 8'd1);

assign add_ln654_fu_405_p2 = ($signed(tLen_reg_544) + $signed(8'd255));

assign and_ln635_fu_333_p2 = (matchFlag_reg & icmp_ln635_fu_322_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001_grp2 = ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage1_iter1_grp2));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp2 = ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage1_iter1_grp2));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage1_iter1_grp2)));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp1_done_reg) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp2 = ((1'b0 == ap_block_pp0_stage1_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage1_iter1_grp2));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp1 = ((bestMatchStream_empty_n == 1'b0) & (icmp_ln617_reg_529 == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1_grp2 = ((boosterStream_full_n == 1'b0) & (ap_predicate_op93_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_279 = ((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_283 = ((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (match_condition_fu_339_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_581 = ((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_587 = ((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_594 = ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (match_condition_reg_570 == 1'd0) & (skip_condition_reg_566 == 1'd1) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_599 = ((icmp_ln617_reg_529 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (skip_condition_fu_308_p2 == 1'd0));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_34 = (icmp_ln617_reg_529 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_55 = (ap_predicate_op55_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_73 = (ap_predicate_op73_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_84 = (ap_predicate_op84_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_86 = (ap_predicate_op86_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_91 = (ap_predicate_op91_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_95 = (ap_predicate_op95_load_state5 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter1_stage1 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_phi_reg_pp0_iter0_empty_40_reg_199 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_reg_188 = 'bx;

always @ (*) begin
    ap_predicate_op55_load_state4 = ((icmp_ln617_reg_529 == 1'd0) & (skip_condition_fu_308_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op73_load_state4 = ((icmp_ln617_reg_529 == 1'd0) & (match_condition_fu_339_p2 == 1'd0) & (skip_condition_fu_308_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op84_load_state4 = ((icmp_ln617_reg_529 == 1'd0) & (match_condition_fu_339_p2 == 1'd1) & (skip_condition_fu_308_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op86_load_state5 = ((skip_condition_reg_566 == 1'd0) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_load_state5 = ((match_condition_reg_570 == 1'd0) & (skip_condition_reg_566 == 1'd1) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_write_state5 = ((outFlag_reg_579 == 1'd0) & (match_condition_reg_570 == 1'd0) & (skip_condition_reg_566 == 1'd1) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op95_load_state5 = ((match_condition_reg_570 == 1'd1) & (skip_condition_reg_566 == 1'd1) & (icmp_ln617_reg_529_pp0_iter1_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign boostFlag_fu_273_p2 = ((tmp_fu_263_p4 == 2'd0) ? 1'b1 : 1'b0);

assign boosterStream_din = outValue_1_reg_561;

assign i_5_fu_279_p2 = (i_4_reg_521 + 32'd1);

assign icmp_ln617_fu_237_p2 = ((ap_sig_allocacmp_i_4 == sub) ? 1'b1 : 1'b0);

assign icmp_ln635_1_fu_328_p2 = ((tCh_reg_538 == empty_fu_100) ? 1'b1 : 1'b0);

assign icmp_ln635_fu_322_p2 = ((match_len_reg != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln652_fu_395_p2 = ((tLen_reg_544 == 8'd0) ? 1'b1 : 1'b0);

assign local_mem_address0 = local_mem_address0_local;

assign local_mem_address1 = zext_ln627_fu_287_p1;

assign local_mem_ce0 = local_mem_ce0_local;

assign local_mem_ce1 = local_mem_ce1_local;

assign local_mem_d1 = tCh_reg_538;

assign local_mem_we1 = local_mem_we1_local;

assign match_condition_fu_339_p2 = (icmp_ln635_1_fu_328_p2 & and_ln635_fu_333_p2);

assign outFlag_fu_390_p2 = ((i_4_reg_521 == 32'd0) ? 1'b1 : 1'b0);

assign outValue_2_fu_460_p4 = {{outValue_fu_104[31:16]}, {add_ln643_fu_432_p2}, {outValue_fu_104[7:0]}};

assign outValue_out = outValue_fu_104;

assign p_out = empty_fu_100;

assign select_ln654_fu_410_p3 = ((boostFlag_reg_555[0:0] == 1'b1) ? 8'd0 : add_ln654_fu_405_p2);

assign skip_condition_fu_308_p2 = ((skip_len_reg == 16'd0) ? 1'b1 : 1'b0);

assign storemerge_cast_fu_480_p1 = ap_phi_reg_pp0_iter1_storemerge_reg_188;

assign sub_ln646_fu_375_p2 = (i_4_reg_521 - zext_ln646_fu_372_p1);

assign tCh_fu_243_p1 = bestMatchStream_dout[7:0];

assign tmp_fu_263_p4 = {{bestMatchStream_dout[31:30]}};

assign trunc_ln617_fu_284_p1 = i_4_reg_521[13:0];

assign trunc_ln642_fu_450_p1 = add_ln642_fu_444_p2[13:0];

assign trunc_ln646_fu_380_p1 = sub_ln646_fu_375_p2[13:0];

assign trunc_ln662_fu_357_p1 = match_loc_reg_i[13:0];

assign zext_ln627_fu_287_p1 = trunc_ln617_fu_284_p1;

assign zext_ln646_fu_372_p1 = tOffset_reg_550;

assign zext_ln662_1_fu_470_p1 = trunc_ln642_fu_450_p1;

assign zext_ln662_2_fu_423_p1 = trunc_ln646_fu_380_p1;

assign zext_ln662_fu_361_p1 = trunc_ln662_fu_357_p1;

endmodule //lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster
