// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        p_kernel_val_0_V_1_read,
        p_kernel_val_0_V_2_read,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_2_read,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_1_read
);

parameter    ap_ST_fsm_state1 = 4'b1;
parameter    ap_ST_fsm_state2 = 4'b10;
parameter    ap_ST_fsm_pp0_stage0 = 4'b100;
parameter    ap_ST_fsm_state9 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv10_2D2 = 10'b1011010010;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv10_2D0 = 10'b1011010000;
parameter    ap_const_lv10_2CF = 10'b1011001111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv11_59E = 11'b10110011110;
parameter    ap_const_lv10_3FE = 10'b1111111110;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv10_3FD = 10'b1111111101;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv11_502 = 11'b10100000010;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv12_500 = 12'b10100000000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_9FE = 12'b100111111110;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_FF = 8'b11111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [1:0] p_kernel_val_0_V_1_read;
input  [1:0] p_kernel_val_0_V_2_read;
input  [2:0] p_kernel_val_1_V_0_read;
input  [3:0] p_kernel_val_1_V_2_read;
input  [1:0] p_kernel_val_2_V_0_read;
input  [2:0] p_kernel_val_2_V_1_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] exitcond_reg_1280;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_reg_1280;
reg   [0:0] or_cond_i_i_reg_1289;
reg   [0:0] ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289;
reg   [0:0] icmp_reg_1245;
reg   [0:0] tmp_s_reg_1236;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] or_cond_i_reg_1310;
reg   [0:0] ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310;
reg   [10:0] p_027_0_i_reg_301;
wire  signed [9:0] OP2_V_0_1_cast_fu_312_p1;
reg  signed [9:0] OP2_V_0_1_cast_reg_1197;
wire  signed [9:0] OP2_V_0_2_cast_fu_316_p1;
reg  signed [9:0] OP2_V_0_2_cast_reg_1202;
wire  signed [10:0] OP2_V_1_cast_fu_320_p1;
reg  signed [10:0] OP2_V_1_cast_reg_1207;
wire   [11:0] OP2_V_1_2_cast_fu_324_p1;
reg   [11:0] OP2_V_1_2_cast_reg_1212;
wire  signed [9:0] OP2_V_2_cast_fu_328_p1;
reg  signed [9:0] OP2_V_2_cast_reg_1217;
wire   [10:0] OP2_V_2_1_cast_fu_332_p1;
reg   [10:0] OP2_V_2_1_cast_reg_1222;
wire   [0:0] exitcond2_fu_336_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [9:0] i_V_fu_342_p2;
reg   [9:0] i_V_reg_1231;
wire   [0:0] tmp_s_fu_348_p2;
wire   [0:0] tmp_158_not_fu_354_p2;
reg   [0:0] tmp_158_not_reg_1240;
wire   [0:0] icmp_fu_370_p2;
wire   [0:0] tmp_2_fu_376_p2;
reg   [0:0] tmp_2_reg_1250;
wire   [0:0] tmp_198_1_fu_382_p2;
reg   [0:0] tmp_198_1_reg_1254;
wire   [0:0] tmp_3_fu_388_p2;
reg   [0:0] tmp_3_reg_1258;
wire   [1:0] tmp_42_fu_484_p2;
reg   [1:0] tmp_42_reg_1265;
wire   [1:0] row_assign_10_1_t_fu_498_p2;
reg   [1:0] row_assign_10_1_t_reg_1270;
wire   [1:0] row_assign_10_2_t_fu_512_p2;
reg   [1:0] row_assign_10_2_t_reg_1275;
wire   [0:0] exitcond_fu_522_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_condition_127;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_reg_1280;
wire   [10:0] j_V_fu_528_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i_i_fu_580_p2;
wire   [12:0] x_fu_654_p3;
reg   [12:0] x_reg_1293;
wire   [1:0] tmp_46_fu_662_p1;
reg   [1:0] tmp_46_reg_1298;
reg   [1:0] ap_pipeline_reg_pp0_iter1_tmp_46_reg_1298;
wire   [0:0] brmerge_fu_666_p2;
reg   [0:0] brmerge_reg_1303;
reg   [0:0] ap_pipeline_reg_pp0_iter1_brmerge_reg_1303;
wire   [0:0] or_cond_i_fu_671_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310;
reg   [0:0] ap_pipeline_reg_pp0_iter2_or_cond_i_reg_1310;
reg   [0:0] ap_pipeline_reg_pp0_iter3_or_cond_i_reg_1310;
reg   [10:0] k_buf_0_val_3_addr_reg_1314;
reg   [10:0] k_buf_0_val_4_addr_reg_1320;
reg   [10:0] k_buf_0_val_5_addr_reg_1326;
wire   [7:0] src_kernel_win_0_va_23_fu_809_p3;
reg   [7:0] src_kernel_win_0_va_23_reg_1332;
reg   [7:0] ap_pipeline_reg_pp0_iter3_src_kernel_win_0_va_23_reg_1332;
wire   [7:0] src_kernel_win_0_va_24_fu_827_p3;
reg   [7:0] src_kernel_win_0_va_24_reg_1339;
wire   [7:0] src_kernel_win_0_va_25_fu_845_p3;
reg   [7:0] src_kernel_win_0_va_25_reg_1344;
wire  signed [10:0] grp_fu_1106_p3;
reg  signed [10:0] p_Val2_25_0_1_reg_1349;
wire   [10:0] p_Val2_1_fu_883_p2;
reg   [10:0] p_Val2_1_reg_1354;
wire   [7:0] tmp_50_fu_888_p1;
reg   [7:0] tmp_50_reg_1359;
wire   [11:0] p_Val2_25_1_1_fu_936_p2;
reg   [11:0] p_Val2_25_1_1_reg_1364;
wire   [11:0] p_Val2_1_2_fu_945_p2;
reg   [11:0] p_Val2_1_2_reg_1369;
wire   [9:0] p_Val2_2_fu_963_p2;
reg   [9:0] p_Val2_2_reg_1374;
wire   [7:0] tmp_52_fu_968_p1;
reg   [7:0] tmp_52_reg_1379;
wire   [10:0] p_Val2_2_1_fu_976_p2;
reg   [10:0] p_Val2_2_1_reg_1384;
wire   [7:0] tmp_53_fu_981_p1;
reg   [7:0] tmp_53_reg_1389;
wire   [7:0] tmp6_fu_985_p2;
reg   [7:0] tmp6_reg_1394;
wire   [7:0] p_Val2_7_fu_1098_p3;
reg   [7:0] p_Val2_7_reg_1399;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
reg   [9:0] p_014_0_i_reg_290;
wire   [0:0] ap_CS_fsm_state9;
wire  signed [31:0] col_assign_cast_fu_676_p1;
reg   [7:0] src_kernel_win_0_va_fu_134;
reg   [7:0] src_kernel_win_0_va_18_fu_138;
reg   [7:0] src_kernel_win_0_va_19_fu_142;
reg   [7:0] src_kernel_win_0_va_20_fu_146;
reg   [7:0] src_kernel_win_0_va_21_fu_150;
reg   [7:0] src_kernel_win_0_va_22_fu_154;
reg   [7:0] right_border_buf_0_s_fu_158;
wire   [7:0] col_buf_0_val_0_0_fu_717_p3;
reg   [7:0] right_border_buf_0_14_fu_162;
reg   [7:0] right_border_buf_0_15_fu_166;
reg   [7:0] right_border_buf_0_16_fu_170;
wire   [7:0] col_buf_0_val_1_0_fu_736_p3;
reg   [7:0] right_border_buf_0_17_fu_174;
reg   [7:0] right_border_buf_0_18_fu_178;
wire   [7:0] col_buf_0_val_2_0_fu_755_p3;
wire   [8:0] tmp_37_fu_360_p4;
wire   [9:0] tmp_4_fu_394_p2;
wire   [10:0] tmp_212_cast_cast_fu_400_p1;
wire   [1:0] tmp_38_fu_416_p1;
wire   [9:0] p_assign_6_1_fu_420_p2;
wire   [1:0] p_assign_6_1_cast_fu_426_p2;
wire   [9:0] p_assign_6_2_fu_444_p2;
wire   [10:0] p_assign_8_fu_410_p2;
wire   [0:0] tmp_5_fu_404_p2;
wire   [1:0] tmp_39_fu_468_p1;
wire   [1:0] tmp_40_fu_472_p1;
wire   [1:0] tmp_41_fu_476_p3;
wire   [0:0] tmp_10_fu_432_p2;
wire   [1:0] p_assign_8_1_fu_438_p2;
wire   [1:0] tmp_24_fu_490_p3;
wire   [0:0] tmp_13_fu_456_p2;
wire   [1:0] p_assign_6_2_cast_fu_450_p2;
wire   [1:0] p_assign_8_2_fu_462_p2;
wire   [1:0] tmp_26_fu_504_p3;
wire   [9:0] tmp_43_fu_534_p4;
wire   [11:0] tmp_45_cast6_fu_518_p1;
wire   [11:0] ImagLoc_x_fu_550_p2;
wire   [0:0] tmp_44_fu_560_p3;
wire   [0:0] tmp_16_fu_574_p2;
wire   [0:0] rev_fu_568_p2;
wire   [0:0] tmp_45_fu_586_p3;
wire   [11:0] p_assign_1_fu_594_p2;
wire   [11:0] p_p2_i_i_fu_600_p3;
wire   [11:0] p_assign_2_fu_618_p2;
wire  signed [12:0] ImagLoc_x_cast_fu_556_p1;
wire   [12:0] p_assign_2_cast_fu_624_p1;
wire   [0:0] tmp_16_not_fu_636_p2;
wire   [0:0] tmp_18_fu_612_p2;
wire   [0:0] sel_tmp7_fu_642_p2;
wire   [0:0] sel_tmp8_fu_648_p2;
wire  signed [12:0] p_p2_i_i_cast_fu_608_p1;
wire   [12:0] sel_tmp_fu_628_p3;
wire   [0:0] icmp2_fu_544_p2;
wire   [1:0] col_assign_3_t_fu_700_p2;
wire   [7:0] tmp_20_fu_705_p5;
wire   [7:0] tmp_21_fu_724_p5;
wire   [7:0] tmp_22_fu_743_p5;
wire   [7:0] tmp_23_fu_798_p5;
wire   [7:0] tmp_25_fu_816_p5;
wire   [7:0] tmp_27_fu_834_p5;
wire   [8:0] OP1_V_0_cast_fu_861_p1;
wire  signed [8:0] p_Val2_s_fu_865_p2;
wire  signed [2:0] p_Val2_1_fu_883_p0;
wire   [7:0] p_Val2_1_fu_883_p1;
wire  signed [10:0] grp_fu_1113_p3;
wire  signed [11:0] tmp_227_1_cast_cast_fu_930_p1;
wire  signed [11:0] p_Val2_25_0_2_cast_fu_927_p1;
wire   [3:0] p_Val2_1_2_fu_945_p0;
wire   [7:0] p_Val2_1_2_fu_945_p1;
wire   [7:0] tmp_49_fu_933_p1;
wire  signed [1:0] p_Val2_2_fu_963_p0;
wire   [7:0] p_Val2_2_fu_963_p1;
wire   [2:0] p_Val2_2_1_fu_976_p0;
wire   [7:0] p_Val2_2_1_fu_976_p1;
wire   [7:0] tmp_28_fu_950_p2;
wire   [7:0] tmp_51_fu_955_p1;
wire   [9:0] tmp_227_2_2_cast_cas_fu_1003_p1;
wire   [9:0] tmp5_fu_1010_p2;
wire  signed [10:0] tmp5_cast_fu_1015_p1;
wire   [10:0] tmp4_fu_1019_p2;
wire   [11:0] tmp3_fu_1006_p2;
wire  signed [11:0] tmp4_cast_fu_1024_p1;
wire   [11:0] p_Val2_5_fu_1028_p2;
wire   [7:0] tmp8_fu_1042_p2;
wire   [7:0] tmp7_fu_1046_p2;
wire   [0:0] isneg_fu_1034_p3;
wire   [3:0] tmp_29_fu_1056_p4;
wire   [0:0] not_i_i_i_fu_1072_p2;
wire   [0:0] tmp_i_i_fu_1066_p2;
wire   [0:0] overflow_fu_1078_p2;
wire   [0:0] tmp_i_i_89_fu_1092_p2;
wire   [7:0] p_mux_i_i_cast_fu_1084_p3;
wire   [7:0] p_Val2_4_fu_1051_p2;
wire  signed [1:0] grp_fu_1106_p0;
wire   [7:0] grp_fu_1106_p1;
wire  signed [1:0] grp_fu_1113_p0;
wire   [7:0] grp_fu_1113_p1;
reg   [3:0] ap_NS_fsm;
wire   [9:0] grp_fu_1106_p10;
wire   [9:0] grp_fu_1113_p10;
wire   [11:0] p_Val2_1_2_fu_945_p10;
wire   [10:0] p_Val2_1_fu_883_p10;
wire   [10:0] p_Val2_2_1_fu_976_p10;
wire   [9:0] p_Val2_2_fu_963_p10;
reg    ap_condition_135;
reg    ap_condition_880;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'b1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_1314),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_V_dout)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_1320),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_1_k_buf_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_1326),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

image_filter_mux_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_hbi_x_U43(
    .din1(right_border_buf_0_s_fu_158),
    .din2(right_border_buf_0_14_fu_162),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_t_fu_700_p2),
    .dout(tmp_20_fu_705_p5)
);

image_filter_mux_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_hbi_x_U44(
    .din1(right_border_buf_0_16_fu_170),
    .din2(right_border_buf_0_17_fu_174),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_t_fu_700_p2),
    .dout(tmp_21_fu_724_p5)
);

image_filter_mux_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_hbi_x_U45(
    .din1(right_border_buf_0_18_fu_178),
    .din2(right_border_buf_0_15_fu_166),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_t_fu_700_p2),
    .dout(tmp_22_fu_743_p5)
);

image_filter_mux_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_hbi_x_U46(
    .din1(col_buf_0_val_0_0_fu_717_p3),
    .din2(col_buf_0_val_1_0_fu_736_p3),
    .din3(col_buf_0_val_2_0_fu_755_p3),
    .din4(tmp_42_reg_1265),
    .dout(tmp_23_fu_798_p5)
);

image_filter_mux_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_hbi_x_U47(
    .din1(col_buf_0_val_0_0_fu_717_p3),
    .din2(col_buf_0_val_1_0_fu_736_p3),
    .din3(col_buf_0_val_2_0_fu_755_p3),
    .din4(row_assign_10_1_t_reg_1270),
    .dout(tmp_25_fu_816_p5)
);

image_filter_mux_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
image_filter_mux_hbi_x_U48(
    .din1(col_buf_0_val_0_0_fu_717_p3),
    .din2(col_buf_0_val_1_0_fu_736_p3),
    .din3(col_buf_0_val_2_0_fu_755_p3),
    .din4(row_assign_10_2_t_reg_1275),
    .dout(tmp_27_fu_834_p5)
);

image_filter_mac_pcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 11 ))
image_filter_mac_pcA_U49(
    .din0(grp_fu_1106_p0),
    .din1(grp_fu_1106_p1),
    .din2(p_Val2_s_fu_865_p2),
    .dout(grp_fu_1106_p3)
);

image_filter_mac_qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
image_filter_mac_qcK_U50(
    .din0(grp_fu_1113_p0),
    .din1(grp_fu_1113_p1),
    .din2(p_Val2_25_0_1_reg_1349),
    .dout(grp_fu_1113_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == exitcond_fu_522_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_fu_336_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_fu_336_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_condition_135 == 1'b1)) begin
            if (~(1'b1 == ap_enable_reg_pp0_iter1)) begin
                ap_enable_reg_pp0_iter3 <= 1'b0;
            end else if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_fu_336_p2))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_014_0_i_reg_290 <= i_V_reg_1231;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        p_014_0_i_reg_290 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_fu_522_p2))) begin
        p_027_0_i_reg_301 <= j_V_fu_528_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_fu_336_p2))) begin
        p_027_0_i_reg_301 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        OP2_V_0_1_cast_reg_1197 <= OP2_V_0_1_cast_fu_312_p1;
        OP2_V_0_2_cast_reg_1202 <= OP2_V_0_2_cast_fu_316_p1;
        OP2_V_1_2_cast_reg_1212[3 : 0] <= OP2_V_1_2_cast_fu_324_p1[3 : 0];
        OP2_V_1_cast_reg_1207 <= OP2_V_1_cast_fu_320_p1;
        OP2_V_2_1_cast_reg_1222[2 : 0] <= OP2_V_2_1_cast_fu_332_p1[2 : 0];
        OP2_V_2_cast_reg_1217 <= OP2_V_2_cast_fu_328_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))))) begin
        ap_pipeline_reg_pp0_iter1_brmerge_reg_1303 <= brmerge_reg_1303;
        ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 <= exitcond_reg_1280;
        ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289 <= or_cond_i_i_reg_1289;
        ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310 <= or_cond_i_reg_1310;
        ap_pipeline_reg_pp0_iter1_tmp_46_reg_1298 <= tmp_46_reg_1298;
        exitcond_reg_1280 <= exitcond_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) begin
        ap_pipeline_reg_pp0_iter2_exitcond_reg_1280 <= ap_pipeline_reg_pp0_iter1_exitcond_reg_1280;
        ap_pipeline_reg_pp0_iter2_or_cond_i_reg_1310 <= ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310;
        ap_pipeline_reg_pp0_iter3_or_cond_i_reg_1310 <= ap_pipeline_reg_pp0_iter2_or_cond_i_reg_1310;
        ap_pipeline_reg_pp0_iter3_src_kernel_win_0_va_23_reg_1332 <= src_kernel_win_0_va_23_reg_1332;
        ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310 <= ap_pipeline_reg_pp0_iter3_or_cond_i_reg_1310;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & (1'b0 == exitcond_fu_522_p2))) begin
        brmerge_reg_1303 <= brmerge_fu_666_p2;
        or_cond_i_i_reg_1289 <= or_cond_i_i_fu_580_p2;
        or_cond_i_reg_1310 <= or_cond_i_fu_671_p2;
        tmp_46_reg_1298 <= tmp_46_fu_662_p1;
        x_reg_1293 <= x_fu_654_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_1231 <= i_V_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond2_fu_336_p2))) begin
        icmp_reg_1245 <= icmp_fu_370_p2;
        row_assign_10_1_t_reg_1270 <= row_assign_10_1_t_fu_498_p2;
        row_assign_10_2_t_reg_1275 <= row_assign_10_2_t_fu_512_p2;
        tmp_158_not_reg_1240 <= tmp_158_not_fu_354_p2;
        tmp_198_1_reg_1254 <= tmp_198_1_fu_382_p2;
        tmp_2_reg_1250 <= tmp_2_fu_376_p2;
        tmp_3_reg_1258 <= tmp_3_fu_388_p2;
        tmp_42_reg_1265 <= tmp_42_fu_484_p2;
        tmp_s_reg_1236 <= tmp_s_fu_348_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & (exitcond_reg_1280 == 1'b0))) begin
        k_buf_0_val_3_addr_reg_1314 <= col_assign_cast_fu_676_p1;
        k_buf_0_val_4_addr_reg_1320 <= col_assign_cast_fu_676_p1;
        k_buf_0_val_5_addr_reg_1326 <= col_assign_cast_fu_676_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == ap_pipeline_reg_pp0_iter2_or_cond_i_reg_1310))) begin
        p_Val2_1_2_reg_1369 <= p_Val2_1_2_fu_945_p2;
        p_Val2_25_1_1_reg_1364 <= p_Val2_25_1_1_fu_936_p2;
        p_Val2_2_1_reg_1384 <= p_Val2_2_1_fu_976_p2;
        p_Val2_2_reg_1374 <= p_Val2_2_fu_963_p2;
        tmp6_reg_1394 <= tmp6_fu_985_p2;
        tmp_52_reg_1379 <= tmp_52_fu_968_p1;
        tmp_53_reg_1389 <= tmp_53_fu_981_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310))) begin
        p_Val2_1_reg_1354 <= p_Val2_1_fu_883_p2;
        tmp_50_reg_1359 <= tmp_50_fu_888_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_reg_1310))) begin
        p_Val2_25_0_1_reg_1349 <= grp_fu_1106_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == ap_pipeline_reg_pp0_iter3_or_cond_i_reg_1310))) begin
        p_Val2_7_reg_1399 <= p_Val2_7_fu_1098_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))))) begin
        right_border_buf_0_14_fu_162 <= right_border_buf_0_s_fu_158;
        right_border_buf_0_15_fu_166 <= right_border_buf_0_18_fu_178;
        right_border_buf_0_16_fu_170 <= col_buf_0_val_1_0_fu_736_p3;
        right_border_buf_0_17_fu_174 <= right_border_buf_0_16_fu_170;
        right_border_buf_0_18_fu_178 <= col_buf_0_val_2_0_fu_755_p3;
        right_border_buf_0_s_fu_158 <= col_buf_0_val_0_0_fu_717_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_reg_1280))) begin
        src_kernel_win_0_va_18_fu_138 <= src_kernel_win_0_va_fu_134;
        src_kernel_win_0_va_fu_134 <= src_kernel_win_0_va_23_reg_1332;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))))) begin
        src_kernel_win_0_va_19_fu_142 <= src_kernel_win_0_va_24_fu_827_p3;
        src_kernel_win_0_va_20_fu_146 <= src_kernel_win_0_va_19_fu_142;
        src_kernel_win_0_va_21_fu_150 <= src_kernel_win_0_va_25_fu_845_p3;
        src_kernel_win_0_va_22_fu_154 <= src_kernel_win_0_va_21_fu_150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))))) begin
        src_kernel_win_0_va_23_reg_1332 <= src_kernel_win_0_va_23_fu_809_p3;
        src_kernel_win_0_va_24_reg_1339 <= src_kernel_win_0_va_24_fu_827_p3;
        src_kernel_win_0_va_25_reg_1344 <= src_kernel_win_0_va_25_fu_845_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond2_fu_336_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond2_fu_336_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == tmp_2_reg_1250)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == tmp_2_reg_1250)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == tmp_198_1_reg_1254)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_880 == 1'b1)) begin
        if ((~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236))) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (((1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_198_1_reg_1254))) begin
            k_buf_0_val_4_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == tmp_198_1_reg_1254)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == tmp_2_reg_1250)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_880 == 1'b1)) begin
        if ((~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236))) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (((1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_2_reg_1250))) begin
            k_buf_0_val_5_d1 = p_src_data_stream_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b0 == tmp_2_reg_1250)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236)))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)))))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(1'b0 == exitcond2_fu_336_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter5) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b1 == ap_enable_reg_pp0_iter4)) & ~((1'b1 == ap_enable_reg_pp0_iter2) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter3)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter5) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_enable_reg_pp0_iter2) & ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0))) & ~(1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter3)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_fu_556_p1 = $signed(ImagLoc_x_fu_550_p2);

assign ImagLoc_x_fu_550_p2 = ($signed(ap_const_lv12_FFF) + $signed(tmp_45_cast6_fu_518_p1));

assign OP1_V_0_cast_fu_861_p1 = src_kernel_win_0_va_22_fu_154;

assign OP2_V_0_1_cast_fu_312_p1 = $signed(p_kernel_val_0_V_1_read);

assign OP2_V_0_2_cast_fu_316_p1 = $signed(p_kernel_val_0_V_2_read);

assign OP2_V_1_2_cast_fu_324_p1 = p_kernel_val_1_V_2_read;

assign OP2_V_1_cast_fu_320_p1 = $signed(p_kernel_val_1_V_0_read);

assign OP2_V_2_1_cast_fu_332_p1 = p_kernel_val_2_V_1_read;

assign OP2_V_2_cast_fu_328_p1 = $signed(p_kernel_val_2_V_0_read);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_3];

always @ (*) begin
    ap_condition_127 = (((ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & (1'b0 == icmp_reg_1245) & (p_src_data_stream_V_empty_n == 1'b0)) | ((ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289) & ~(1'b0 == icmp_reg_1245) & ~(1'b0 == tmp_s_reg_1236) & (p_src_data_stream_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_135 = ~(((1'b1 == ap_enable_reg_pp0_iter2) & (ap_condition_127 == 1'b1)) | ((1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b0 == ap_pipeline_reg_pp0_iter4_or_cond_i_reg_1310) & (p_dst_data_stream_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_880 = ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_pipeline_reg_pp0_iter1_exitcond_reg_1280 == 1'b0) & ~(1'b0 == ap_pipeline_reg_pp0_iter1_or_cond_i_i_reg_1289));
end

assign brmerge_fu_666_p2 = (tmp_158_not_reg_1240 | tmp_16_fu_574_p2);

assign col_assign_3_t_fu_700_p2 = (ap_pipeline_reg_pp0_iter1_tmp_46_reg_1298 ^ ap_const_lv2_3);

assign col_assign_cast_fu_676_p1 = $signed(x_reg_1293);

assign col_buf_0_val_0_0_fu_717_p3 = ((ap_pipeline_reg_pp0_iter1_brmerge_reg_1303[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_20_fu_705_p5);

assign col_buf_0_val_1_0_fu_736_p3 = ((ap_pipeline_reg_pp0_iter1_brmerge_reg_1303[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_21_fu_724_p5);

assign col_buf_0_val_2_0_fu_755_p3 = ((ap_pipeline_reg_pp0_iter1_brmerge_reg_1303[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_22_fu_743_p5);

assign exitcond2_fu_336_p2 = ((p_014_0_i_reg_290 == ap_const_lv10_2D2) ? 1'b1 : 1'b0);

assign exitcond_fu_522_p2 = ((p_027_0_i_reg_301 == ap_const_lv11_502) ? 1'b1 : 1'b0);

assign grp_fu_1106_p0 = OP2_V_0_1_cast_reg_1197;

assign grp_fu_1106_p1 = grp_fu_1106_p10;

assign grp_fu_1106_p10 = src_kernel_win_0_va_21_fu_150;

assign grp_fu_1113_p0 = OP2_V_0_2_cast_reg_1202;

assign grp_fu_1113_p1 = grp_fu_1113_p10;

assign grp_fu_1113_p10 = src_kernel_win_0_va_25_reg_1344;

assign i_V_fu_342_p2 = (p_014_0_i_reg_290 + ap_const_lv10_1);

assign icmp2_fu_544_p2 = ((tmp_43_fu_534_p4 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign icmp_fu_370_p2 = ((tmp_37_fu_360_p4 != ap_const_lv9_0) ? 1'b1 : 1'b0);

assign isneg_fu_1034_p3 = p_Val2_5_fu_1028_p2[ap_const_lv32_B];

assign j_V_fu_528_p2 = (p_027_0_i_reg_301 + ap_const_lv11_1);

assign k_buf_0_val_3_address0 = col_assign_cast_fu_676_p1;

assign k_buf_0_val_4_address0 = col_assign_cast_fu_676_p1;

assign k_buf_0_val_5_address0 = col_assign_cast_fu_676_p1;

assign not_i_i_i_fu_1072_p2 = ((tmp_29_fu_1056_p4 != ap_const_lv4_0) ? 1'b1 : 1'b0);

assign or_cond_i_fu_671_p2 = (icmp_reg_1245 & icmp2_fu_544_p2);

assign or_cond_i_i_fu_580_p2 = (tmp_16_fu_574_p2 & rev_fu_568_p2);

assign overflow_fu_1078_p2 = (not_i_i_i_fu_1072_p2 & tmp_i_i_fu_1066_p2);

assign p_Val2_1_2_fu_945_p0 = OP2_V_1_2_cast_reg_1212;

assign p_Val2_1_2_fu_945_p1 = p_Val2_1_2_fu_945_p10;

assign p_Val2_1_2_fu_945_p10 = src_kernel_win_0_va_24_reg_1339;

assign p_Val2_1_2_fu_945_p2 = (p_Val2_1_2_fu_945_p0 * p_Val2_1_2_fu_945_p1);

assign p_Val2_1_fu_883_p0 = OP2_V_1_cast_reg_1207;

assign p_Val2_1_fu_883_p1 = p_Val2_1_fu_883_p10;

assign p_Val2_1_fu_883_p10 = src_kernel_win_0_va_20_fu_146;

assign p_Val2_1_fu_883_p2 = ($signed(p_Val2_1_fu_883_p0) * $signed({{1'b0}, {p_Val2_1_fu_883_p1}}));

assign p_Val2_25_0_2_cast_fu_927_p1 = grp_fu_1113_p3;

assign p_Val2_25_1_1_fu_936_p2 = ($signed(tmp_227_1_cast_cast_fu_930_p1) + $signed(p_Val2_25_0_2_cast_fu_927_p1));

assign p_Val2_2_1_fu_976_p0 = OP2_V_2_1_cast_reg_1222;

assign p_Val2_2_1_fu_976_p1 = p_Val2_2_1_fu_976_p10;

assign p_Val2_2_1_fu_976_p10 = src_kernel_win_0_va_fu_134;

assign p_Val2_2_1_fu_976_p2 = (p_Val2_2_1_fu_976_p0 * p_Val2_2_1_fu_976_p1);

assign p_Val2_2_fu_963_p0 = OP2_V_2_cast_reg_1217;

assign p_Val2_2_fu_963_p1 = p_Val2_2_fu_963_p10;

assign p_Val2_2_fu_963_p10 = src_kernel_win_0_va_18_fu_138;

assign p_Val2_2_fu_963_p2 = ($signed(p_Val2_2_fu_963_p0) * $signed({{1'b0}, {p_Val2_2_fu_963_p1}}));

assign p_Val2_4_fu_1051_p2 = (tmp6_reg_1394 + tmp7_fu_1046_p2);

assign p_Val2_5_fu_1028_p2 = ($signed(tmp3_fu_1006_p2) + $signed(tmp4_cast_fu_1024_p1));

assign p_Val2_7_fu_1098_p3 = ((tmp_i_i_89_fu_1092_p2[0:0] === 1'b1) ? p_mux_i_i_cast_fu_1084_p3 : p_Val2_4_fu_1051_p2);

assign p_Val2_s_fu_865_p2 = (ap_const_lv9_0 - OP1_V_0_cast_fu_861_p1);

assign p_assign_1_fu_594_p2 = (ap_const_lv12_1 - tmp_45_cast6_fu_518_p1);

assign p_assign_2_cast_fu_624_p1 = p_assign_2_fu_618_p2;

assign p_assign_2_fu_618_p2 = ($signed(ap_const_lv12_9FE) - $signed(p_p2_i_i_fu_600_p3));

assign p_assign_6_1_cast_fu_426_p2 = (tmp_38_fu_416_p1 ^ ap_const_lv2_2);

assign p_assign_6_1_fu_420_p2 = ($signed(p_014_0_i_reg_290) + $signed(ap_const_lv10_3FE));

assign p_assign_6_2_cast_fu_450_p2 = (tmp_38_fu_416_p1 + ap_const_lv2_1);

assign p_assign_6_2_fu_444_p2 = ($signed(p_014_0_i_reg_290) + $signed(ap_const_lv10_3FD));

assign p_assign_8_1_fu_438_p2 = ($signed(ap_const_lv2_2) - $signed(p_assign_6_1_cast_fu_426_p2));

assign p_assign_8_2_fu_462_p2 = (ap_const_lv2_1 - tmp_38_fu_416_p1);

assign p_assign_8_fu_410_p2 = ($signed(ap_const_lv11_59E) - $signed(tmp_212_cast_cast_fu_400_p1));

assign p_dst_data_stream_V_din = p_Val2_7_reg_1399;

assign p_mux_i_i_cast_fu_1084_p3 = ((tmp_i_i_fu_1066_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_p2_i_i_cast_fu_608_p1 = $signed(p_p2_i_i_fu_600_p3);

assign p_p2_i_i_fu_600_p3 = ((tmp_45_fu_586_p3[0:0] === 1'b1) ? p_assign_1_fu_594_p2 : ImagLoc_x_fu_550_p2);

assign rev_fu_568_p2 = (tmp_44_fu_560_p3 ^ 1'b1);

assign row_assign_10_1_t_fu_498_p2 = (tmp_24_fu_490_p3 ^ ap_const_lv2_3);

assign row_assign_10_2_t_fu_512_p2 = (tmp_26_fu_504_p3 ^ ap_const_lv2_3);

assign sel_tmp7_fu_642_p2 = (tmp_44_fu_560_p3 | tmp_16_not_fu_636_p2);

assign sel_tmp8_fu_648_p2 = (tmp_18_fu_612_p2 & sel_tmp7_fu_642_p2);

assign sel_tmp_fu_628_p3 = ((or_cond_i_i_fu_580_p2[0:0] === 1'b1) ? ImagLoc_x_cast_fu_556_p1 : p_assign_2_cast_fu_624_p1);

assign src_kernel_win_0_va_23_fu_809_p3 = ((tmp_3_reg_1258[0:0] === 1'b1) ? tmp_23_fu_798_p5 : col_buf_0_val_0_0_fu_717_p3);

assign src_kernel_win_0_va_24_fu_827_p3 = ((tmp_3_reg_1258[0:0] === 1'b1) ? tmp_25_fu_816_p5 : col_buf_0_val_1_0_fu_736_p3);

assign src_kernel_win_0_va_25_fu_845_p3 = ((tmp_3_reg_1258[0:0] === 1'b1) ? tmp_27_fu_834_p5 : col_buf_0_val_2_0_fu_755_p3);

assign tmp3_fu_1006_p2 = (p_Val2_1_2_reg_1369 + p_Val2_25_1_1_reg_1364);

assign tmp4_cast_fu_1024_p1 = $signed(tmp4_fu_1019_p2);

assign tmp4_fu_1019_p2 = ($signed(p_Val2_2_1_reg_1384) + $signed(tmp5_cast_fu_1015_p1));

assign tmp5_cast_fu_1015_p1 = $signed(tmp5_fu_1010_p2);

assign tmp5_fu_1010_p2 = (tmp_227_2_2_cast_cas_fu_1003_p1 + p_Val2_2_reg_1374);

assign tmp6_fu_985_p2 = (tmp_28_fu_950_p2 + tmp_51_fu_955_p1);

assign tmp7_fu_1046_p2 = (tmp_52_reg_1379 + tmp8_fu_1042_p2);

assign tmp8_fu_1042_p2 = (ap_pipeline_reg_pp0_iter3_src_kernel_win_0_va_23_reg_1332 + tmp_53_reg_1389);

assign tmp_10_fu_432_p2 = ((p_assign_6_1_fu_420_p2 < ap_const_lv10_2D0) ? 1'b1 : 1'b0);

assign tmp_13_fu_456_p2 = ((p_assign_6_2_fu_444_p2 < ap_const_lv10_2D0) ? 1'b1 : 1'b0);

assign tmp_158_not_fu_354_p2 = ((p_014_0_i_reg_290 > ap_const_lv10_2CF) ? 1'b1 : 1'b0);

assign tmp_16_fu_574_p2 = (($signed(ImagLoc_x_fu_550_p2) < $signed(12'b10100000000)) ? 1'b1 : 1'b0);

assign tmp_16_not_fu_636_p2 = (tmp_16_fu_574_p2 ^ 1'b1);

assign tmp_18_fu_612_p2 = (($signed(p_p2_i_i_fu_600_p3) < $signed(12'b10100000000)) ? 1'b1 : 1'b0);

assign tmp_198_1_fu_382_p2 = ((p_014_0_i_reg_290 == ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_212_cast_cast_fu_400_p1 = tmp_4_fu_394_p2;

assign tmp_227_1_cast_cast_fu_930_p1 = $signed(p_Val2_1_reg_1354);

assign tmp_227_2_2_cast_cas_fu_1003_p1 = ap_pipeline_reg_pp0_iter3_src_kernel_win_0_va_23_reg_1332;

assign tmp_24_fu_490_p3 = ((tmp_10_fu_432_p2[0:0] === 1'b1) ? p_assign_6_1_cast_fu_426_p2 : p_assign_8_1_fu_438_p2);

assign tmp_26_fu_504_p3 = ((tmp_13_fu_456_p2[0:0] === 1'b1) ? p_assign_6_2_cast_fu_450_p2 : p_assign_8_2_fu_462_p2);

assign tmp_28_fu_950_p2 = (tmp_49_fu_933_p1 + tmp_50_reg_1359);

assign tmp_29_fu_1056_p4 = {{p_Val2_5_fu_1028_p2[ap_const_lv32_B : ap_const_lv32_8]}};

assign tmp_2_fu_376_p2 = ((p_014_0_i_reg_290 == ap_const_lv10_1) ? 1'b1 : 1'b0);

assign tmp_37_fu_360_p4 = {{p_014_0_i_reg_290[ap_const_lv32_9 : ap_const_lv32_1]}};

assign tmp_38_fu_416_p1 = p_014_0_i_reg_290[1:0];

assign tmp_39_fu_468_p1 = tmp_4_fu_394_p2[1:0];

assign tmp_3_fu_388_p2 = ((p_014_0_i_reg_290 > ap_const_lv10_2D0) ? 1'b1 : 1'b0);

assign tmp_40_fu_472_p1 = p_assign_8_fu_410_p2[1:0];

assign tmp_41_fu_476_p3 = ((tmp_5_fu_404_p2[0:0] === 1'b1) ? tmp_39_fu_468_p1 : tmp_40_fu_472_p1);

assign tmp_42_fu_484_p2 = (tmp_41_fu_476_p3 ^ ap_const_lv2_3);

assign tmp_43_fu_534_p4 = {{p_027_0_i_reg_301[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_44_fu_560_p3 = ImagLoc_x_fu_550_p2[ap_const_lv32_B];

assign tmp_45_cast6_fu_518_p1 = p_027_0_i_reg_301;

assign tmp_45_fu_586_p3 = ImagLoc_x_fu_550_p2[ap_const_lv32_B];

assign tmp_46_fu_662_p1 = x_fu_654_p3[1:0];

assign tmp_49_fu_933_p1 = grp_fu_1113_p3[7:0];

assign tmp_4_fu_394_p2 = ($signed(p_014_0_i_reg_290) + $signed(ap_const_lv10_3FF));

assign tmp_50_fu_888_p1 = p_Val2_1_fu_883_p2[7:0];

assign tmp_51_fu_955_p1 = p_Val2_1_2_fu_945_p2[7:0];

assign tmp_52_fu_968_p1 = p_Val2_2_fu_963_p2[7:0];

assign tmp_53_fu_981_p1 = p_Val2_2_1_fu_976_p2[7:0];

assign tmp_5_fu_404_p2 = ((tmp_4_fu_394_p2 < ap_const_lv10_2D0) ? 1'b1 : 1'b0);

assign tmp_i_i_89_fu_1092_p2 = (isneg_fu_1034_p3 | overflow_fu_1078_p2);

assign tmp_i_i_fu_1066_p2 = (isneg_fu_1034_p3 ^ 1'b1);

assign tmp_s_fu_348_p2 = ((p_014_0_i_reg_290 < ap_const_lv10_2D0) ? 1'b1 : 1'b0);

assign x_fu_654_p3 = ((sel_tmp8_fu_648_p2[0:0] === 1'b1) ? p_p2_i_i_cast_fu_608_p1 : sel_tmp_fu_628_p3);

always @ (posedge ap_clk) begin
    OP2_V_1_2_cast_reg_1212[11:4] <= 8'b00000000;
    OP2_V_2_1_cast_reg_1222[10:3] <= 8'b00000000;
end

endmodule //Filter2D
