
mod clock {
    port red clock_enable;
    port red tick;

    wire green tmp;

    tmp[virtual-signal-C] <- if clock_enable[virtual-signal-E] > 0 then 1;

    (tick, tmp)[virtual-signal-C] <- if tmp[virtual-signal-C] < 60 then _;
}
