// Seed: 826279820
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output wand  id_2,
    output uwire id_3,
    output tri0  id_4,
    output wor   id_5,
    input  tri1  id_6
);
  uwire id_8 = 1'b0, id_9;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    output logic id_4,
    input tri1 id_5
);
  wand id_7;
  always @(posedge 1'd0 or posedge id_7) if (1) id_7 = id_1;
  initial
    #1 begin
      id_0 = 1;
    end
  always id_4 = #1 1'b0;
  module_0(
      id_3, id_5, id_7, id_0, id_7, id_0, id_1
  );
endmodule
