#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr  2 15:23:46 2024
# Process ID: 12033
# Current directory: /nfs/home/b/b_mihigo/lab4_encs/lab4_encs.runs/synth_1
# Command line: vivado -log registers_min_max.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source registers_min_max.tcl
# Log file: /nfs/home/b/b_mihigo/lab4_encs/lab4_encs.runs/synth_1/registers_min_max.vds
# Journal file: /nfs/home/b/b_mihigo/lab4_encs/lab4_encs.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source registers_min_max.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.129 ; gain = 26.016 ; free physical = 9786 ; free virtual = 21561
Command: synth_design -top registers_min_max -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12174 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:04 . Memory (MB): peak = 1401.582 ; gain = 85.801 ; free physical = 9677 ; free virtual = 21451
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'registers_min_max' [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/sources_1/imports/lab4/registers_min_max.vhd:21]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/sources_1/imports/lab4/registers_min_max.vhd:29]
WARNING: [Synth 8-614] signal 'D_wire' is read in the process but is not in the sensitivity list [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/sources_1/imports/lab4/registers_min_max.vhd:46]
WARNING: [Synth 8-614] signal 'sel' is read in the process but is not in the sensitivity list [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/sources_1/imports/lab4/registers_min_max.vhd:87]
WARNING: [Synth 8-614] signal 'D_wire' is read in the process but is not in the sensitivity list [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/sources_1/imports/lab4/registers_min_max.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'registers_min_max' (1#1) [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/sources_1/imports/lab4/registers_min_max.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.223 ; gain = 130.441 ; free physical = 9688 ; free virtual = 21463
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1446.223 ; gain = 130.441 ; free physical = 9688 ; free virtual = 21462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1446.223 ; gain = 130.441 ; free physical = 9688 ; free virtual = 21462
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/constrs_1/new/lab4.xdc]
Finished Parsing XDC File [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/constrs_1/new/lab4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.srcs/constrs_1/new/lab4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/registers_min_max_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/registers_min_max_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1827.969 ; gain = 0.000 ; free physical = 9422 ; free virtual = 21197
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9501 ; free virtual = 21276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9501 ; free virtual = 21276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9503 ; free virtual = 21278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9494 ; free virtual = 21269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registers_min_max 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9482 ; free virtual = 21259
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9360 ; free virtual = 21136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9360 ; free virtual = 21136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9358 ; free virtual = 21134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9358 ; free virtual = 21134
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9358 ; free virtual = 21134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9358 ; free virtual = 21134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9358 ; free virtual = 21134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9358 ; free virtual = 21134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9358 ; free virtual = 21134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     2|
|3     |LUT5 |    10|
|4     |LUT6 |    28|
|5     |FDCE |    12|
|6     |FDPE |     4|
|7     |IBUF |     8|
|8     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    77|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9358 ; free virtual = 21134
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1827.969 ; gain = 130.441 ; free physical = 9413 ; free virtual = 21189
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 1827.969 ; gain = 512.188 ; free physical = 9423 ; free virtual = 21200
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1827.973 ; gain = 524.844 ; free physical = 9409 ; free virtual = 21186
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/nfs/home/b/b_mihigo/lab4_encs/lab4_encs.runs/synth_1/registers_min_max.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file registers_min_max_utilization_synth.rpt -pb registers_min_max_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1851.992 ; gain = 0.000 ; free physical = 9411 ; free virtual = 21187
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 15:26:45 2024...
