

================================================================
== Vivado HLS Report for 'atsc_fpll'
================================================================
* Date:           Mon Jul  3 17:33:48 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        atsc_fpll
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.67|      4.07|        0.58|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_atsc_fpll_work_fu_72  |atsc_fpll_work  |    ?|    ?|    ?|    ?|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       1|
|FIFO             |        -|      -|       -|       -|
|Instance         |        4|     62|   13615|   19803|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      16|
|Register         |        -|      -|      86|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|     62|   13701|   19820|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      4|       2|       7|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+-------+-------+
    |              Instance              |             Module             | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------------------+--------------------------------+---------+-------+-------+-------+
    |atsc_fpll_fdiv_32ns_32ns_32_16_U55  |atsc_fpll_fdiv_32ns_32ns_32_16  |        0|      0|    761|    800|
    |grp_atsc_fpll_work_fu_72            |atsc_fpll_work                  |        4|     62|  12854|  19003|
    +------------------------------------+--------------------------------+---------+-------+-------+-------+
    |Total                               |                                |        4|     62|  13615|  19803|
    +------------------------------------+--------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |out_last_V_tmp_fu_112_p2  |    or    |      0|  0|   1|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   1|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|         19|    1|         19|
    |ap_sig_ioackin_out_TREADY  |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  16|         21|    2|         21|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  18|   0|   18|          0|
    |ap_reg_ioackin_out_TREADY                       |   1|   0|    1|          0|
    |grp_atsc_fpll_work_fu_72_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |last0_reg_122                                   |   1|   0|    1|          0|
    |out_last_V_tmp_reg_132                          |   1|   0|    1|          0|
    |pll_in_M_imag_reg_127                           |  32|   0|   32|          0|
    |pll_in_M_real_reg_117                           |  32|   0|   32|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  86|   0|   86|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |   atsc_fpll  | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none |   atsc_fpll  | return value |
|in_TDATA    |  in |   32|     axis     |    in_data   |    pointer   |
|in_TVALID   |  in |    1|     axis     |    in_data   |    pointer   |
|in_TREADY   | out |    1|     axis     |   in_last_V  |    pointer   |
|in_TLAST    |  in |    1|     axis     |   in_last_V  |    pointer   |
|out_TDATA   | out |   32|     axis     |   out_data   |    pointer   |
|out_TVALID  | out |    1|     axis     |  out_last_V  |    pointer   |
|out_TREADY  |  in |    1|     axis     |  out_last_V  |    pointer   |
|out_TLAST   | out |    1|     axis     |  out_last_V  |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

