{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600991352794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600991352799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 24 19:49:12 2020 " "Processing started: Thu Sep 24 19:49:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600991352799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991352799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991352799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600991353279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600991353279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "D:/digitalDesign/lab2/top_level.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360298 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/digitalDesign/lab2/top_level.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-d7s " "Found design unit 1: decoder7seg-d7s" {  } { { "decoder7seg.vhd" "" { Text "D:/digitalDesign/lab2/decoder7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360301 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "D:/digitalDesign/lab2/decoder7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-GOOD3 " "Found design unit 1: alu_ns-GOOD3" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_sla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_sla-GOOD3 " "Found design unit 1: alu_sla-GOOD3" {  } { { "alu_sla.vhd" "" { Text "D:/digitalDesign/lab2/alu_sla.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360305 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_sla " "Found entity 1: alu_sla" {  } { { "alu_sla.vhd" "" { Text "D:/digitalDesign/lab2/alu_sla.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_ns " "Elaborating entity \"alu_ns\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600991360366 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp alu_ns.vhd(37) " "VHDL Process Statement warning at alu_ns.vhd(37): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1600991360368 "|alu_ns"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu_ns.vhd(37) " "VHDL Process Statement warning at alu_ns.vhd(37): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1600991360368 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu_ns.vhd(37) " "Inferred latch for \"output\[0\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu_ns.vhd(37) " "Inferred latch for \"output\[1\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu_ns.vhd(37) " "Inferred latch for \"output\[2\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu_ns.vhd(37) " "Inferred latch for \"output\[3\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu_ns.vhd(37) " "Inferred latch for \"output\[4\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu_ns.vhd(37) " "Inferred latch for \"output\[5\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu_ns.vhd(37) " "Inferred latch for \"output\[6\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu_ns.vhd(37) " "Inferred latch for \"output\[7\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] alu_ns.vhd(37) " "Inferred latch for \"output\[8\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] alu_ns.vhd(37) " "Inferred latch for \"output\[9\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] alu_ns.vhd(37) " "Inferred latch for \"output\[10\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] alu_ns.vhd(37) " "Inferred latch for \"output\[11\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] alu_ns.vhd(37) " "Inferred latch for \"output\[12\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] alu_ns.vhd(37) " "Inferred latch for \"output\[13\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] alu_ns.vhd(37) " "Inferred latch for \"output\[14\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360369 "|alu_ns"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] alu_ns.vhd(37) " "Inferred latch for \"output\[15\]\" at alu_ns.vhd(37)" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360370 "|alu_ns"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "alu_ns.vhd" "Mult0" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1600991360558 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1600991360558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600991360601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600991360601 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600991360601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "D:/digitalDesign/lab2/db/mult_tns.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600991360643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991360643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[0\]\$latch " "Latch output\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[1\]\$latch " "Latch output\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[2\]\$latch " "Latch output\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[3\]\$latch " "Latch output\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[4\]\$latch " "Latch output\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[5\]\$latch " "Latch output\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[6\]\$latch " "Latch output\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[7\]\$latch " "Latch output\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[8\]\$latch " "Latch output\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[9\]\$latch " "Latch output\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[10\]\$latch " "Latch output\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[11\]\$latch " "Latch output\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[12\]\$latch " "Latch output\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[3\] " "Ports D and ENA on the latch are fed by the same signal sel\[3\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[13\]\$latch " "Latch output\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[14\]\$latch " "Latch output\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[15\]\$latch " "Latch output\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[2\] " "Ports D and ENA on the latch are fed by the same signal sel\[2\]" {  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1600991360835 ""}  } { { "alu_ns.vhd" "" { Text "D:/digitalDesign/lab2/alu_ns.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1600991360835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600991360965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600991361891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600991361891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600991361949 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600991361949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600991361949 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1600991361949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600991361949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600991361984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 24 19:49:21 2020 " "Processing ended: Thu Sep 24 19:49:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600991361984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600991361984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600991361984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600991361984 ""}
