module wideexpr_00442(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'b00;
  assign y1 = 1'sb1;
  assign y2 = $unsigned(5'sb01010);
  assign y3 = {4{((ctrl[5]?(-(($signed(-(-(2'sb01))))+((-((2'sb00)^~(6'sb000001)))<<(+((ctrl[1]?s6:4'b0000))))))>>((((u6)^(1'b0))^(+(3'b110)))>>>(($unsigned(s0))<({3{($unsigned(4'sb0000))>>>((ctrl[2]?4'b1011:2'b01))}}))):(4'sb0100)<<(6'sb110100)))&(s2)}};
  assign y4 = $signed(-(u6));
  assign y5 = ((((ctrl[0]?((ctrl[5]?5'sb00100:2'sb00))>>>({1{5'sb11010}}):s5))>>>(1'sb1))<<<((ctrl[6]?{(ctrl[1]?s5:$signed(s2)),((ctrl[6]?s3:2'sb00))^((s2)<<<(u4))}:(+((4'sb0111)&(s6)))^(~^(s1)))))|(-(s0));
  assign y6 = $signed(s3);
  assign y7 = $signed((u4)>>>((ctrl[1]?{s4}:{3{5'sb10101}})));
endmodule
