{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357840887622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357840887623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 10 12:01:27 2013 " "Processing started: Thu Jan 10 12:01:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357840887623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357840887623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357840887623 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1357840887996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/colors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/colors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colors-RTL " "Found design unit 1: colors-RTL" {  } { { "VGA/colors.vhd" "" { Text "D:/GitHub/School/VGA/VGA/colors.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888506 ""} { "Info" "ISGN_ENTITY_NAME" "1 colors " "Found entity 1: colors" {  } { { "VGA/colors.vhd" "" { Text "D:/GitHub/School/VGA/VGA/colors.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-RTL " "Found design unit 1: VGA-RTL" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888509 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sync_generator_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sync_generator_tb-de0_vga_sync_generator_tb_arch " "Found design unit 1: de0_vga_sync_generator_tb-de0_vga_sync_generator_tb_arch" {  } { { "VGA/de0_vga_sync_generator_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888511 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sync_generator_tb " "Found entity 1: de0_vga_sync_generator_tb" {  } { { "VGA/de0_vga_sync_generator_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display_tb-RTL " "Found design unit 1: de0_vga_display_tb-RTL" {  } { { "VGA/de0_vga_display_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888514 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display_tb " "Found entity 1: de0_vga_display_tb" {  } { { "VGA/de0_vga_display_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sprite_control_pb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sprite_control_pb_tb-RTL " "Found design unit 1: de0_vga_sprite_control_pb_tb-RTL" {  } { { "VGA/de0_vga_sprite_control_pb_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888516 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sprite_control_pb_tb " "Found entity 1: de0_vga_sprite_control_pb_tb" {  } { { "VGA/de0_vga_sprite_control_pb_tb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sprite_control_pb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sprite_control_pb-RTL " "Found design unit 1: de0_vga_sprite_control_pb-RTL" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888518 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sprite_control_pb " "Found entity 1: de0_vga_sprite_control_pb" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sync_generator-rtl " "Found design unit 1: de0_vga_sync_generator-rtl" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888521 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sync_generator " "Found entity 1: de0_vga_sync_generator" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_debouncer-RTL " "Found design unit 1: de0_debouncer-RTL" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888524 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_Debouncer " "Found entity 1: de0_Debouncer" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/buttondebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/buttondebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonDebounce-RTL " "Found design unit 1: buttonDebounce-RTL" {  } { { "VGA/buttonDebounce.vhd" "" { Text "D:/GitHub/School/VGA/VGA/buttonDebounce.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888527 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonDebounce " "Found entity 1: buttonDebounce" {  } { { "VGA/buttonDebounce.vhd" "" { Text "D:/GitHub/School/VGA/VGA/buttonDebounce.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display-rtl " "Found design unit 1: de0_vga_display-rtl" {  } { { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888531 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display " "Found entity 1: de0_vga_display" {  } { { "VGA/de0_vga_display.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888535 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite-SYN " "Found design unit 1: sprite-SYN" {  } { { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357840888538 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1357840888584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red_sig VGA.vhd(65) " "Verilog HDL or VHDL warning at VGA.vhd(65): object \"red_sig\" assigned a value but never read" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1357840888585 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_sig VGA.vhd(65) " "Verilog HDL or VHDL warning at VGA.vhd(65): object \"green_sig\" assigned a value but never read" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1357840888585 "|VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue_sig VGA.vhd(65) " "Verilog HDL or VHDL warning at VGA.vhd(65): object \"blue_sig\" assigned a value but never read" {  } { { "VGA/VGA.vhd" "" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1357840888585 "|VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_vga_display de0_vga_display:display " "Elaborating entity \"de0_vga_display\" for hierarchy \"de0_vga_display:display\"" {  } { { "VGA/VGA.vhd" "display" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite de0_vga_display:display\|sprite:spriterom " "Elaborating entity \"sprite\" for hierarchy \"de0_vga_display:display\|sprite:spriterom\"" {  } { { "VGA/de0_vga_display.vhd" "spriterom" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\"" {  } { { "sprite.vhd" "altsyncram_component" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\"" {  } { { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1357840888651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component " "Instantiated megafunction \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA.mif " "Parameter \"init_file\" = \"VGA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888652 ""}  } { { "sprite.vhd" "" { Text "D:/GitHub/School/VGA/sprite.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1357840888652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vi91 " "Found entity 1: altsyncram_vi91" {  } { { "db/altsyncram_vi91.tdf" "" { Text "D:/GitHub/School/VGA/db/altsyncram_vi91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vi91 de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated " "Elaborating entity \"altsyncram_vi91\" for hierarchy \"de0_vga_display:display\|sprite:spriterom\|altsyncram:altsyncram_component\|altsyncram_vi91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv de0_vga_display:display\|clkdiv:clockDiv " "Elaborating entity \"clkdiv\" for hierarchy \"de0_vga_display:display\|clkdiv:clockDiv\"" {  } { { "VGA/de0_vga_display.vhd" "clockDiv" { Text "D:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\"" {  } { { "clkdiv.vhd" "altpll_component" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component " "Elaborated megafunction instantiation \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\"" {  } { { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1357840888788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component " "Instantiated megafunction \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clkdiv " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clkdiv\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1357840888790 ""}  } { { "clkdiv.vhd" "" { Text "D:/GitHub/School/VGA/clkdiv.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1357840888790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clkdiv_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clkdiv_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv_altpll " "Found entity 1: clkdiv_altpll" {  } { { "db/clkdiv_altpll.v" "" { Text "D:/GitHub/School/VGA/db/clkdiv_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357840888865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357840888865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv_altpll de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\|clkdiv_altpll:auto_generated " "Elaborating entity \"clkdiv_altpll\" for hierarchy \"de0_vga_display:display\|clkdiv:clockDiv\|altpll:altpll_component\|clkdiv_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_vga_sync_generator de0_vga_sync_generator:generator " "Elaborating entity \"de0_vga_sync_generator\" for hierarchy \"de0_vga_sync_generator:generator\"" {  } { { "VGA/VGA.vhd" "generator" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888869 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "h_on de0_vga_sync_generator.vhd(51) " "VHDL Process Statement warning at de0_vga_sync_generator.vhd(51): inferring latch(es) for signal or variable \"h_on\", which holds its previous value in one or more paths through the process" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1357840888871 "|de0_vga_sync_generator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v_on de0_vga_sync_generator.vhd(78) " "VHDL Process Statement warning at de0_vga_sync_generator.vhd(78): inferring latch(es) for signal or variable \"v_on\", which holds its previous value in one or more paths through the process" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1357840888871 "|de0_vga_sync_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_on de0_vga_sync_generator.vhd(78) " "Inferred latch for \"v_on\" at de0_vga_sync_generator.vhd(78)" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357840888871 "|de0_vga_sync_generator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_on de0_vga_sync_generator.vhd(51) " "Inferred latch for \"h_on\" at de0_vga_sync_generator.vhd(51)" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357840888871 "|de0_vga_sync_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de0_vga_sprite_control_pb de0_vga_sprite_control_pb:sprite " "Elaborating entity \"de0_vga_sprite_control_pb\" for hierarchy \"de0_vga_sprite_control_pb:sprite\"" {  } { { "VGA/VGA.vhd" "sprite" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonDebounce buttonDebounce:debounce2 " "Elaborating entity \"buttonDebounce\" for hierarchy \"buttonDebounce:debounce2\"" {  } { { "VGA/VGA.vhd" "debounce2" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colors colors:color " "Elaborating entity \"colors\" for hierarchy \"colors:color\"" {  } { { "VGA/VGA.vhd" "color" { Text "D:/GitHub/School/VGA/VGA/VGA.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1357840888916 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "de0_vga_sync_generator:generator\|h_on " "Latch de0_vga_sync_generator:generator\|h_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA de0_vga_sync_generator:generator\|h_count\[9\] " "Ports D and ENA on the latch are fed by the same signal de0_vga_sync_generator:generator\|h_count\[9\]" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357840889727 ""}  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357840889727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "de0_vga_sync_generator:generator\|v_on " "Latch de0_vga_sync_generator:generator\|v_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA de0_vga_sync_generator:generator\|v_count\[9\] " "Ports D and ENA on the latch are fed by the same signal de0_vga_sync_generator:generator\|v_count\[9\]" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357840889727 ""}  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357840889727 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "D:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 80 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1357840889730 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1357840889730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1357840890004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1357840890535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1357840890535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1357840890603 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1357840890603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "229 " "Implemented 229 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1357840890603 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1357840890603 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1357840890603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1357840890603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357840890643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 10 12:01:30 2013 " "Processing ended: Thu Jan 10 12:01:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357840890643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357840890643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357840890643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357840890643 ""}
