Coverage Report by instance with details

=================================================================================
=== Instance: /testbench/intf
=== Design Unit: work.axi_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        504       105       399    20.83%

================================Toggle Details================================

Toggle Coverage for instance /testbench/intf --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      araddr[0-31]           0           0                                0.00 
                                      arburst[0-1]           0           0                                0.00 
                                         arid[0-3]           0           0                                0.00 
                                        arlen[0-3]           0           0                                0.00 
                                           arready           1           1                              100.00 
                                       arsize[0-2]           0           0                                0.00 
                                           arvalid           0           1                               50.00 
                                      awaddr[0-31]           0           0                                0.00 
                                      awburst[0-1]           0           0                                0.00 
                                         awid[0-3]           0           0                                0.00 
                                        awlen[0-3]           0           0                                0.00 
                                           awready           1           1                              100.00 
                                       awsize[0-2]           0           0                                0.00 
                                           awvalid           1           0                               50.00 
                                          bid[0-3]           0           0                                0.00 
                                            bready           1           1                              100.00 
                                        bresp[0-1]           0           0                                0.00 
                                            bvalid           1           1                              100.00 
                                               clk           1           1                              100.00 
                                 next_addrrd[0-31]           0           0                                0.00 
                                 next_addrwr[0-31]           0           0                                0.00 
                                        rdata[0-3]           0           1                               50.00 
                                        rdata[4-5]           0           0                                0.00 
                                        rdata[6-7]           0           1                               50.00 
                                          rdata[8]           0           0                                0.00 
                                          rdata[9]           0           1                               50.00 
                                         rdata[10]           0           0                                0.00 
                                      rdata[11-13]           0           1                               50.00 
                                         rdata[14]           0           0                                0.00 
                                      rdata[15-17]           0           1                               50.00 
                                         rdata[18]           0           0                                0.00 
                                         rdata[19]           0           1                               50.00 
                                         rdata[20]           0           0                                0.00 
                                         rdata[21]           0           1                               50.00 
                                         rdata[22]           0           0                                0.00 
                                         rdata[23]           0           1                               50.00 
                                         rdata[24]           0           0                                0.00 
                                      rdata[25-26]           0           1                               50.00 
                                         rdata[27]           0           0                                0.00 
                                         rdata[28]           0           1                               50.00 
                                      rdata[29-31]           0           0                                0.00 
                                            resetn           0           1                               50.00 
                                            rid[0]           0           0                                0.00 
                                            rid[1]           0           1                               50.00 
                                          rid[2-3]           0           0                                0.00 
                                             rlast           0           1                               50.00 
                                            rready           0           1                               50.00 
                                        rresp[0-1]           0           0                                0.00 
                                            rvalid           1           1                              100.00 
                                       wdata[0-31]           1           1                              100.00 
                                          wid[0-3]           0           0                                0.00 
                                             wlast           1           0                               50.00 
                                            wready           1           1                              100.00 
                                        wstrb[0-3]           0           0                                0.00 
                                            wvalid           1           0                               50.00 

Total Node Count     =        252 
Toggled Node Count   =         39 
Untoggled Node Count =        213 

Toggle Coverage      =      20.83% (105 of 504 bins)

=================================================================================
=== Instance: /testbench/dut
=== Design Unit: work.axi_slave
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       230        52       178    22.60%

================================Branch Details================================

Branch Coverage for instance /testbench/dut

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../rtl/top.sv
------------------------------------CASE Branch------------------------------------
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------CASE Branch------------------------------------
    130             1                    ***0***           4'b0001: begin 
    134             1                    ***0***           4'b0010: begin 
    138             1                    ***0***           4'b0011: begin 
    143             1                    ***0***            4'b0100: begin 
    147             1                    ***0***            4'b0101: begin 
    153             1                    ***0***            4'b0110: begin 
    158             1                    ***0***            4'b0111: begin 
    164             1                    ***0***            4'b1000: begin 
    168             1                    ***0***            4'b1001: begin 
    174             1                    ***0***            4'b1010: begin 
    180             1                    ***0***            4'b1011: begin 
    186             1                    ***0***           4'b1100: begin 
    191             1                    ***0***           4'b1101: begin 
    197             1                    ***0***           4'b1110: begin 
Branch totals: 1 hit of 15 branches = 6.66%

------------------------------------CASE Branch------------------------------------
    220                                  ***0***     Count coming in to CASE
    221             1                    ***0***           4'b0001: begin 
    226             1                    ***0***           4'b0010: begin 
    231             1                    ***0***           4'b0011: begin 
    237             1                    ***0***            4'b0100: begin 
    242             1                    ***0***            4'b0101: begin 
    249             1                    ***0***            4'b0110: begin 
    255             1                    ***0***            4'b0111: begin 
    262             1                    ***0***            4'b1000: begin 
    267             1                    ***0***            4'b1001: begin 
    274             1                    ***0***            4'b1010: begin 
    281             1                    ***0***            4'b1011: begin 
    288             1                    ***0***           4'b1100: begin 
    294             1                    ***0***           4'b1101: begin 
    301             1                    ***0***           4'b1110: begin 
    308             1                    ***0***           4'b1111: begin
Branch totals: 0 hits of 15 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    325                                  ***0***     Count coming in to CASE
    326             1                    ***0***            4'b0001: 
    340             1                    ***0***            4'b0011: 
    355             1                    ***0***         4'b0111: 
    371             1                    ***0***              4'b1111: 
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    328                                  ***0***     Count coming in to CASE
    329             1                    ***0***                            3'b000: begin
    332             1                    ***0***                            3'b001: begin
    335             1                    ***0***                            3'b010: begin
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    342                                  ***0***     Count coming in to CASE
    343             1                    ***0***                            3'b000: begin
    346             1                    ***0***                            3'b001: begin
    349             1                    ***0***                            3'b010: begin
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    357                                  ***0***     Count coming in to CASE
    358             1                    ***0***                            3'b000: begin
    361             1                    ***0***                            3'b001: begin
    364             1                    ***0***                            3'b010: begin
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    373                                  ***0***     Count coming in to CASE
    374             1                    ***0***                            3'b000: begin
    377             1                    ***0***                            3'b001: begin
    380             1                    ***0***                            3'b010: begin
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    398                                  ***0***     Count coming in to CASE
    401             1                    ***0***           4'b0001: begin 
    414             1                    ***0***           4'b0010: begin 
    427             1                    ***0***           4'b0011: begin 
    448             1                    ***0***            4'b0100: begin 
    461             1                    ***0***            4'b0101: begin 
    484             1                    ***0***            4'b0110: begin 
    504             1                    ***0***            4'b0111: begin 
    528             1                    ***0***            4'b1000: begin 
    539             1                    ***0***            4'b1001: begin 
    559             1                    ***0***            4'b1010: begin 
    578             1                    ***0***            4'b1011: begin 
    605             1                    ***0***           4'b1100: begin 
    623             1                    ***0***           4'b1101: begin 
    649             1                    ***0***           4'b1110: begin 
    674             1                    ***0***           4'b1111: begin
Branch totals: 0 hits of 15 branches = 0.00%

------------------------------------IF Branch------------------------------------
    404                                  ***0***     Count coming in to IF
    404             1                    ***0***             if((awaddrt + 1) % wboundary == 0)
    406             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    417                                  ***0***     Count coming in to IF
    417             1                    ***0***            if((awaddrt + 1) % wboundary == 0)
    419             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    430                                  ***0***     Count coming in to IF
    430             1                    ***0***            if((awaddrt + 1) % wboundary == 0)
    432             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    437                                  ***0***     Count coming in to IF
    437             1                    ***0***            if((addr1 + 1) % wboundary == 0)
    439             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    451                                  ***0***     Count coming in to IF
    451             1                    ***0***             if((awaddrt + 1) % wboundary == 0)
    453             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    464                                  ***0***     Count coming in to IF
    464             1                    ***0***               if((awaddrt + 1) % wboundary == 0)
    466             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    473                                  ***0***     Count coming in to IF
    473             1                    ***0***               if((addr1 + 1) % wboundary == 0)
    475             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    487                                  ***0***     Count coming in to IF
    487             1                    ***0***               if((awaddrt + 1) % wboundary == 0)
    489             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    494                                  ***0***     Count coming in to IF
    494             1                    ***0***              if((addr1 + 1) % wboundary == 0)
    496             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    506                                  ***0***     Count coming in to IF
    506             1                    ***0***               if((awaddrt + 1) % wboundary == 0)
    508             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    513                                  ***0***     Count coming in to IF
    513             1                    ***0***             if((addr1 + 1) % wboundary == 0)
    515             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    520                                  ***0***     Count coming in to IF
    520             1                    ***0***             if((addr2 + 1) % wboundary == 0)
    522             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    531                                  ***0***     Count coming in to IF
    531             1                    ***0***              if((awaddrt + 1) % wboundary == 0)
    533             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    542                                  ***0***     Count coming in to IF
    542             1                    ***0***              if((awaddrt + 1) % wboundary == 0)
    544             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    550                                  ***0***     Count coming in to IF
    550             1                    ***0***              if((addr1 + 1) % wboundary == 0)
    552             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    562                                  ***0***     Count coming in to IF
    562             1                    ***0***              if((awaddrt + 1) % wboundary == 0)
    564             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    569                                  ***0***     Count coming in to IF
    569             1                    ***0***             if((addr1 + 1) % wboundary == 0)
    571             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    581                                  ***0***     Count coming in to IF
    581             1                    ***0***               if((awaddrt + 1) % wboundary == 0)
    583             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    589                                  ***0***     Count coming in to IF
    589             1                    ***0***              if((addr1 + 1) % wboundary == 0)
    591             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    596                                  ***0***     Count coming in to IF
    596             1                    ***0***             if((addr2 + 1) % wboundary == 0)
    598             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    608                                  ***0***     Count coming in to IF
    608             1                    ***0***                if((awaddrt + 1) % wboundary == 0)
    610             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    615                                  ***0***     Count coming in to IF
    615             1                    ***0***              if((addr1 + 1) % wboundary == 0)
    617             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    626                                  ***0***     Count coming in to IF
    626             1                    ***0***                if((awaddrt + 1) % wboundary == 0)
    628             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    633                                  ***0***     Count coming in to IF
    633             1                    ***0***              if((addr1 + 1) % wboundary == 0)
    635             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    640                                  ***0***     Count coming in to IF
    640             1                    ***0***              if((addr2 + 1) % wboundary == 0)
    642             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    652                                  ***0***     Count coming in to IF
    652             1                    ***0***              if((awaddrt + 1) % wboundary == 0)
    654             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    659                                  ***0***     Count coming in to IF
    659             1                    ***0***              if((addr1 + 1) % wboundary == 0)
    661             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    666                                  ***0***     Count coming in to IF
    666             1                    ***0***             if((addr2 + 1) % wboundary == 0)
    668             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    677                                  ***0***     Count coming in to IF
    677             1                    ***0***                if((awaddrt + 1) % wboundary == 0)
    679             1                    ***0***               else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    684                                  ***0***     Count coming in to IF
    684             1                    ***0***              if((addr1 + 1) % wboundary == 0)
    686             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    691                                  ***0***     Count coming in to IF
    691             1                    ***0***              if((addr2 + 1) % wboundary == 0)
    693             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    699                                  ***0***     Count coming in to IF
    699             1                    ***0***            if((addr3 + 1) % wboundary == 0)
    701             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    749                                        8     Count coming in to IF
    749             1                          1                  if(first == 0) begin
    754             1                          7                   else if (wlen_count < (awlen + 1 ))
    758             1                    ***0***                   else
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    768                                       16     Count coming in to IF
    768             1                          1               if(wlast == 1'b1) begin
    774             1                         15               else if(wlen_count < (awlen + 1)) 
    779             1                    ***0***               else
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------CASE Branch------------------------------------
    789             1                    ***0***               2'b01:  ////Incr mode
    794             1                    ***0***               2'b10:  //// wrapping
                                         ***0***     All False Count
Branch totals: 1 hit of 4 branches = 25.00%

------------------------------------IF Branch------------------------------------
    807                                        8     Count coming in to IF
    807             1                          8            if(wlen_count < (awlen + 1))
    809             1                    ***0***            else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    842                                        1     Count coming in to IF
    842             1                          1            if( (awaddr < 128 ) && (awsize <= 3'b010) )
    844             1                    ***0***            else if (awsize > 3'b010)
    846             1                    ***0***            else
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    851                                        1     Count coming in to IF
    851             1                          1           if(bready == 1'b1)
    853             1                    ***0***          else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
                                         ***0***     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------CASE Branch------------------------------------
    911             1                    ***0***                      3'b000: begin
    915             1                    ***0***                      3'b001: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------CASE Branch------------------------------------
    934                                  ***0***     Count coming in to CASE
    935             1                    ***0***             3'b000: begin
    940             1                    ***0***            3'b001: begin
    946             1                    ***0***            3'b010: begin
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    964                                  ***0***     Count coming in to CASE
    965             1                    ***0***          3'b000: begin
    976             1                    ***0***          3'b001: begin
    994             1                    ***0***          3'b010:  begin
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    968                                  ***0***     Count coming in to IF
    968             1                    ***0***             if(((addr + 1) % rboundary ) == 0)
    970             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    979                                  ***0***     Count coming in to IF
    979             1                    ***0***              if(((addr + 1) % rboundary ) == 0)
    981             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    986                                  ***0***     Count coming in to IF
    986             1                    ***0***              if(((addr1 + 1) % rboundary ) == 0)
    988             1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    998                                  ***0***     Count coming in to IF
    998             1                    ***0***              if(((addr + 1) % rboundary ) == 0)
    1000            1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    1005                                 ***0***     Count coming in to IF
    1005            1                    ***0***              if(((addr1 + 1) % rboundary ) == 0)
    1007            1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    1012                                 ***0***     Count coming in to IF
    1012            1                    ***0***             if(((addr2 + 1) % rboundary ) == 0)
    1014            1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    1019                                 ***0***     Count coming in to IF
    1019            1                    ***0***              if(((addr3 + 1) % rboundary ) == 0)
    1021            1                    ***0***             else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    1147            1                    ***0***        rerror : begin 
    1167            1                    ***0***        default : rnext_state = ridle;
Branch totals: 4 hits of 6 branches = 66.66%

------------------------------------IF Branch------------------------------------
    1058                                      16     Count coming in to IF
    1058            1                         16           if ((araddrt < 128) && (arsize <= 3'b010) ) begin
    1112            1                    ***0***           else if ( (araddr >= 128) && ( arsize <= 3'b010) ) begin 
    1117            1                    ***0***           else if (arsize > 3'b010) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 4 branches = 25.00%

------------------------------------CASE Branch------------------------------------
    1082            1                    ***0***           2'b01: begin
    1096            1                    ***0***         2'b10: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    1067                                      16     Count coming in to IF
    1067            1                          1                   if(rdfirst == 0) begin
    1072            1                         15                  else if (len_count != (arlen + 1))
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    1083                                 ***0***     Count coming in to IF
    1083            1                    ***0***                   if(rdfirst == 0) begin
    1088            1                    ***0***                  else if (len_count != (arlen + 1))
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    1097                                 ***0***     Count coming in to IF
    1097            1                    ***0***                    if(rdfirst == 0) 
    1103            1                    ***0***                  else if (len_count != (arlen + 1))
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    1127                                      16     Count coming in to IF
    1127            1                         16           if(rready == 1'b1)
    1129            1                    ***0***              else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    1150                                 ***0***     Count coming in to IF
    1150            1                    ***0***              if(len_count < (arlen)) 
    1158            1                    ***0***              else
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    1152                                 ***0***     Count coming in to IF
    1152            1                    ***0***                 if(arready) 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      56         2        54     3.57%

================================Condition Details================================

Condition Coverage for instance /testbench/dut --

  File ../rtl/top.sv

----------------Focused Condition View-------------------
Line       404 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       417 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       430 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       437 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       451 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       464 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       473 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       487 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       494 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       506 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       513 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       520 Item    1  (((addr2 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr2 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr2 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr2 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       531 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       542 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       550 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       562 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       569 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       581 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       589 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       596 Item    1  (((addr2 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr2 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr2 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr2 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       608 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       615 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       626 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       633 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       640 Item    1  (((addr2 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr2 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr2 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr2 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       652 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       659 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       666 Item    1  (((addr2 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr2 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr2 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr2 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       677 Item    1  (((awaddrt + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (((awaddrt + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (((awaddrt + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((awaddrt + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       684 Item    1  (((addr1 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       691 Item    1  (((addr2 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr2 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr2 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr2 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       699 Item    1  (((addr3 + 1) % wboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr3 + 1) % wboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr3 + 1) % wboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr3 + 1) % wboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       754 Item    1  (wlen_count < (awlen + 1))
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (wlen_count < (awlen + 1))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (wlen_count < (awlen + 1))_0  -                             
  Row   2:          1  (wlen_count < (awlen + 1))_1  -                             

----------------Focused Condition View-------------------
Line       774 Item    1  (wlen_count < (awlen + 1))
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (wlen_count < (awlen + 1))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (wlen_count < (awlen + 1))_0  -                             
  Row   2:          1  (wlen_count < (awlen + 1))_1  -                             

----------------Focused Condition View-------------------
Line       807 Item    1  (wlen_count < (awlen + 1))
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (wlen_count < (awlen + 1))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (wlen_count < (awlen + 1))_0  -                             
  Row   2:          1  (wlen_count < (awlen + 1))_1  -                             

----------------Focused Condition View-------------------
Line       842 Item    1  ((awaddr < 128) && (awsize <= 2))
Condition totals: 0 of 2 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (awaddr < 128)         N  '_0' not hit             Hit '_0'
   (awsize <= 2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (awaddr < 128)_0      -                             
  Row   2:          1  (awaddr < 128)_1      (awsize <= 2)                 
  Row   3:    ***0***  (awsize <= 2)_0       (awaddr < 128)                
  Row   4:          1  (awsize <= 2)_1       (awaddr < 128)                

----------------Focused Condition View-------------------
Line       844 Item    1  (awsize > 2)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (awsize > 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (awsize > 2)_0        -                             
  Row   2:    ***0***  (awsize > 2)_1        -                             

----------------Focused Condition View-------------------
Line       968 Item    1  (((addr + 1) % rboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (((addr + 1) % rboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (((addr + 1) % rboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr + 1) % rboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       979 Item    1  (((addr + 1) % rboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (((addr + 1) % rboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (((addr + 1) % rboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr + 1) % rboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       986 Item    1  (((addr1 + 1) % rboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % rboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % rboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % rboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       998 Item    1  (((addr + 1) % rboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (((addr + 1) % rboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (((addr + 1) % rboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr + 1) % rboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       1005 Item    1  (((addr1 + 1) % rboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr1 + 1) % rboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr1 + 1) % rboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr1 + 1) % rboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       1012 Item    1  (((addr2 + 1) % rboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr2 + 1) % rboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr2 + 1) % rboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr2 + 1) % rboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       1019 Item    1  (((addr3 + 1) % rboundary) == 0)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (((addr3 + 1) % rboundary) == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (((addr3 + 1) % rboundary) == 0)_0  -                             
  Row   2:    ***0***  (((addr3 + 1) % rboundary) == 0)_1  -                             

----------------Focused Condition View-------------------
Line       1058 Item    1  ((araddrt < 128) && (arsize <= 2))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (araddrt < 128)         N  '_0' not hit             Hit '_0'
    (arsize <= 2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (araddrt < 128)_0     -                             
  Row   2:          1  (araddrt < 128)_1     (arsize <= 2)                 
  Row   3:    ***0***  (arsize <= 2)_0       (araddrt < 128)               
  Row   4:          1  (arsize <= 2)_1       (araddrt < 128)               

----------------Focused Condition View-------------------
Line       1072 Item    1  (len_count != (arlen + 1))
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (len_count != (arlen + 1))         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (len_count != (arlen + 1))_0  -                             
  Row   2:          1  (len_count != (arlen + 1))_1  -                             

----------------Focused Condition View-------------------
Line       1088 Item    1  (len_count != (arlen + 1))
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (len_count != (arlen + 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (len_count != (arlen + 1))_0  -                             
  Row   2:    ***0***  (len_count != (arlen + 1))_1  -                             

----------------Focused Condition View-------------------
Line       1103 Item    1  (len_count != (arlen + 1))
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (len_count != (arlen + 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (len_count != (arlen + 1))_0  -                             
  Row   2:    ***0***  (len_count != (arlen + 1))_1  -                             

----------------Focused Condition View-------------------
Line       1112 Item    1  ((araddr >= 128) && (arsize <= 2))
Condition totals: 0 of 2 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (araddr >= 128)         N  No hits                  Hit '_0' and '_1'
    (arsize <= 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (araddr >= 128)_0     -                             
  Row   2:    ***0***  (araddr >= 128)_1     (arsize <= 2)                 
  Row   3:    ***0***  (arsize <= 2)_0       (araddr >= 128)               
  Row   4:    ***0***  (arsize <= 2)_1       (araddr >= 128)               

----------------Focused Condition View-------------------
Line       1117 Item    1  (arsize > 2)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (arsize > 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (arsize > 2)_0        -                             
  Row   2:    ***0***  (arsize > 2)_1        -                             


----------------Focused Condition View-------------------
Line       1150 Item    1  (len_count < arlen)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (len_count < arlen)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (len_count < arlen)_0  -                             
  Row   2:    ***0***  (len_count < arlen)_1  -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                      20        19         1    95.00%
    FSM Transitions                 33        20        13    60.60%

================================FSM Details================================

FSM Coverage for instance /testbench/dut --

FSM_ID: awstate
    Current State Object : awstate
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  87              awidle                   0
  93             awstart                   1
 104            awreadys                   2
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  70                   2          awstart -> awidle   


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM Transitions              4         3         1    75.00%
FSM_ID: wstate
    Current State Object : wstate
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 726               widle                   0
 733              wstart                   1
 745           waddr_dec                   4
 766             wreadys                   2
 803             wvalids                   3
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  71                   2          wstart -> widle     
  71                   4          waddr_dec -> widle  
 769                   6          wreadys -> widle    
  71                   8          wvalids -> widle    


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM Transitions              9         5         4    55.55%
FSM_ID: bstate
    Current State Object : bstate
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 824               bidle                   0
 831        bdetect_last                   1
 838              bstart                   2
 850               bwait                   3
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  72                   2          bdetect_last -> bidle
  72                   4          bstart -> bidle     


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM Transitions              6         4         2    66.66%
FSM_ID: arstate
    Current State Object : arstate
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 886              aridle                   0
 891             arstart                   1
 900            arreadys                   2
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 871                   2          arstart -> aridle   


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM Transitions              4         3         1    75.00%
FSM_ID: rstate
    Current State Object : rstate
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
1041               ridle                   0
1057              rstart                   1
1147              rerror                   4
1125               rwait                   2
1133             rvalids                   3
    Uncovered States :
    ------------------
                   State
                   -----
                  rerror
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
1120                   1          rstart -> rerror    
 872                   3          rstart -> ridle     
1161                   4          rerror -> ridle     
1154                   5          rerror -> rstart    
 872                   7          rwait -> ridle      


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         4         1    80.00%
        FSM Transitions             10         5         5    50.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     371        99       272    26.68%

================================Statement Details================================

Statement Coverage for instance /testbench/dut --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../rtl/top.sv
    131             1             mem[awaddrt] = wdatat[7:0];
    135             1             mem[awaddrt] = wdatat[15:8];
    139             1             mem[awaddrt] = wdatat[7:0];
    140             1             mem[awaddrt + 1] = wdatat[15:8];
    144             1              mem[awaddrt] = wdatat[23:16];
    148             1             mem[awaddrt] = wdatat[7:0];
    149             1              mem[awaddrt + 1] = wdatat[23:16];
    154             1             mem[awaddrt] = wdatat[15:8];
    155             1              mem[awaddrt + 1] = wdatat[23:16];
    159             1              mem[awaddrt] = wdatat[7:0];
    160             1              mem[awaddrt + 1] = wdatat[15:8];
    161             1              mem[awaddrt + 2] = wdatat[23:16];
    165             1              mem[awaddrt] = wdatat[31:24];
    169             1              mem[awaddrt] = wdatat[7:0];
    170             1              mem[awaddrt + 1] = wdatat[31:24];
    175             1              mem[awaddrt] = wdatat[15:8];
    176             1              mem[awaddrt + 1] = wdatat[31:24];
    181             1              mem[awaddrt] = wdatat[7:0];
    182             1              mem[awaddrt + 1] = wdatat[15:8];
    183             1              mem[awaddrt + 2] = wdatat[31:24];
    187             1              mem[awaddrt] = wdatat[23:16];
    188             1              mem[awaddrt + 1] = wdatat[31:24];
    192             1             mem[awaddrt] = wdatat[7:0];
    193             1             mem[awaddrt + 1] = wdatat[23:16];
    194             1             mem[awaddrt + 2] = wdatat[31:24];
    198             1             mem[awaddrt] = wdatat[15:8];
    199             1             mem[awaddrt + 1] = wdatat[23:16];
    200             1             mem[awaddrt + 2] = wdatat[31:24];
    222             1             mem[awaddrt] = wdatat[7:0];
    223             1             addr = awaddrt + 1;
    227             1             mem[awaddrt] = wdatat[15:8];
    228             1             addr = awaddrt + 1;
    232             1             mem[awaddrt] = wdatat[7:0];
    233             1             mem[awaddrt + 1] = wdatat[15:8];
    234             1             addr = awaddrt + 2;
    238             1              mem[awaddrt] = wdatat[23:16];
    239             1              addr = awaddrt + 1;
    243             1             mem[awaddrt] = wdatat[7:0];
    244             1              mem[awaddrt + 1] = wdatat[23:16];
    245             1              addr = awaddrt + 2;
    250             1              mem[awaddrt] = wdatat[15:8];
    251             1              mem[awaddrt + 1] = wdatat[23:16];
    252             1              addr = awaddrt + 2;
    256             1              mem[awaddrt] = wdatat[7:0];
    257             1              mem[awaddrt + 1] = wdatat[15:8];
    258             1              mem[awaddrt + 2] = wdatat[23:16];
    259             1              addr = awaddrt + 3;
    263             1              mem[awaddrt] = wdatat[31:24];
    264             1              addr = awaddrt + 1;
    268             1              mem[awaddrt] = wdatat[7:0];
    269             1              mem[awaddrt + 1] = wdatat[31:24];
    270             1              addr = awaddrt + 2;
    275             1              mem[awaddrt] = wdatat[15:8];
    276             1              mem[awaddrt + 1] = wdatat[31:24];
    277             1              addr = awaddrt + 2;
    282             1              mem[awaddrt] = wdatat[7:0];
    283             1              mem[awaddrt + 1] = wdatat[15:8];
    284             1              mem[awaddrt + 2] = wdatat[31:24];
    285             1              addr = awaddrt + 3;
    289             1              mem[awaddrt] = wdatat[23:16];
    290             1              mem[awaddrt + 1] = wdatat[31:24];
    291             1              addr = awaddrt + 2;
    295             1             mem[awaddrt] = wdatat[7:0];
    296             1             mem[awaddrt + 1] = wdatat[23:16];
    297             1             mem[awaddrt + 2] = wdatat[31:24];
    298             1             addr = awaddrt + 3;
    302             1             mem[awaddrt] = wdatat[15:8];
    303             1             mem[awaddrt + 1] = wdatat[23:16];
    304             1             mem[awaddrt + 2] = wdatat[31:24];
    305             1             addr = awaddrt + 3;
    309             1             mem[awaddrt] = wdatat[7:0];
    310             1             mem[awaddrt + 1] = wdatat[15:8];
    311             1             mem[awaddrt + 2] = wdatat[23:16];
    312             1             mem[awaddrt + 3] = wdatat[31:24]; 
    313             1             addr = awaddrt + 4;      
    316             1         return addr;
    330             1                            boundary = 2 * 1; 
    333             1                            boundary = 2 * 2;																		
    336             1                            boundary = 2 * 4;																		
    344             1                            boundary = 4 * 1; 
    347             1                            boundary = 4 * 2;																		
    350             1                            boundary = 4 * 4;																		
    359             1                            boundary = 8 * 1; 
    362             1                            boundary = 8 * 2;																		
    365             1                            boundary = 8 * 4;																		
    375             1                            boundary = 16 * 1; 
    378             1                            boundary = 16 * 2;																		
    381             1                            boundary = 16 * 4;																		
    389             1          return boundary;
    402             1             mem[awaddrt] = wdatat[7:0];
    405             1                addr1 = (awaddrt + 1) - wboundary;
    407             1                addr1 = awaddrt + 1;
    409             1           return addr1;      
    415             1             mem[awaddrt] = wdatat[15:8];
    418             1                addr1 = (awaddrt + 1) - wboundary;
    420             1                addr1 = awaddrt + 1;
    422             1           return addr1;   
    428             1             mem[awaddrt] = wdatat[7:0];
    431             1                addr1 = (awaddrt + 1) - wboundary;
    433             1                addr1 = awaddrt + 1;
    435             1            mem[addr1] = wdatat[15:8]; 
    438             1                addr2 = (addr1 + 1) - wboundary;
    440             1                addr2 = addr1 + 1;
    442             1             return addr2;   
    449             1              mem[awaddrt] = wdatat[23:16];
    452             1                addr1 = (awaddrt + 1) - wboundary;
    454             1                addr1 = awaddrt + 1;
    456             1            return addr1;
    462             1             mem[awaddrt] = wdatat[7:0];
    465             1                addr1 = (awaddrt + 1) - wboundary;
    467             1                addr1 = awaddrt + 1;
    470             1             mem[addr1] = wdatat[23:16];
    474             1                addr2 = (addr1 + 1) - wboundary;
    476             1                addr2 = addr1 + 1;
    478             1             return addr2;  
    485             1             mem[awaddrt] = wdatat[15:8];
    488             1                addr1 = (awaddrt + 1) - wboundary;
    490             1                addr1 = awaddrt + 1;
    492             1              mem[addr1] = wdatat[23:16];
    495             1                addr2 = (addr1 + 1) - wboundary;
    497             1                addr2 = addr1 + 1;
    499             1             return addr2;  
    505             1              mem[awaddrt] = wdatat[7:0];    
    507             1                addr1 = (awaddrt + 1) - wboundary;
    509             1                addr1 = awaddrt + 1;
    511             1              mem[addr1] = wdatat[15:8];
    514             1                addr2 = (addr1 + 1) - wboundary;
    516             1                addr2 = addr1 + 1;
    518             1              mem[addr2] = wdatat[23:16];
    521             1                addr3 = (addr2 + 1) - wboundary;
    523             1                addr3 = addr2 + 1;
    525             1               return addr3;
    529             1              mem[awaddrt] = wdatat[31:24];
    532             1                addr1 = (awaddrt + 1) - wboundary;
    534             1                addr1 = awaddrt + 1;
    536             1                return addr1;
    540             1              mem[awaddrt] = wdatat[7:0];
    543             1                addr1 = (awaddrt + 1) - wboundary;
    545             1                addr1 = awaddrt + 1;
    548             1              mem[addr1] = wdatat[31:24];
    551             1                addr2 = (addr1 + 1) - wboundary;
    553             1                addr2 = addr1 + 1;
    555             1             return addr2;
    560             1              mem[awaddrt] = wdatat[15:8];
    563             1                addr1 = (awaddrt + 1) - wboundary;
    565             1                addr1 = awaddrt + 1;
    567             1              mem[addr1] = wdatat[31:24];
    570             1                addr2 = (addr1 + 1) - wboundary;
    572             1                addr2 = addr1 + 1;
    574             1             return addr2;
    579             1              mem[awaddrt] = wdatat[7:0];
    582             1                addr1 = (awaddrt + 1) - wboundary;
    584             1                addr1 = awaddrt + 1;
    587             1              mem[addr1] = wdatat[15:8];
    590             1                addr2 = (addr1 + 1) - wboundary;
    592             1                addr2 = addr1 + 1;
    594             1              mem[addr2] = wdatat[31:24];
    597             1                addr3 = (addr2 + 1) - wboundary;
    599             1                addr3 = addr2 + 1;
    601             1            return addr3;
    606             1              mem[awaddrt] = wdatat[23:16];
    609             1                addr1 = (awaddrt + 1) - wboundary;
    611             1                addr1 = awaddrt + 1;
    613             1              mem[addr1] = wdatat[31:24];
    616             1                addr2 = (addr1 + 1) - wboundary;
    618             1                addr2 = addr1 + 1;
    620             1                return addr2;
    624             1             mem[awaddrt] = wdatat[7:0];
    627             1                addr1 = (awaddrt + 1) - wboundary;
    629             1                addr1 = awaddrt + 1;
    631             1             mem[addr1] = wdatat[23:16];
    634             1                addr2 = (addr1 + 1) - wboundary;
    636             1                addr2 = addr1 + 1;
    638             1             mem[addr2] = wdatat[31:24];
    641             1                addr3 = (addr2 + 1) - wboundary;
    643             1                addr3 = addr2 + 1;
    645             1            return addr3;
    650             1             mem[awaddrt] = wdatat[15:8];
    653             1                addr1 = (awaddrt + 1) - wboundary;
    655             1                addr1 = awaddrt + 1;
    657             1             mem[addr1] = wdatat[23:16];
    660             1                addr2 = (addr1 + 1) - wboundary;
    662             1                addr2 = addr1 + 1;
    664             1             mem[addr2] = wdatat[31:24];
    667             1                addr3 = (addr2 + 1) - wboundary;
    669             1                addr3 = addr2 + 1;
    671             1                return addr3;
    675             1             mem[awaddrt] = wdatat[7:0];
    678             1                addr1 = (awaddrt + 1) - wboundary;
    680             1                addr1 = awaddrt + 1;
    682             1             mem[addr1] = wdatat[15:8];
    685             1                addr2 = (addr1 + 1) - wboundary;
    687             1                addr2 = addr1 + 1;
    689             1             mem[addr2] = wdatat[23:16];
    692             1                addr3 = (addr2 + 1) - wboundary;
    694             1                addr3 = addr2 + 1;
    697             1             mem[addr3] = wdatat[31:24]; 
    700             1                addr4 = (addr3 + 1) - wboundary;
    702             1                addr4 = addr3 + 1;
    704             1              return addr4;        
    760             1                    nextaddr  = awaddr;
    780             1                wnext_state = wreadys;  
    791             1               retaddr =  data_wr_incr(wstrb,nextaddr); 
    796             1                    boundary = wrap_boundary(awlen, awsize);   /////calculate wrapping boundary
    797             1                    retaddr = data_wr_wrap(wstrb, nextaddr, boundary); ///////generate next addr
    810             1            wlen_count = wlen_count;
    845             1              bresp = 2'b10; /////slverr
    847             1               bresp = 2'b11;  ///no slave address   
    854             1              bnext_state = bwait;
    912             1                       rdata[7:0] = mem[addr];    
    916             1                       rdata[7:0]  = mem[addr]; 
    917             1                       rdata[15:8] = mem[addr + 1]; 
    936             1               rdata[7:0] = mem[addr];
    937             1               nextaddr = addr + 1;
    941             1            rdata[7:0]  = mem[addr];
    942             1            rdata[15:8] = mem[addr + 1];
    943             1            nextaddr = addr + 2;  
    947             1            rdata[7:0]    = mem[addr];
    948             1            rdata[15:8]   = mem[addr + 1];
    949             1            rdata[23:16]  = mem[addr + 2];
    950             1            rdata[31:24]  = mem[addr + 3];
    951             1            nextaddr = addr + 4;  
    956             1           return nextaddr;
    966             1             rdata[7:0] = mem[addr];
    969             1                    addr1 = (addr + 1) - rboundary;
    971             1                    addr1 = (addr + 1);
    973             1             return addr1;       
    977             1             rdata[7:0] = mem[addr];
    980             1                    addr1 = (addr + 1) - rboundary;
    982             1                    addr1 = (addr + 1);
    984             1              rdata[15:8] = mem[addr1];
    987             1                    addr2 = (addr1 + 1) - rboundary;
    989             1                    addr2 = (addr1 + 1);         
    991             1             return addr2;       
    996             1              rdata[7:0] = mem[addr];
    999             1                    addr1 = (addr + 1) - rboundary;
    1001            1                    addr1 = (addr + 1);
    1003            1              rdata[15:8] = mem[addr1];
    1006            1                    addr2 = (addr1 + 1) - rboundary;
    1008            1                    addr2 = (addr1 + 1);  
    1010            1              rdata[23:16]  = mem[addr2];
    1013            1                    addr3 = (addr2 + 1) - rboundary;
    1015            1                    addr3 = (addr2 + 1); 
    1017            1               rdata[31:24] = mem[addr3];
    1020            1                    addr4 = (addr3 + 1) - rboundary;
    1022            1                    addr4 = (addr3 + 1);            
    1024            1            return addr4;
    1084            1                    rdnextaddr  = araddr;
    1085            1                    rdfirst = 1'b1;
    1086            1                    len_count = 0;
    1090            1                    rdnextaddr = rdretaddr;
    1093            1                  rdretaddr = read_data_incr(rdnextaddr, arsize); 
    1099            1                    rdnextaddr  = araddr;
    1100            1                    rdfirst = 1'b1;
    1101            1                    len_count = 0;
    1105            1                    rdnextaddr = rdretaddr;    
    1107            1             rdboundary = wrap_boundary(arlen, arsize);
    1108            1             rdretaddr  = read_data_wrap(rdnextaddr, arsize, rdboundary);
    1113            1             rresp = 2'b11;  
    1114            1             rvalid = 1'b1;
    1115            1             rnext_state = rerror; 
    1118            1             rresp = 2'b10;
    1119            1             rvalid = 1'b1;
    1120            1             rnext_state = rerror;
    1130            1              rnext_state = rwait;
    1148            1            rvalid = 1'b0;
    1154            1                   rnext_state = rstart;
    1155            1                   len_count = len_count + 1;
    1160            1                 rlast = 1'b1; 
    1161            1                 rnext_state = ridle;
    1162            1                 len_count   = 0;
    1167            1        default : rnext_state = ridle;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        640       149       491    23.28%

================================Toggle Details================================

Toggle Coverage for instance /testbench/dut --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                     araddrt[0-31]           0           0                                0.00 
                                      arnext_state               ENUM type       Value       Count 
                                                                    aridle           1      100.00 
                                                                   arstart           1      100.00 
                                                                  arreadys           1      100.00 
                                           arready           1           1                              100.00 
                                           arstate               ENUM type       Value       Count 
                                                                    aridle           1      100.00 
                                                                   arstart           1      100.00 
                                                                  arreadys           1      100.00 
                                     awaddrt[0-31]           0           0                                0.00 
                                      awnext_state               ENUM type       Value       Count 
                                                                    awidle           1      100.00 
                                                                   awstart           1      100.00 
                                                                  awreadys           1      100.00 
                                           awready           1           1                              100.00 
                                           awstate               ENUM type       Value       Count 
                                                                    awidle           1      100.00 
                                                                   awstart           1      100.00 
                                                                  awreadys           1      100.00 
                                          bid[0-3]           0           0                                0.00 
                                       bnext_state               ENUM type       Value       Count 
                                                                     bidle           1      100.00 
                                                              bdetect_last           1      100.00 
                                                                    bstart           1      100.00 
                                                                     bwait           1      100.00 
                                     boundary[0-7]           0           0                                0.00 
                                        bresp[0-1]           0           0                                0.00 
                                            bstate               ENUM type       Value       Count 
                                                                     bidle           1      100.00 
                                                              bdetect_last           1      100.00 
                                                                    bstart           1      100.00 
                                                                     bwait           1      100.00 
                                            bvalid           1           1                              100.00 
                                             first           1           1                              100.00 
                                    len_count[0-2]           1           1                              100.00 
                                      len_count[3]           0           1                               50.00 
                                    nextaddr[0-31]           0           0                                0.00 
                                        rdata[0-3]           0           1                               50.00 
                                        rdata[4-5]           0           0                                0.00 
                                        rdata[6-7]           0           1                               50.00 
                                          rdata[8]           0           0                                0.00 
                                          rdata[9]           0           1                               50.00 
                                         rdata[10]           0           0                                0.00 
                                      rdata[11-13]           0           1                               50.00 
                                         rdata[14]           0           0                                0.00 
                                      rdata[15-17]           0           1                               50.00 
                                         rdata[18]           0           0                                0.00 
                                         rdata[19]           0           1                               50.00 
                                         rdata[20]           0           0                                0.00 
                                         rdata[21]           0           1                               50.00 
                                         rdata[22]           0           0                                0.00 
                                         rdata[23]           0           1                               50.00 
                                         rdata[24]           0           0                                0.00 
                                      rdata[25-26]           0           1                               50.00 
                                         rdata[27]           0           0                                0.00 
                                         rdata[28]           0           1                               50.00 
                                      rdata[29-31]           0           0                                0.00 
                                   rdboundary[0-7]           0           0                                0.00 
                                           rdfirst           0           1                               50.00 
                                   rdnextaddr[0-1]           0           0                                0.00 
                                     rdnextaddr[2]           0           1                               50.00 
                                     rdnextaddr[3]           0           0                                0.00 
                                     rdnextaddr[4]           0           1                               50.00 
                                  rdnextaddr[5-31]           0           0                                0.00 
                                   rdretaddr[0-31]           0           0                                0.00 
                                     retaddr[0-31]           0           0                                0.00 
                                            rid[0]           0           0                                0.00 
                                            rid[1]           0           1                               50.00 
                                          rid[2-3]           0           0                                0.00 
                                             rlast           0           1                               50.00 
                                       rnext_state               ENUM type       Value       Count 
                                                                     ridle           1      100.00 
                                                                    rstart           8      100.00 
                                                                     rwait           8      100.00 
                                                                   rvalids           8      100.00 
                                                                    rerror           0        0.00 
                                        rresp[0-1]           0           0                                0.00 
                                            rstate               ENUM type       Value       Count 
                                                                     ridle           0        0.00 
                                                                    rstart           8      100.00 
                                                                     rwait           8      100.00 
                                                                   rvalids           8      100.00 
                                                                    rerror           0        0.00 
                                            rvalid           1           1                              100.00 
                                      wdatat[0-31]           1           1                              100.00 
                                   wlen_count[0-2]           1           1                              100.00 
                                     wlen_count[3]           0           0                                0.00 
                                       wnext_state               ENUM type       Value       Count 
                                                                     widle           1      100.00 
                                                                    wstart           8      100.00 
                                                                   wreadys           8      100.00 
                                                                   wvalids           8      100.00 
                                                                 waddr_dec           8      100.00 
                                            wready           1           1                              100.00 
                                            wstate               ENUM type       Value       Count 
                                                                     widle           0        0.00 
                                                                    wstart           9      100.00 
                                                                   wreadys           8      100.00 
                                                                   wvalids           8      100.00 
                                                                 waddr_dec           8      100.00 

Total Node Count     =        340 
Toggled Node Count   =         80 
Untoggled Node Count =        260 

Toggle Coverage      =      23.28% (149 of 640 bins)

=================================================================================
=== Instance: /testbench
=== Design Unit: work.testbench
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         8         1    88.88%

================================Statement Details================================

Statement Coverage for instance /testbench --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/testbench.sv
    84              2                 #4000 $finish;

=================================================================================
=== Instance: /testbench_sv_unit
=== Design Unit: work.testbench_sv_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       730        15       715     2.05%

================================Branch Details================================

Branch Coverage for instance /testbench_sv_unit

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/transaction.sv
------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***       `uvm_object_utils_begin(transaction)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              2                    ***0***       `uvm_object_utils_begin(transaction)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              3                    ***0***       `uvm_object_utils_begin(transaction)
    57              4                    ***0***       `uvm_object_utils_begin(transaction)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              5                    ***0***       `uvm_object_utils_begin(transaction)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              6                    ***0***       `uvm_object_utils_begin(transaction)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    58                                   ***0***     Count coming in to CASE
    58              2                    ***0***       `uvm_field_int(resetn, UVM_ALL_ON)
    58              3                    ***0***     
    58              5                    ***0***     
    58              9                    ***0***     
    58             10                    ***0***     
    58             11                    ***0***     
    58             12                    ***0***     
    58             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              4                    ***0***       `uvm_field_int(resetn, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              6                    ***0***       `uvm_field_int(resetn, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              7                    ***0***       `uvm_field_int(resetn, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              8                    ***0***       `uvm_field_int(resetn, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58             14                    ***0***       `uvm_field_int(resetn, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58             15                    ***0***       `uvm_field_int(resetn, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    60                                   ***0***     Count coming in to CASE
    60              2                    ***0***       `uvm_field_int(awready, UVM_ALL_ON)
    60              3                    ***0***     
    60              5                    ***0***     
    60              9                    ***0***     
    60             10                    ***0***     
    60             11                    ***0***     
    60             12                    ***0***     
    60             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              4                    ***0***       `uvm_field_int(awready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              6                    ***0***       `uvm_field_int(awready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              7                    ***0***       `uvm_field_int(awready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60              8                    ***0***       `uvm_field_int(awready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60             14                    ***0***       `uvm_field_int(awready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    60                                   ***0***     Count coming in to IF
    60             15                    ***0***       `uvm_field_int(awready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    61                                   ***0***     Count coming in to CASE
    61              2                    ***0***       `uvm_field_int(awid, UVM_ALL_ON)
    61              3                    ***0***     
    61              5                    ***0***     
    61              9                    ***0***     
    61             10                    ***0***     
    61             11                    ***0***     
    61             12                    ***0***     
    61             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              4                    ***0***       `uvm_field_int(awid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              6                    ***0***       `uvm_field_int(awid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              7                    ***0***       `uvm_field_int(awid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61              8                    ***0***       `uvm_field_int(awid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61             14                    ***0***       `uvm_field_int(awid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   ***0***     Count coming in to IF
    61             15                    ***0***       `uvm_field_int(awid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    62                                   ***0***     Count coming in to CASE
    62              2                    ***0***       `uvm_field_int(awlen, UVM_ALL_ON)
    62              3                    ***0***     
    62              5                    ***0***     
    62              9                    ***0***     
    62             10                    ***0***     
    62             11                    ***0***     
    62             12                    ***0***     
    62             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62              4                    ***0***       `uvm_field_int(awlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62              6                    ***0***       `uvm_field_int(awlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62              7                    ***0***       `uvm_field_int(awlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62              8                    ***0***       `uvm_field_int(awlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62             14                    ***0***       `uvm_field_int(awlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62             15                    ***0***       `uvm_field_int(awlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    63                                   ***0***     Count coming in to CASE
    63              2                    ***0***       `uvm_field_int(awsize, UVM_ALL_ON)
    63              3                    ***0***     
    63              5                    ***0***     
    63              9                    ***0***     
    63             10                    ***0***     
    63             11                    ***0***     
    63             12                    ***0***     
    63             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63              4                    ***0***       `uvm_field_int(awsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63              6                    ***0***       `uvm_field_int(awsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63              7                    ***0***       `uvm_field_int(awsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63              8                    ***0***       `uvm_field_int(awsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63             14                    ***0***       `uvm_field_int(awsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    63                                   ***0***     Count coming in to IF
    63             15                    ***0***       `uvm_field_int(awsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    64                                   ***0***     Count coming in to CASE
    64              2                    ***0***       `uvm_field_int(awaddr, UVM_ALL_ON)
    64              3                    ***0***     
    64              5                    ***0***     
    64              9                    ***0***     
    64             10                    ***0***     
    64             11                    ***0***     
    64             12                    ***0***     
    64             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              4                    ***0***       `uvm_field_int(awaddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              6                    ***0***       `uvm_field_int(awaddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              7                    ***0***       `uvm_field_int(awaddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              8                    ***0***       `uvm_field_int(awaddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64             14                    ***0***       `uvm_field_int(awaddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64             15                    ***0***       `uvm_field_int(awaddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    65                                   ***0***     Count coming in to CASE
    65              2                    ***0***       `uvm_field_int(awburst, UVM_ALL_ON)
    65              3                    ***0***     
    65              5                    ***0***     
    65              9                    ***0***     
    65             10                    ***0***     
    65             11                    ***0***     
    65             12                    ***0***     
    65             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65              4                    ***0***       `uvm_field_int(awburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65              6                    ***0***       `uvm_field_int(awburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65              7                    ***0***       `uvm_field_int(awburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65              8                    ***0***       `uvm_field_int(awburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65             14                    ***0***       `uvm_field_int(awburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    65                                   ***0***     Count coming in to IF
    65             15                    ***0***       `uvm_field_int(awburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    68                                   ***0***     Count coming in to CASE
    68              2                    ***0***       `uvm_field_int(wvalid, UVM_ALL_ON)
    68              3                    ***0***     
    68              5                    ***0***     
    68              9                    ***0***     
    68             10                    ***0***     
    68             11                    ***0***     
    68             12                    ***0***     
    68             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                   ***0***     Count coming in to IF
    68              4                    ***0***       `uvm_field_int(wvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                   ***0***     Count coming in to IF
    68              6                    ***0***       `uvm_field_int(wvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                   ***0***     Count coming in to IF
    68              7                    ***0***       `uvm_field_int(wvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                   ***0***     Count coming in to IF
    68              8                    ***0***       `uvm_field_int(wvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                   ***0***     Count coming in to IF
    68             14                    ***0***       `uvm_field_int(wvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                   ***0***     Count coming in to IF
    68             15                    ***0***       `uvm_field_int(wvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    69                                   ***0***     Count coming in to CASE
    69              2                    ***0***       `uvm_field_int(wready, UVM_ALL_ON)
    69              3                    ***0***     
    69              5                    ***0***     
    69              9                    ***0***     
    69             10                    ***0***     
    69             11                    ***0***     
    69             12                    ***0***     
    69             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              4                    ***0***       `uvm_field_int(wready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              6                    ***0***       `uvm_field_int(wready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              7                    ***0***       `uvm_field_int(wready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              8                    ***0***       `uvm_field_int(wready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69             14                    ***0***       `uvm_field_int(wready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69             15                    ***0***       `uvm_field_int(wready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    70                                   ***0***     Count coming in to CASE
    70              2                    ***0***       `uvm_field_int(wid, UVM_ALL_ON)
    70              3                    ***0***     
    70              5                    ***0***     
    70              9                    ***0***     
    70             10                    ***0***     
    70             11                    ***0***     
    70             12                    ***0***     
    70             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    70                                   ***0***     Count coming in to IF
    70              4                    ***0***       `uvm_field_int(wid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    70                                   ***0***     Count coming in to IF
    70              6                    ***0***       `uvm_field_int(wid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    70                                   ***0***     Count coming in to IF
    70              7                    ***0***       `uvm_field_int(wid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    70                                   ***0***     Count coming in to IF
    70              8                    ***0***       `uvm_field_int(wid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    70                                   ***0***     Count coming in to IF
    70             14                    ***0***       `uvm_field_int(wid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    70                                   ***0***     Count coming in to IF
    70             15                    ***0***       `uvm_field_int(wid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    71                                   ***0***     Count coming in to CASE
    71              2                    ***0***       `uvm_field_int(wdata, UVM_ALL_ON)
    71              3                    ***0***     
    71              5                    ***0***     
    71              9                    ***0***     
    71             10                    ***0***     
    71             11                    ***0***     
    71             12                    ***0***     
    71             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71              4                    ***0***       `uvm_field_int(wdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71              6                    ***0***       `uvm_field_int(wdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71              7                    ***0***       `uvm_field_int(wdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71              8                    ***0***       `uvm_field_int(wdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71             14                    ***0***       `uvm_field_int(wdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    71                                   ***0***     Count coming in to IF
    71             15                    ***0***       `uvm_field_int(wdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    72                                   ***0***     Count coming in to CASE
    72              2                    ***0***       `uvm_field_int(wstrb, UVM_ALL_ON)
    72              3                    ***0***     
    72              5                    ***0***     
    72              9                    ***0***     
    72             10                    ***0***     
    72             11                    ***0***     
    72             12                    ***0***     
    72             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              4                    ***0***       `uvm_field_int(wstrb, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              6                    ***0***       `uvm_field_int(wstrb, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              7                    ***0***       `uvm_field_int(wstrb, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              8                    ***0***       `uvm_field_int(wstrb, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72             14                    ***0***       `uvm_field_int(wstrb, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72             15                    ***0***       `uvm_field_int(wstrb, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    73                                   ***0***     Count coming in to CASE
    73              2                    ***0***       `uvm_field_int(wlast, UVM_ALL_ON)
    73              3                    ***0***     
    73              5                    ***0***     
    73              9                    ***0***     
    73             10                    ***0***     
    73             11                    ***0***     
    73             12                    ***0***     
    73             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                   ***0***     Count coming in to IF
    73              4                    ***0***       `uvm_field_int(wlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                   ***0***     Count coming in to IF
    73              6                    ***0***       `uvm_field_int(wlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                   ***0***     Count coming in to IF
    73              7                    ***0***       `uvm_field_int(wlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                   ***0***     Count coming in to IF
    73              8                    ***0***       `uvm_field_int(wlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                   ***0***     Count coming in to IF
    73             14                    ***0***       `uvm_field_int(wlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                   ***0***     Count coming in to IF
    73             15                    ***0***       `uvm_field_int(wlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    76                                   ***0***     Count coming in to CASE
    76              2                    ***0***       `uvm_field_int(bready, UVM_ALL_ON)
    76              3                    ***0***     
    76              5                    ***0***     
    76              9                    ***0***     
    76             10                    ***0***     
    76             11                    ***0***     
    76             12                    ***0***     
    76             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              4                    ***0***       `uvm_field_int(bready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              6                    ***0***       `uvm_field_int(bready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              7                    ***0***       `uvm_field_int(bready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76              8                    ***0***       `uvm_field_int(bready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76             14                    ***0***       `uvm_field_int(bready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    76                                   ***0***     Count coming in to IF
    76             15                    ***0***       `uvm_field_int(bready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    77                                   ***0***     Count coming in to CASE
    77              2                    ***0***       `uvm_field_int(bvalid, UVM_ALL_ON)
    77              3                    ***0***     
    77              5                    ***0***     
    77              9                    ***0***     
    77             10                    ***0***     
    77             11                    ***0***     
    77             12                    ***0***     
    77             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              4                    ***0***       `uvm_field_int(bvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              6                    ***0***       `uvm_field_int(bvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              7                    ***0***       `uvm_field_int(bvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              8                    ***0***       `uvm_field_int(bvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77             14                    ***0***       `uvm_field_int(bvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77             15                    ***0***       `uvm_field_int(bvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    78                                   ***0***     Count coming in to CASE
    78              2                    ***0***       `uvm_field_int(bid, UVM_ALL_ON)
    78              3                    ***0***     
    78              5                    ***0***     
    78              9                    ***0***     
    78             10                    ***0***     
    78             11                    ***0***     
    78             12                    ***0***     
    78             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              4                    ***0***       `uvm_field_int(bid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              6                    ***0***       `uvm_field_int(bid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              7                    ***0***       `uvm_field_int(bid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              8                    ***0***       `uvm_field_int(bid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78             14                    ***0***       `uvm_field_int(bid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78             15                    ***0***       `uvm_field_int(bid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    79                                   ***0***     Count coming in to CASE
    79              2                    ***0***       `uvm_field_int(bresp, UVM_ALL_ON)
    79              3                    ***0***     
    79              5                    ***0***     
    79              9                    ***0***     
    79             10                    ***0***     
    79             11                    ***0***     
    79             12                    ***0***     
    79             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79              4                    ***0***       `uvm_field_int(bresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79              6                    ***0***       `uvm_field_int(bresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79              7                    ***0***       `uvm_field_int(bresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79              8                    ***0***       `uvm_field_int(bresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79             14                    ***0***       `uvm_field_int(bresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79             15                    ***0***       `uvm_field_int(bresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    82                                   ***0***     Count coming in to CASE
    82              2                    ***0***       `uvm_field_int(arready, UVM_ALL_ON)
    82              3                    ***0***     
    82              5                    ***0***     
    82              9                    ***0***     
    82             10                    ***0***     
    82             11                    ***0***     
    82             12                    ***0***     
    82             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              4                    ***0***       `uvm_field_int(arready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              6                    ***0***       `uvm_field_int(arready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              7                    ***0***       `uvm_field_int(arready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              8                    ***0***       `uvm_field_int(arready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82             14                    ***0***       `uvm_field_int(arready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82             15                    ***0***       `uvm_field_int(arready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    83                                   ***0***     Count coming in to CASE
    83              2                    ***0***       `uvm_field_int(arid, UVM_ALL_ON)
    83              3                    ***0***     
    83              5                    ***0***     
    83              9                    ***0***     
    83             10                    ***0***     
    83             11                    ***0***     
    83             12                    ***0***     
    83             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              4                    ***0***       `uvm_field_int(arid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              6                    ***0***       `uvm_field_int(arid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              7                    ***0***       `uvm_field_int(arid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83              8                    ***0***       `uvm_field_int(arid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83             14                    ***0***       `uvm_field_int(arid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    83                                   ***0***     Count coming in to IF
    83             15                    ***0***       `uvm_field_int(arid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    84                                   ***0***     Count coming in to CASE
    84              2                    ***0***       `uvm_field_int(araddr, UVM_ALL_ON)
    84              3                    ***0***     
    84              5                    ***0***     
    84              9                    ***0***     
    84             10                    ***0***     
    84             11                    ***0***     
    84             12                    ***0***     
    84             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84              4                    ***0***       `uvm_field_int(araddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84              6                    ***0***       `uvm_field_int(araddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84              7                    ***0***       `uvm_field_int(araddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84              8                    ***0***       `uvm_field_int(araddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84             14                    ***0***       `uvm_field_int(araddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    84                                   ***0***     Count coming in to IF
    84             15                    ***0***       `uvm_field_int(araddr, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    85                                   ***0***     Count coming in to CASE
    85              2                    ***0***       `uvm_field_int(arlen, UVM_ALL_ON)
    85              3                    ***0***     
    85              5                    ***0***     
    85              9                    ***0***     
    85             10                    ***0***     
    85             11                    ***0***     
    85             12                    ***0***     
    85             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    85                                   ***0***     Count coming in to IF
    85              4                    ***0***       `uvm_field_int(arlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    85                                   ***0***     Count coming in to IF
    85              6                    ***0***       `uvm_field_int(arlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    85                                   ***0***     Count coming in to IF
    85              7                    ***0***       `uvm_field_int(arlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    85                                   ***0***     Count coming in to IF
    85              8                    ***0***       `uvm_field_int(arlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    85                                   ***0***     Count coming in to IF
    85             14                    ***0***       `uvm_field_int(arlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    85                                   ***0***     Count coming in to IF
    85             15                    ***0***       `uvm_field_int(arlen, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    86                                   ***0***     Count coming in to CASE
    86              2                    ***0***       `uvm_field_int(arsize, UVM_ALL_ON)
    86              3                    ***0***     
    86              5                    ***0***     
    86              9                    ***0***     
    86             10                    ***0***     
    86             11                    ***0***     
    86             12                    ***0***     
    86             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              4                    ***0***       `uvm_field_int(arsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              6                    ***0***       `uvm_field_int(arsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              7                    ***0***       `uvm_field_int(arsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              8                    ***0***       `uvm_field_int(arsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86             14                    ***0***       `uvm_field_int(arsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86             15                    ***0***       `uvm_field_int(arsize, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    87                                   ***0***     Count coming in to CASE
    87              2                    ***0***       `uvm_field_int(arburst, UVM_ALL_ON)
    87              3                    ***0***     
    87              5                    ***0***     
    87              9                    ***0***     
    87             10                    ***0***     
    87             11                    ***0***     
    87             12                    ***0***     
    87             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87              4                    ***0***       `uvm_field_int(arburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87              6                    ***0***       `uvm_field_int(arburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87              7                    ***0***       `uvm_field_int(arburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87              8                    ***0***       `uvm_field_int(arburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87             14                    ***0***       `uvm_field_int(arburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87             15                    ***0***       `uvm_field_int(arburst, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    88                                   ***0***     Count coming in to CASE
    88              2                    ***0***       `uvm_field_int(arvalid, UVM_ALL_ON)
    88              3                    ***0***     
    88              5                    ***0***     
    88              9                    ***0***     
    88             10                    ***0***     
    88             11                    ***0***     
    88             12                    ***0***     
    88             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88              4                    ***0***       `uvm_field_int(arvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88              6                    ***0***       `uvm_field_int(arvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88              7                    ***0***       `uvm_field_int(arvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88              8                    ***0***       `uvm_field_int(arvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88             14                    ***0***       `uvm_field_int(arvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    88                                   ***0***     Count coming in to IF
    88             15                    ***0***       `uvm_field_int(arvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    91                                   ***0***     Count coming in to CASE
    91              2                    ***0***       `uvm_field_int(rid, UVM_ALL_ON)
    91              3                    ***0***     
    91              5                    ***0***     
    91              9                    ***0***     
    91             10                    ***0***     
    91             11                    ***0***     
    91             12                    ***0***     
    91             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              4                    ***0***       `uvm_field_int(rid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              6                    ***0***       `uvm_field_int(rid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              7                    ***0***       `uvm_field_int(rid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91              8                    ***0***       `uvm_field_int(rid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91             14                    ***0***       `uvm_field_int(rid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    91                                   ***0***     Count coming in to IF
    91             15                    ***0***       `uvm_field_int(rid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    92                                   ***0***     Count coming in to CASE
    92              2                    ***0***       `uvm_field_int(rdata, UVM_ALL_ON)
    92              3                    ***0***     
    92              5                    ***0***     
    92              9                    ***0***     
    92             10                    ***0***     
    92             11                    ***0***     
    92             12                    ***0***     
    92             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              4                    ***0***       `uvm_field_int(rdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              6                    ***0***       `uvm_field_int(rdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              7                    ***0***       `uvm_field_int(rdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              8                    ***0***       `uvm_field_int(rdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92             14                    ***0***       `uvm_field_int(rdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92             15                    ***0***       `uvm_field_int(rdata, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    93                                   ***0***     Count coming in to CASE
    93              2                    ***0***       `uvm_field_int(rresp, UVM_ALL_ON)
    93              3                    ***0***     
    93              5                    ***0***     
    93              9                    ***0***     
    93             10                    ***0***     
    93             11                    ***0***     
    93             12                    ***0***     
    93             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              4                    ***0***       `uvm_field_int(rresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              6                    ***0***       `uvm_field_int(rresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              7                    ***0***       `uvm_field_int(rresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93              8                    ***0***       `uvm_field_int(rresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93             14                    ***0***       `uvm_field_int(rresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    93                                   ***0***     Count coming in to IF
    93             15                    ***0***       `uvm_field_int(rresp, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    94                                   ***0***     Count coming in to CASE
    94              2                    ***0***       `uvm_field_int(rlast, UVM_ALL_ON)
    94              3                    ***0***     
    94              5                    ***0***     
    94              9                    ***0***     
    94             10                    ***0***     
    94             11                    ***0***     
    94             12                    ***0***     
    94             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              4                    ***0***       `uvm_field_int(rlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              6                    ***0***       `uvm_field_int(rlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              7                    ***0***       `uvm_field_int(rlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94              8                    ***0***       `uvm_field_int(rlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94             14                    ***0***       `uvm_field_int(rlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    94                                   ***0***     Count coming in to IF
    94             15                    ***0***       `uvm_field_int(rlast, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    95                                   ***0***     Count coming in to CASE
    95              2                    ***0***       `uvm_field_int(rvalid, UVM_ALL_ON)
    95              3                    ***0***     
    95              5                    ***0***     
    95              9                    ***0***     
    95             10                    ***0***     
    95             11                    ***0***     
    95             12                    ***0***     
    95             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              4                    ***0***       `uvm_field_int(rvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              6                    ***0***       `uvm_field_int(rvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              7                    ***0***       `uvm_field_int(rvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              8                    ***0***       `uvm_field_int(rvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95             14                    ***0***       `uvm_field_int(rvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95             15                    ***0***       `uvm_field_int(rvalid, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    96                                   ***0***     Count coming in to CASE
    96              2                    ***0***       `uvm_field_int(rready, UVM_ALL_ON)
    96              3                    ***0***     
    96              5                    ***0***     
    96              9                    ***0***     
    96             10                    ***0***     
    96             11                    ***0***     
    96             12                    ***0***     
    96             13                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 9 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              4                    ***0***       `uvm_field_int(rready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              6                    ***0***       `uvm_field_int(rready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              7                    ***0***       `uvm_field_int(rready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96              8                    ***0***       `uvm_field_int(rready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96             14                    ***0***       `uvm_field_int(rready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    96                                   ***0***     Count coming in to IF
    96             15                    ***0***       `uvm_field_int(rready, UVM_ALL_ON)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../tb/sequence.sv
------------------------------------IF Branch------------------------------------
    4                                    ***0***     Count coming in to IF
    4               1                    ***0***         `uvm_object_utils(axi_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    4                                    ***0***     Count coming in to IF
    4               2                    ***0***         `uvm_object_utils(axi_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    4                                    ***0***     Count coming in to IF
    4               3                    ***0***         `uvm_object_utils(axi_sequence)
    4               4                    ***0***         `uvm_object_utils(axi_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    4                                    ***0***     Count coming in to IF
    4               5                    ***0***         `uvm_object_utils(axi_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    4                                    ***0***     Count coming in to IF
    4               6                    ***0***         `uvm_object_utils(axi_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    50                                         1     Count coming in to IF
    50              1                          1             `uvm_info("SEQ", "Sending fixed mode transaction to DRV", UVM_NONE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              1                    ***0***         `uvm_object_utils(sequence_fixed)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              2                    ***0***         `uvm_object_utils(sequence_fixed)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              3                    ***0***         `uvm_object_utils(sequence_fixed)
    67              4                    ***0***         `uvm_object_utils(sequence_fixed)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              5                    ***0***         `uvm_object_utils(sequence_fixed)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    67                                   ***0***     Count coming in to IF
    67              6                    ***0***         `uvm_object_utils(sequence_fixed)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              1                    ***0***         `uvm_object_utils(sequence_incr)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              2                    ***0***         `uvm_object_utils(sequence_incr)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              3                    ***0***         `uvm_object_utils(sequence_incr)
    77              4                    ***0***         `uvm_object_utils(sequence_incr)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              5                    ***0***         `uvm_object_utils(sequence_incr)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    77                                   ***0***     Count coming in to IF
    77              6                    ***0***         `uvm_object_utils(sequence_incr)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              1                    ***0***         `uvm_object_utils(sequence_wrap)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              2                    ***0***         `uvm_object_utils(sequence_wrap)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              3                    ***0***         `uvm_object_utils(sequence_wrap)
    86              4                    ***0***         `uvm_object_utils(sequence_wrap)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              5                    ***0***         `uvm_object_utils(sequence_wrap)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              6                    ***0***         `uvm_object_utils(sequence_wrap)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              1                    ***0***         `uvm_object_utils(sequence_error)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              2                    ***0***         `uvm_object_utils(sequence_error)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              3                    ***0***         `uvm_object_utils(sequence_error)
    95              4                    ***0***         `uvm_object_utils(sequence_error)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              5                    ***0***         `uvm_object_utils(sequence_error)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              6                    ***0***         `uvm_object_utils(sequence_error)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


  File ../tb/driver.sv
------------------------------------IF Branch------------------------------------
    12                                         1     Count coming in to IF
    12              1                    ***0***             if (! uvm_config_db #(virtual axi_if) :: get (this, "", "intf", intf)) begin
    15              1                          1             else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    13                                   ***0***     Count coming in to IF
    13              1                    ***0***                 `uvm_fatal ("Can't connect interface", "Didn't get handle to virtual interface if_name")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    16                                         1     Count coming in to IF
    16              1                          1                 `uvm_info("Connect interface", "Driver Connected to interface", UVM_NONE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    32                                         1     Count coming in to IF
    32              1                          1             `uvm_info("DRV", "Write Transaction in Fixed Mode Started", UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    72                                         1     Count coming in to IF
    72              1                          1             `uvm_info("DRV", "Read Transaction in Fixed Mode Started", UVM_NONE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                        1     Count coming in to IF
    117             1                          1             if (trans.op == fixed) begin
    121             1                    ***0***             else if (trans.op == increase) begin
    126             1                    ***0***             else if (trans.op == wrap) begin
    131             1                    ***0***             else if (trans.op == error) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 5 branches = 20.00%


  File ../tb/monitor.sv
------------------------------------IF Branch------------------------------------
    10                                         1     Count coming in to IF
    10              1                          1             `uvm_info("MONITOR", "Constructor Executed", UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    16                                         1     Count coming in to IF
    16              1                    ***0***             if (! uvm_config_db #(virtual axi_if) :: get (this, "", "intf", intf)) begin
    19              1                          1             else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    17                                   ***0***     Count coming in to IF
    17              1                    ***0***                 `uvm_error("Interface Error", "DUT interface not found")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    20                                         1     Count coming in to IF
    20              1                          1                 `uvm_info("Connect interface", "Monitor connected interface", UVM_NONE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    24                                         1     Count coming in to IF
    24              1                    ***0***             if(intf == null) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    25                                   ***0***     Count coming in to IF
    25              1                    ***0***                 `uvm_fatal("MONITOR ERROR", "Interface is null")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         9     Count coming in to IF
    28              1                          1                 if(item == null) begin // 2
    31              1                    ***0***                 else if (!intf.resetn) begin
                                               8     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    32                                   ***0***     Count coming in to IF
    32              1                    ***0***                     `uvm_info("MONITOR RESPONSE", "Reset Detected", UVM_NONE)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    48                                         8     Count coming in to IF
    48              1                          8                 `uvm_info("WRITE ADDRESS", $sformatf("item.awaddr: %h at time: %t", item.awaddr, $time), UVM_NONE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         8     Count coming in to IF
    53              1                          8                 `uvm_info("WRITE DATA", $sformatf("item.wdata: %h", item.wdata), UVM_NONE)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


  File ../tb/test.sv
------------------------------------IF Branch------------------------------------
    27                                         1     Count coming in to IF
    27              1                          1             `uvm_info("Test class", "Elaboration phase", UVM_NONE);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                     138         1       137     0.72%

================================Condition Details================================

Condition Coverage for instance /testbench_sv_unit --

  File ../tb/transaction.sv
----------------Focused Condition View-------------------
Line       57 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       57 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       58 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       58 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       58 Item    3  (this.resetn !== local_data__.resetn)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.resetn !== local_data__.resetn)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.resetn !== local_data__.resetn)_0  -                             
  Row   2:    ***0***  (this.resetn !== local_data__.resetn)_1  -                             

----------------Focused Condition View-------------------
Line       58 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       60 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       60 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       60 Item    3  (this.awready !== local_data__.awready)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (this.awready !== local_data__.awready)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (this.awready !== local_data__.awready)_0  -                             
  Row   2:    ***0***  (this.awready !== local_data__.awready)_1  -                             

----------------Focused Condition View-------------------
Line       60 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    3  (this.awid !== local_data__.awid)
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (this.awid !== local_data__.awid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (this.awid !== local_data__.awid)_0  -                             
  Row   2:    ***0***  (this.awid !== local_data__.awid)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       62 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       62 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       62 Item    3  (this.awlen !== local_data__.awlen)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.awlen !== local_data__.awlen)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.awlen !== local_data__.awlen)_0  -                             
  Row   2:    ***0***  (this.awlen !== local_data__.awlen)_1  -                             

----------------Focused Condition View-------------------
Line       62 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    3  (this.awsize !== local_data__.awsize)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.awsize !== local_data__.awsize)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.awsize !== local_data__.awsize)_0  -                             
  Row   2:    ***0***  (this.awsize !== local_data__.awsize)_1  -                             

----------------Focused Condition View-------------------
Line       63 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       64 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       64 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       64 Item    3  (this.awaddr !== local_data__.awaddr)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.awaddr !== local_data__.awaddr)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.awaddr !== local_data__.awaddr)_0  -                             
  Row   2:    ***0***  (this.awaddr !== local_data__.awaddr)_1  -                             

----------------Focused Condition View-------------------
Line       64 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       65 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       65 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       65 Item    3  (this.awburst !== local_data__.awburst)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (this.awburst !== local_data__.awburst)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (this.awburst !== local_data__.awburst)_0  -                             
  Row   2:    ***0***  (this.awburst !== local_data__.awburst)_1  -                             

----------------Focused Condition View-------------------
Line       65 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       68 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       68 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       68 Item    3  (this.wvalid !== local_data__.wvalid)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.wvalid !== local_data__.wvalid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.wvalid !== local_data__.wvalid)_0  -                             
  Row   2:    ***0***  (this.wvalid !== local_data__.wvalid)_1  -                             

----------------Focused Condition View-------------------
Line       68 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    3  (this.wready !== local_data__.wready)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.wready !== local_data__.wready)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.wready !== local_data__.wready)_0  -                             
  Row   2:    ***0***  (this.wready !== local_data__.wready)_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       70 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       70 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       70 Item    3  (this.wid !== local_data__.wid)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (this.wid !== local_data__.wid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (this.wid !== local_data__.wid)_0  -                             
  Row   2:    ***0***  (this.wid !== local_data__.wid)_1  -                             

----------------Focused Condition View-------------------
Line       70 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    3  (this.wdata !== local_data__.wdata)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.wdata !== local_data__.wdata)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.wdata !== local_data__.wdata)_0  -                             
  Row   2:    ***0***  (this.wdata !== local_data__.wdata)_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    3  (this.wstrb !== local_data__.wstrb)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.wstrb !== local_data__.wstrb)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.wstrb !== local_data__.wstrb)_0  -                             
  Row   2:    ***0***  (this.wstrb !== local_data__.wstrb)_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       73 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       73 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       73 Item    3  (this.wlast !== local_data__.wlast)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.wlast !== local_data__.wlast)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.wlast !== local_data__.wlast)_0  -                             
  Row   2:    ***0***  (this.wlast !== local_data__.wlast)_1  -                             

----------------Focused Condition View-------------------
Line       73 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    3  (this.bready !== local_data__.bready)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.bready !== local_data__.bready)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.bready !== local_data__.bready)_0  -                             
  Row   2:    ***0***  (this.bready !== local_data__.bready)_1  -                             

----------------Focused Condition View-------------------
Line       76 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    3  (this.bvalid !== local_data__.bvalid)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.bvalid !== local_data__.bvalid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.bvalid !== local_data__.bvalid)_0  -                             
  Row   2:    ***0***  (this.bvalid !== local_data__.bvalid)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       78 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       78 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       78 Item    3  (this.bid !== local_data__.bid)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (this.bid !== local_data__.bid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (this.bid !== local_data__.bid)_0  -                             
  Row   2:    ***0***  (this.bid !== local_data__.bid)_1  -                             

----------------Focused Condition View-------------------
Line       78 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       79 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       79 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       79 Item    3  (this.bresp !== local_data__.bresp)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.bresp !== local_data__.bresp)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.bresp !== local_data__.bresp)_0  -                             
  Row   2:    ***0***  (this.bresp !== local_data__.bresp)_1  -                             

----------------Focused Condition View-------------------
Line       79 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       82 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       82 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       82 Item    3  (this.arready !== local_data__.arready)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (this.arready !== local_data__.arready)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (this.arready !== local_data__.arready)_0  -                             
  Row   2:    ***0***  (this.arready !== local_data__.arready)_1  -                             

----------------Focused Condition View-------------------
Line       82 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       83 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       83 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       83 Item    3  (this.arid !== local_data__.arid)
Condition totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (this.arid !== local_data__.arid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (this.arid !== local_data__.arid)_0  -                             
  Row   2:    ***0***  (this.arid !== local_data__.arid)_1  -                             

----------------Focused Condition View-------------------
Line       83 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    3  (this.araddr !== local_data__.araddr)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.araddr !== local_data__.araddr)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.araddr !== local_data__.araddr)_0  -                             
  Row   2:    ***0***  (this.araddr !== local_data__.araddr)_1  -                             

----------------Focused Condition View-------------------
Line       84 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    3  (this.arlen !== local_data__.arlen)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.arlen !== local_data__.arlen)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.arlen !== local_data__.arlen)_0  -                             
  Row   2:    ***0***  (this.arlen !== local_data__.arlen)_1  -                             

----------------Focused Condition View-------------------
Line       85 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       86 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       86 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       86 Item    3  (this.arsize !== local_data__.arsize)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.arsize !== local_data__.arsize)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.arsize !== local_data__.arsize)_0  -                             
  Row   2:    ***0***  (this.arsize !== local_data__.arsize)_1  -                             

----------------Focused Condition View-------------------
Line       86 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    3  (this.arburst !== local_data__.arburst)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (this.arburst !== local_data__.arburst)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (this.arburst !== local_data__.arburst)_0  -                             
  Row   2:    ***0***  (this.arburst !== local_data__.arburst)_1  -                             

----------------Focused Condition View-------------------
Line       87 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       88 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       88 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       88 Item    3  (this.arvalid !== local_data__.arvalid)
Condition totals: 0 of 1 input term covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (this.arvalid !== local_data__.arvalid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (this.arvalid !== local_data__.arvalid)_0  -                             
  Row   2:    ***0***  (this.arvalid !== local_data__.arvalid)_1  -                             

----------------Focused Condition View-------------------
Line       88 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       91 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       91 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       91 Item    3  (this.rid !== local_data__.rid)
Condition totals: 0 of 1 input term covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (this.rid !== local_data__.rid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (this.rid !== local_data__.rid)_0  -                             
  Row   2:    ***0***  (this.rid !== local_data__.rid)_1  -                             

----------------Focused Condition View-------------------
Line       91 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       92 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       92 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       92 Item    3  (this.rdata !== local_data__.rdata)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.rdata !== local_data__.rdata)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.rdata !== local_data__.rdata)_0  -                             
  Row   2:    ***0***  (this.rdata !== local_data__.rdata)_1  -                             

----------------Focused Condition View-------------------
Line       92 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       93 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       93 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       93 Item    3  (this.rresp !== local_data__.rresp)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.rresp !== local_data__.rresp)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.rresp !== local_data__.rresp)_0  -                             
  Row   2:    ***0***  (this.rresp !== local_data__.rresp)_1  -                             

----------------Focused Condition View-------------------
Line       93 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    3  (this.rlast !== local_data__.rlast)
Condition totals: 0 of 1 input term covered = 0.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
  (this.rlast !== local_data__.rlast)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:    ***0***  (this.rlast !== local_data__.rlast)_0  -                             
  Row   2:    ***0***  (this.rlast !== local_data__.rlast)_1  -                             

----------------Focused Condition View-------------------
Line       94 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    3  (this.rvalid !== local_data__.rvalid)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.rvalid !== local_data__.rvalid)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.rvalid !== local_data__.rvalid)_0  -                             
  Row   2:    ***0***  (this.rvalid !== local_data__.rvalid)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       96 Item    2  (local_data__ == null)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (local_data__ == null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (local_data__ == null)_0  -                             
  Row   2:    ***0***  (local_data__ == null)_1  -                             

----------------Focused Condition View-------------------
Line       96 Item    3  (this.rready !== local_data__.rready)
Condition totals: 0 of 1 input term covered = 0.00%

                             Input Term   Covered  Reason for no coverage   Hint
                            -----------  --------  -----------------------  --------------
  (this.rready !== local_data__.rready)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                               Non-masking condition(s)      
 ---------  ---------  --------------------                     -------------------------     
  Row   1:    ***0***  (this.rready !== local_data__.rready)_0  -                             
  Row   2:    ***0***  (this.rready !== local_data__.rready)_1  -                             

----------------Focused Condition View-------------------
Line       96 Item    4  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                                                              Input Term   Covered  Reason for no coverage   Hint
                                                                                                                             -----------  --------  -----------------------  --------------
  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                                                Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                                                      -------------------------     
  Row   1:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_0  -                             
  Row   2:    ***0***  (__m_uvm_status_container.comparer.result && (__m_uvm_status_container.comparer.show_max <= __m_uvm_status_container.comparer.result))_1  -                             


----------------Focused Condition View-------------------
Line       4 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       4 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       67 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       67 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       77 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       77 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       86 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       86 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       95 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             





----------------Focused Condition View-------------------
Line       117 Item    1  (trans.op == fixed)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (trans.op == fixed)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (trans.op == fixed)_0  -                             
  Row   2:          1  (trans.op == fixed)_1  -                             

----------------Focused Condition View-------------------
Line       121 Item    1  (trans.op == increase)
Condition totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (trans.op == increase)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  (trans.op == increase)_0  -                             
  Row   2:    ***0***  (trans.op == increase)_1  -                             

----------------Focused Condition View-------------------
Line       126 Item    1  (trans.op == wrap)
Condition totals: 0 of 1 input term covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (trans.op == wrap)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (trans.op == wrap)_0  -                             
  Row   2:    ***0***  (trans.op == wrap)_1  -                             

----------------Focused Condition View-------------------
Line       131 Item    1  (trans.op == error)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (trans.op == error)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (trans.op == error)_0  -                             
  Row   2:    ***0***  (trans.op == error)_1  -                             



----------------Focused Condition View-------------------
Line       24 Item    1  (this.intf == null)
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (this.intf == null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (this.intf == null)_0  -                             
  Row   2:    ***0***  (this.intf == null)_1  -                             








Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     736       162       574    22.01%

================================Statement Details================================

Statement Coverage for instance /testbench_sv_unit --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ../tb/transaction.sv
    57              1       `uvm_object_utils_begin(transaction)
    57              2     
    57              3     
    57              4     
    57              5     
    57              7     
    57              8     
    57              9     
    57             10     
    58              1       `uvm_field_int(resetn, UVM_ALL_ON)
    58              2     
    58              3     
    58              4     
    58              5     
    58              6     
    58              7     
    58              8     
    58              9     
    58             10     
    58             11     
    58             12     
    58             13     
    58             14     
    58             15     
    58             16     
    60              1       `uvm_field_int(awready, UVM_ALL_ON)
    60              2     
    60              3     
    60              4     
    60              5     
    60              6     
    60              7     
    60              8     
    60              9     
    60             10     
    60             11     
    60             12     
    60             13     
    60             14     
    60             15     
    60             16     
    61              1       `uvm_field_int(awid, UVM_ALL_ON)
    61              2     
    61              3     
    61              4     
    61              5     
    61              6     
    61              7     
    61              8     
    61              9     
    61             10     
    61             11     
    61             12     
    61             13     
    61             14     
    61             15     
    61             16     
    62              1       `uvm_field_int(awlen, UVM_ALL_ON)
    62              2     
    62              3     
    62              4     
    62              5     
    62              6     
    62              7     
    62              8     
    62              9     
    62             10     
    62             11     
    62             12     
    62             13     
    62             14     
    62             15     
    62             16     
    63              1       `uvm_field_int(awsize, UVM_ALL_ON)
    63              2     
    63              3     
    63              4     
    63              5     
    63              6     
    63              7     
    63              8     
    63              9     
    63             10     
    63             11     
    63             12     
    63             13     
    63             14     
    63             15     
    63             16     
    64              1       `uvm_field_int(awaddr, UVM_ALL_ON)
    64              2     
    64              3     
    64              4     
    64              5     
    64              6     
    64              7     
    64              8     
    64              9     
    64             10     
    64             11     
    64             12     
    64             13     
    64             14     
    64             15     
    64             16     
    65              1       `uvm_field_int(awburst, UVM_ALL_ON)
    65              2     
    65              3     
    65              4     
    65              5     
    65              6     
    65              7     
    65              8     
    65              9     
    65             10     
    65             11     
    65             12     
    65             13     
    65             14     
    65             15     
    65             16     
    68              1       `uvm_field_int(wvalid, UVM_ALL_ON)
    68              2     
    68              3     
    68              4     
    68              5     
    68              6     
    68              7     
    68              8     
    68              9     
    68             10     
    68             11     
    68             12     
    68             13     
    68             14     
    68             15     
    68             16     
    69              1       `uvm_field_int(wready, UVM_ALL_ON)
    69              2     
    69              3     
    69              4     
    69              5     
    69              6     
    69              7     
    69              8     
    69              9     
    69             10     
    69             11     
    69             12     
    69             13     
    69             14     
    69             15     
    69             16     
    70              1       `uvm_field_int(wid, UVM_ALL_ON)
    70              2     
    70              3     
    70              4     
    70              5     
    70              6     
    70              7     
    70              8     
    70              9     
    70             10     
    70             11     
    70             12     
    70             13     
    70             14     
    70             15     
    70             16     
    71              1       `uvm_field_int(wdata, UVM_ALL_ON)
    71              2     
    71              3     
    71              4     
    71              5     
    71              6     
    71              7     
    71              8     
    71              9     
    71             10     
    71             11     
    71             12     
    71             13     
    71             14     
    71             15     
    71             16     
    72              1       `uvm_field_int(wstrb, UVM_ALL_ON)
    72              2     
    72              3     
    72              4     
    72              5     
    72              6     
    72              7     
    72              8     
    72              9     
    72             10     
    72             11     
    72             12     
    72             13     
    72             14     
    72             15     
    72             16     
    73              1       `uvm_field_int(wlast, UVM_ALL_ON)
    73              2     
    73              3     
    73              4     
    73              5     
    73              6     
    73              7     
    73              8     
    73              9     
    73             10     
    73             11     
    73             12     
    73             13     
    73             14     
    73             15     
    73             16     
    76              1       `uvm_field_int(bready, UVM_ALL_ON)
    76              2     
    76              3     
    76              4     
    76              5     
    76              6     
    76              7     
    76              8     
    76              9     
    76             10     
    76             11     
    76             12     
    76             13     
    76             14     
    76             15     
    76             16     
    77              1       `uvm_field_int(bvalid, UVM_ALL_ON)
    77              2     
    77              3     
    77              4     
    77              5     
    77              6     
    77              7     
    77              8     
    77              9     
    77             10     
    77             11     
    77             12     
    77             13     
    77             14     
    77             15     
    77             16     
    78              1       `uvm_field_int(bid, UVM_ALL_ON)
    78              2     
    78              3     
    78              4     
    78              5     
    78              6     
    78              7     
    78              8     
    78              9     
    78             10     
    78             11     
    78             12     
    78             13     
    78             14     
    78             15     
    78             16     
    79              1       `uvm_field_int(bresp, UVM_ALL_ON)
    79              2     
    79              3     
    79              4     
    79              5     
    79              6     
    79              7     
    79              8     
    79              9     
    79             10     
    79             11     
    79             12     
    79             13     
    79             14     
    79             15     
    79             16     
    82              1       `uvm_field_int(arready, UVM_ALL_ON)
    82              2     
    82              3     
    82              4     
    82              5     
    82              6     
    82              7     
    82              8     
    82              9     
    82             10     
    82             11     
    82             12     
    82             13     
    82             14     
    82             15     
    82             16     
    83              1       `uvm_field_int(arid, UVM_ALL_ON)
    83              2     
    83              3     
    83              4     
    83              5     
    83              6     
    83              7     
    83              8     
    83              9     
    83             10     
    83             11     
    83             12     
    83             13     
    83             14     
    83             15     
    83             16     
    84              1       `uvm_field_int(araddr, UVM_ALL_ON)
    84              2     
    84              3     
    84              4     
    84              5     
    84              6     
    84              7     
    84              8     
    84              9     
    84             10     
    84             11     
    84             12     
    84             13     
    84             14     
    84             15     
    84             16     
    85              1       `uvm_field_int(arlen, UVM_ALL_ON)
    85              2     
    85              3     
    85              4     
    85              5     
    85              6     
    85              7     
    85              8     
    85              9     
    85             10     
    85             11     
    85             12     
    85             13     
    85             14     
    85             15     
    85             16     
    86              1       `uvm_field_int(arsize, UVM_ALL_ON)
    86              2     
    86              3     
    86              4     
    86              5     
    86              6     
    86              7     
    86              8     
    86              9     
    86             10     
    86             11     
    86             12     
    86             13     
    86             14     
    86             15     
    86             16     
    87              1       `uvm_field_int(arburst, UVM_ALL_ON)
    87              2     
    87              3     
    87              4     
    87              5     
    87              6     
    87              7     
    87              8     
    87              9     
    87             10     
    87             11     
    87             12     
    87             13     
    87             14     
    87             15     
    87             16     
    88              1       `uvm_field_int(arvalid, UVM_ALL_ON)
    88              2     
    88              3     
    88              4     
    88              5     
    88              6     
    88              7     
    88              8     
    88              9     
    88             10     
    88             11     
    88             12     
    88             13     
    88             14     
    88             15     
    88             16     
    91              1       `uvm_field_int(rid, UVM_ALL_ON)
    91              2     
    91              3     
    91              4     
    91              5     
    91              6     
    91              7     
    91              8     
    91              9     
    91             10     
    91             11     
    91             12     
    91             13     
    91             14     
    91             15     
    91             16     
    92              1       `uvm_field_int(rdata, UVM_ALL_ON)
    92              2     
    92              3     
    92              4     
    92              5     
    92              6     
    92              7     
    92              8     
    92              9     
    92             10     
    92             11     
    92             12     
    92             13     
    92             14     
    92             15     
    92             16     
    93              1       `uvm_field_int(rresp, UVM_ALL_ON)
    93              2     
    93              3     
    93              4     
    93              5     
    93              6     
    93              7     
    93              8     
    93              9     
    93             10     
    93             11     
    93             12     
    93             13     
    93             14     
    93             15     
    93             16     
    94              1       `uvm_field_int(rlast, UVM_ALL_ON)
    94              2     
    94              3     
    94              4     
    94              5     
    94              6     
    94              7     
    94              8     
    94              9     
    94             10     
    94             11     
    94             12     
    94             13     
    94             14     
    94             15     
    94             16     
    95              1       `uvm_field_int(rvalid, UVM_ALL_ON)
    95              2     
    95              3     
    95              4     
    95              5     
    95              6     
    95              7     
    95              8     
    95              9     
    95             10     
    95             11     
    95             12     
    95             13     
    95             14     
    95             15     
    95             16     
    96              1       `uvm_field_int(rready, UVM_ALL_ON)
    96              2     
    96              3     
    96              4     
    96              5     
    96              6     
    96              7     
    96              8     
    96              9     
    96             10     
    96             11     
    96             12     
    96             13     
    96             14     
    96             15     
    96             16     
  File ../tb/sequence.sv
    4               1         `uvm_object_utils(axi_sequence)
    4               2     
    4               3     
    4               4     
    4               5     
    4               7     
    4               8     
    4               9     
    4              10     
    67              1         `uvm_object_utils(sequence_fixed)
    67              2     
    67              3     
    67              4     
    67              5     
    67              6     
    67              7     
    67              8     
    67              9     
    67             10     
    69              1             super.new(name);
    77              1         `uvm_object_utils(sequence_incr)
    77              2     
    77              3     
    77              4     
    77              5     
    77              6     
    77              7     
    77              8     
    77              9     
    77             10     
    79              1             super.new(name);
    86              1         `uvm_object_utils(sequence_wrap)
    86              2     
    86              3     
    86              4     
    86              5     
    86              6     
    86              7     
    86              8     
    86              9     
    86             10     
    88              1             super.new(name);
    95              1         `uvm_object_utils(sequence_error)
    95              2     
    95              3     
    95              4     
    95              5     
    95              6     
    95              7     
    95              8     
    95              9     
    95             10     
    97              1             super.new(name);
  File ../tb/sequencer_slave.sv
    3               1         `uvm_component_utils(axi_sequencer_slave)
    3               2     
  File ../tb/sequencer.sv
    3               1         `uvm_component_utils(axi_sequencer)
    3               2     
  File ../tb/driver_slave.sv
    3               1         `uvm_component_utils(axi_driver_slave)
    3               2     
  File ../tb/driver.sv
    2               1         `uvm_component_utils(axi_driver)
    2               2     
    13              1                 `uvm_fatal ("Can't connect interface", "Didn't get handle to virtual interface if_name")
    122             1                 write_incr_mode(trans);
    123             1                 read_incr_mode(trans);
    127             1                 write_wrap_mode(trans);
    128             1                 read_wrap_mode(trans);
    132             1                 write_error_mode(trans);
    133             1                 read_error_mode(trans);
  File ../tb/monitor_slave.sv
    2               1         `uvm_component_utils(axi_monitor_slave)
    2               2     
  File ../tb/monitor.sv
    3               1         `uvm_component_utils(axi_monitor)
    3               2     
    17              1                 `uvm_error("Interface Error", "DUT interface not found")
    25              1                 `uvm_fatal("MONITOR ERROR", "Interface is null")
    32              1                     `uvm_info("MONITOR RESPONSE", "Reset Detected", UVM_NONE)
  File ../tb/agent_slave.sv
    2               1         `uvm_component_utils(axi_agent_slave)
    2               2     
  File ../tb/agent.sv
    3               1         `uvm_component_utils(axi_agent)
    3               2     
  File ../tb/scoreboard.sv
    3               1         `uvm_component_utils(axi_scoreboard)
    3               2     
  File ../tb/environment.sv
    2               1         `uvm_component_utils(axi_env)
    2               2     
  File ../tb/test.sv
    12              1         `uvm_component_utils(axi_test)
    12              2     


Total Coverage By Instance (filtered view): 35.07%

