//
// USB Power Delivery for Arduino
// Copyright (c) 2023 Manuel Bleichenbacher
//
// Licensed under MIT License
// https://opensource.org/licenses/MIT
//

#if defined(STM32G0xx) || defined(STM32G4xx) || defined(STM32H5xx)

#if defined(STM32H5xx)
#include "stm32h5xx_ll_bus.h"
#include "stm32h5xx_ll_dma.h"
#include "stm32h5xx_ll_gpio.h"
#include "stm32h5xx_ll_pwr.h"
#include "stm32h5xx_ll_ucpd.h"
#include "stm32h5xx_ll_system.h"
#else
#include "stm32g4xx_ll_bus.h"
#include "stm32g4xx_ll_dma.h"
#include "stm32g4xx_ll_gpio.h"
#include "stm32g4xx_ll_pwr.h"
#include "stm32g4xx_ll_ucpd.h"
#include "stm32g4xx_ll_system.h"
#endif
#include "PDController.h"
#include "PDPhySTM32UCPD.h"

// STM32H5 uses the GPDMA controller (different LL_DMA_InitTypeDef layout/API than
// STM32G4's classic DMA1+DMAMUX) - see the two LL_DMA_InitTypeDef blocks in init() below,
// and the DMA_RX/TX runtime access helpers further down, which are also family-conditional.
#if defined(STM32G4xx)
    // STM32G4 family: CC1 -> PB6, CC2 -> PB4
    #define GPIO_CC1 GPIOB
    #define PIN_CC1 LL_GPIO_PIN_6
    #define GPIO_CC2 GPIOB
    #define PIN_CC2 LL_GPIO_PIN_4
    #define DMA_RX DMA1
    #define DMA_CHANNEL_RX LL_DMA_CHANNEL_1
    #define DMA_TX DMA1
    #define DMA_CHANNEL_TX LL_DMA_CHANNEL_2
    #define UCPD_IRQ UCPD1_IRQn

#elif defined(STM32G0xx)
    // STM32G0 family: CC1 -> PA8, CC2 -> PB15
    #define GPIO_CC1 GPIOA
    #define PIN_CC1 LL_GPIO_PIN_8
    #define GPIO_CC2 GPIOB
    #define PIN_CC2 LL_GPIO_PIN_15
    #define DMA_RX DMA1
    #define DMA_CHANNEL_RX LL_DMA_CHANNEL_1
    #define DMA_TX DMA1
    #define DMA_CHANNEL_TX LL_DMA_CHANNEL_2
    #define UCPD_IRQ UCPD1_2_IRQn

#elif defined(STM32H5xx)
    // STM32H5 family: CC1 -> PB13, CC2 -> PB14 (verified against
    // firmware_control_unit_ethercat's CubeMX-generated MX_UCPD1_Init())
    #define GPIO_CC1 GPIOB
    #define PIN_CC1 LL_GPIO_PIN_13
    #define GPIO_CC2 GPIOB
    #define PIN_CC2 LL_GPIO_PIN_14
    #define DMA_RX GPDMA1
    #define DMA_CHANNEL_RX LL_DMA_CHANNEL_0
    #define DMA_TX GPDMA1
    #define DMA_CHANNEL_TX LL_DMA_CHANNEL_1
    #define UCPD_IRQ UCPD1_IRQn
#endif


static PDMessage* rxMessage;
static int ccActive;


void PDPhy::initMonitor() {
    PDPhySTM32UCPD::init(true);
}

void PDPhy::initSink() {
    PDPhySTM32UCPD::init(false);
}

void PDPhySTM32UCPD::init(bool isMonitor) {
    // clocks
    #if defined(STM32H5xx)
        // STM32H5's PWR clock is always on (not gateable, no LL_APB1_GRP1_PERIPH_PWR)
        LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
        LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPDMA1); // GPDMA has no separate mux clock
        // verified against firmware_control_unit_ethercat's CubeMX-generated MX_UCPD1_Init()
        LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
    #else
        LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
        LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
        LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
        #if defined(STM32G4xx)
            LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
        #else
            LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
        #endif
    #endif

    #if defined(STM32G4xx) || defined(STM32H5xx)
        LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
    #elif defined(STM32G0xx)
        LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
        LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
    #endif

    // initialize UCPD1
    LL_UCPD_InitTypeDef ucpdInit = {};
    LL_UCPD_StructInit(&ucpdInit);
    LL_UCPD_Init(UCPD1, &ucpdInit);

    LL_GPIO_InitTypeDef pinCc1Init = {
        .Pin = PIN_CC1,
        .Mode = LL_GPIO_MODE_ANALOG,
        .Speed = LL_GPIO_SPEED_FREQ_LOW,
        .OutputType = LL_GPIO_OUTPUT_OPENDRAIN,
        .Pull = LL_GPIO_PULL_NO,
        .Alternate = LL_GPIO_AF_0,
    };
    LL_GPIO_Init(GPIO_CC1, &pinCc1Init);

    LL_GPIO_InitTypeDef pinCc2Init = {
        .Pin = PIN_CC2,
        .Mode = LL_GPIO_MODE_ANALOG,
        .Speed = LL_GPIO_SPEED_FREQ_LOW,
        .OutputType = LL_GPIO_OUTPUT_OPENDRAIN,
        .Pull = LL_GPIO_PULL_NO,
        .Alternate = LL_GPIO_AF_0,
    };
    LL_GPIO_Init(GPIO_CC2, &pinCc2Init);

#if defined(STM32H5xx)
    // STM32H5 GPDMA: different LL_DMA_InitTypeDef layout than STM32G4's classic DMA.
    // Start from ST's own defaults (LL_DMA_StructInit) and only override what this
    // simple single-block byte transfer actually needs - the newer GPDMA struct has many
    // additional fields (linked-list, trigger, port allocation, ...) whose defaults are
    // already correct for a plain non-triggered, non-linked transfer.
    LL_DMA_InitTypeDef rxDmaInit;
    LL_DMA_StructInit(&rxDmaInit);
    rxDmaInit.SrcAddress = (uint32_t)&UCPD1->RXDR;
    rxDmaInit.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
    rxDmaInit.SrcIncMode = LL_DMA_SRC_FIXED;
    rxDmaInit.DestIncMode = LL_DMA_DEST_INCREMENT;
    rxDmaInit.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
    rxDmaInit.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
    rxDmaInit.Request = LL_GPDMA1_REQUEST_UCPD1_RX;
    rxDmaInit.Priority = LL_DMA_LOW_PRIORITY_LOW_WEIGHT;
    LL_DMA_Init(DMA_RX, DMA_CHANNEL_RX, &rxDmaInit);

    if (!isMonitor) {
        LL_DMA_InitTypeDef txDmaInit;
        LL_DMA_StructInit(&txDmaInit);
        txDmaInit.DestAddress = (uint32_t)&UCPD1->TXDR;
        txDmaInit.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
        txDmaInit.SrcIncMode = LL_DMA_SRC_INCREMENT;
        txDmaInit.DestIncMode = LL_DMA_DEST_FIXED;
        txDmaInit.SrcDataWidth = LL_DMA_SRC_DATAWIDTH_BYTE;
        txDmaInit.DestDataWidth = LL_DMA_DEST_DATAWIDTH_BYTE;
        txDmaInit.Request = LL_GPDMA1_REQUEST_UCPD1_TX;
        txDmaInit.Priority = LL_DMA_LOW_PRIORITY_LOW_WEIGHT;
        LL_DMA_Init(DMA_TX, DMA_CHANNEL_TX, &txDmaInit);
    }
#else
    // configure DMA for USB PD RX
    LL_DMA_InitTypeDef rxDmaInit = {
        .PeriphOrM2MSrcAddress = (uint32_t)&UCPD1->RXDR,
        .MemoryOrM2MDstAddress = 0,
        .Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY,
        .Mode = LL_DMA_MODE_NORMAL,
        .PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT,
        .MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT,
        .PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE,
        .MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE,
        .NbData = 0,
        .PeriphRequest = LL_DMAMUX_REQ_UCPD1_RX,
        .Priority = LL_DMA_PRIORITY_LOW,
    };
    LL_DMA_Init(DMA_RX, DMA_CHANNEL_RX, &rxDmaInit);

    if (!isMonitor) {
        // configure DMA for USB PD TX
        LL_DMA_InitTypeDef txDmaInit = {
            .PeriphOrM2MSrcAddress = (uint32_t)&UCPD1->TXDR,
            .MemoryOrM2MDstAddress = 0,
            .Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH,
            .Mode = LL_DMA_MODE_NORMAL,
            .PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT,
            .MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT,
            .PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE,
            .MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE,
            .NbData = 0,
            .PeriphRequest = LL_DMAMUX_REQ_UCPD1_TX,
            .Priority = LL_DMA_PRIORITY_LOW
        };
        LL_DMA_Init(DMA_TX, DMA_CHANNEL_TX, &txDmaInit);
    }
#endif

    #if defined(STM32G4xx) || defined(STM32H5xx)
        // turn off dead battery detection
        LL_PWR_DisableUCPDDeadBattery();
    #endif

    // configure ordered sets
    LL_UCPD_SetRxOrderSet(UCPD1, LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                                     LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);

    // enable interrupts
    LL_UCPD_EnableIT_TypeCEventCC1(UCPD1);
    LL_UCPD_EnableIT_TypeCEventCC2(UCPD1);

    // enable
    LL_UCPD_Enable(UCPD1);

    // configure as sink (when enabled)
    LL_UCPD_SetSNKRole(UCPD1);
    LL_UCPD_SetRpResistor(UCPD1, isMonitor ? LL_UCPD_RESISTOR_DEFAULT : LL_UCPD_RESISTOR_NONE);
    LL_UCPD_SetccEnable(UCPD1, LL_UCPD_CCENABLE_CC1CC2);
    #if defined(STM32G0xx)
        if (!isMonitor) {
            LL_SYSCFG_DisableDBATT(LL_SYSCFG_UCPD1_STROBE);
        }
    #endif

    // enable DMA
    LL_UCPD_RxDMAEnable(UCPD1);
    if (!isMonitor)
        LL_UCPD_TxDMAEnable(UCPD1);

    // same interrupt priority as scheduler timer so they don't interrupt each other (code is not re-entrant)
    #if defined(STM32G4xx)
        constexpr IRQn_Type schedulerIrq = TIM7_DAC_IRQn;
    #elif defined(STM32H5xx)
        // matches TaskScheduler.cpp's active USE_TIMER7_FOR_SCHEDULER config (TIM7_IRQn on H5,
        // no _DAC suffix - see the NOTE next to USE_TIMER6_FOR_SCHEDULER if that's switched)
        constexpr IRQn_Type schedulerIrq = TIM7_IRQn;
    #elif defined(STM32L4xx)
        constexpr IRQn_Type schedulerIrq = TIM7_IRQn;
    #elif defined(STM32G0xx)
        constexpr IRQn_Type schedulerIrq = TIM7_LPTIM2_IRQn;
    #elif defined(STM32F103xB) || defined(STM32F4xx)
        constexpr IRQn_Type schedulerIrq = TIM3_IRQn;
    #else
        constexpr IRQn_Type schedulerIrq = UCPD_IRQ;
    #endif
    NVIC_SetPriority(UCPD_IRQ, NVIC_GetPriority(schedulerIrq));
    // enable interrupt handler
    NVIC_EnableIRQ(UCPD_IRQ);
}

void PDPhy::prepareRead(PDMessage* msg) {
    rxMessage = msg;
    if (ccActive != 0)
        PDPhySTM32UCPD::enableRead();
}

void PDPhySTM32UCPD::enableRead() {
    // enable RX DMA
    #if defined(STM32H5xx)
        LL_DMA_SetDestAddress(DMA_RX, DMA_CHANNEL_RX, reinterpret_cast<uint32_t>(&rxMessage->header));
        LL_DMA_SetBlkDataLength(DMA_RX, DMA_CHANNEL_RX, 30);
    #else
        LL_DMA_SetMemoryAddress(DMA_RX, DMA_CHANNEL_RX, reinterpret_cast<uint32_t>(&rxMessage->header));
        LL_DMA_SetDataLength(DMA_RX, DMA_CHANNEL_RX, 30);
    #endif
    LL_UCPD_RxEnable(UCPD1);
    LL_DMA_EnableChannel(DMA_RX, DMA_CHANNEL_RX);
}

bool PDPhy::transmitMessage(const PDMessage* msg) {
    // configure DMA request
    #if defined(STM32H5xx)
        LL_DMA_SetSrcAddress(DMA_TX, DMA_CHANNEL_TX, reinterpret_cast<uint32_t>(&msg->header));
        LL_DMA_SetBlkDataLength(DMA_TX, DMA_CHANNEL_TX, msg->payloadSize());
    #else
        LL_DMA_SetMemoryAddress(DMA_TX, DMA_CHANNEL_TX, reinterpret_cast<uint32_t>(&msg->header));
        LL_DMA_SetDataLength(DMA_TX, DMA_CHANNEL_TX, msg->payloadSize());
    #endif
    LL_DMA_EnableChannel(DMA_TX, DMA_CHANNEL_TX);

    // start transmitting
    LL_UCPD_WriteTxOrderSet(UCPD1, LL_UCPD_ORDERED_SET_SOP);
    LL_UCPD_WriteTxPaySize(UCPD1, msg->payloadSize());
    LL_UCPD_SendMessage(UCPD1);

    return true;
}

bool PDPhy::transmitHardReset() {
    // Hard Reset is a hardware-generated signaling sequence, not a normal
    // framed message -- no TX DMA/payload involved, just this one bit.
    // Completion is reported via the HRSTSENT/HRSTDISC status flags handled
    // in handleInterrupt(). Available on plain UCPD1 (no TCPP03 involved),
    // so this works unchanged on a target board without that IC.
    LL_UCPD_SendHardReset(UCPD1);
    return true;
}

void PDPhySTM32UCPD::enableCommunication(int cc) {
    // set pin for communication
    LL_UCPD_SetCCPin(UCPD1, cc == 1 ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);

    // enable interrupts
    LL_UCPD_EnableIT_RxHRST(UCPD1);
    LL_UCPD_EnableIT_RxMsgEnd(UCPD1);
    LL_UCPD_EnableIT_TxMSGSENT(UCPD1);
    LL_UCPD_EnableIT_TxMSGDISC(UCPD1);
    LL_UCPD_EnableIT_TxMSGABT(UCPD1);
    LL_UCPD_EnableIT_TxHRSTSENT(UCPD1);
    LL_UCPD_EnableIT_TxHRSTDISC(UCPD1);

    enableRead();
}

void PDPhySTM32UCPD::disableCommunication() {

    // cancel read
    LL_DMA_DisableChannel(DMA_RX, DMA_CHANNEL_RX);
    LL_UCPD_RxDisable(UCPD1);

    // cancel transmit
    LL_DMA_DisableChannel(DMA_TX, DMA_CHANNEL_TX);

    // disable interrupts
    LL_UCPD_DisableIT_RxMsgEnd(UCPD1);
    LL_UCPD_DisableIT_RxHRST(UCPD1);
    LL_UCPD_DisableIT_TxMSGSENT(UCPD1);
    LL_UCPD_DisableIT_TxMSGDISC(UCPD1);
    LL_UCPD_DisableIT_TxMSGABT(UCPD1);
    LL_UCPD_DisableIT_TxHRSTSENT(UCPD1);
    LL_UCPD_DisableIT_TxHRSTDISC(UCPD1);
}

// interrupt handler
extern "C" void UCPD1_IRQHandler() {
    PDPhySTM32UCPD::handleInterrupt();
}

extern "C" void UCPD1_2_IRQHandler() {
    PDPhySTM32UCPD::handleInterrupt();
}

void PDPhySTM32UCPD::handleInterrupt() {

    uint32_t status = UCPD1->SR;

    // voltage changed on CC1 or CC2 pin
    if ((status & (UCPD_SR_TYPECEVT1 | UCPD_SR_TYPECEVT2)) != 0) {
        LL_UCPD_ClearFlag_TypeCEventCC1(UCPD1);
        LL_UCPD_ClearFlag_TypeCEventCC2(UCPD1);

        int cc = 0;
        if (LL_UCPD_GetTypeCVstateCC1(UCPD1) != 0) {
            cc = 1;
        } else if (LL_UCPD_GetTypeCVstateCC2(UCPD1) != 0) {
            cc = 2;
        }
        if (cc != ccActive) {
            ccActive = cc;
            if (cc != 0)
                enableCommunication(cc);
            else
                disableCommunication();

            PowerController.onVoltageChanged(cc);
        }
    }

    // hard reset received
    if ((status & UCPD_SR_RXHRSTDET) != 0) {
        LL_UCPD_ClearFlag_RxHRST(UCPD1);
        PowerController.onReset(PDSOPSequence::hardReset);
    }

    // our own hard reset transmission completed
    if ((status & UCPD_SR_HRSTSENT) != 0) {
        LL_UCPD_ClearFlag_TxHRSTSENT(UCPD1);
        PowerController.onReset(PDSOPSequence::hardReset);
    }

    // our own hard reset transmission was discarded (CC line was busy) - the
    // caller's retry loop (see PDSink::onRequestSourceCaps) will try again later
    if ((status & UCPD_SR_HRSTDISC) != 0) {
        LL_UCPD_ClearFlag_TxHRSTDISC(UCPD1);
    }

    // message received
    if ((status & UCPD_SR_RXMSGEND) != 0) {
        LL_UCPD_ClearFlag_RxMsgEnd(UCPD1);
        LL_DMA_DisableChannel(DMA_RX, DMA_CHANNEL_RX);
        if ((status & UCPD_SR_RXERR) == 0) {
            uint32_t orderedSet = LL_UCPD_ReadRxOrderSet(UCPD1);
            rxMessage->sopSequence = mapSOPSequence(orderedSet);
            rxMessage->cc = ccActive;
            PowerController.onMessageReceived(rxMessage);

        } else {
            PowerController.onError();
        }
    }

    // message sent
    if ((status & UCPD_SR_TXMSGSENT) != 0) {
        LL_UCPD_ClearFlag_TxMSGSENT(UCPD1);
        LL_DMA_DisableChannel(DMA_TX, DMA_CHANNEL_TX);
        PowerController.onMessageTransmitted(true);
    }

    // message aborted
    if ((status & UCPD_SR_TXMSGABT) != 0) {
        LL_UCPD_ClearFlag_TxMSGABT(UCPD1);
        LL_DMA_DisableChannel(DMA_TX, DMA_CHANNEL_TX);
        PowerController.onMessageTransmitted(false);
    }

    // message discarded
    if ((status & UCPD_SR_TXMSGDISC) != 0) {
        LL_UCPD_ClearFlag_TxMSGDISC(UCPD1);
        LL_DMA_DisableChannel(DMA_TX, DMA_CHANNEL_TX);
        PowerController.onMessageTransmitted(false);
    }
}

PDSOPSequence PDPhySTM32UCPD::mapSOPSequence(uint32_t orderedSet) {
    switch (orderedSet) {
    case LL_UCPD_RXORDSET_SOP:
        return PDSOPSequence::sop;
    case LL_UCPD_RXORDSET_SOP1:
        return PDSOPSequence::sop1;
    case LL_UCPD_RXORDSET_SOP2:
        return PDSOPSequence::sop2;
    case LL_UCPD_RXORDSET_SOP1_DEBUG:
        return PDSOPSequence::sop1Debug;
    case LL_UCPD_RXORDSET_SOP2_DEBUG:
        return PDSOPSequence::sop2Debug;
    case LL_UCPD_RXORDSET_CABLE_RESET:
        return PDSOPSequence::cableReset;
    default:
        return PDSOPSequence::invalid;
    }
}

#endif
