%PDF-1.4
%“Œ‹ž ReportLab Generated PDF document http://www.reportlab.com
1 0 obj
<< /F1 2 0 R /F2 3 0 R /F3 4 0 R /F4 11 0 R >>
endobj
2 0 obj
<< /BaseFont /Helvetica /Encoding /WinAnsiEncoding /Name /F1 /Subtype /Type1 /Type /Font >>
endobj
3 0 obj
<< /BaseFont /Helvetica-Bold /Encoding /WinAnsiEncoding /Name /F2 /Subtype /Type1 /Type /Font >>
endobj
4 0 obj
<< /BaseFont /Helvetica-Oblique /Encoding /WinAnsiEncoding /Name /F3 /Subtype /Type1 /Type /Font >>
endobj
5 0 obj
<< /A << /S /URI /Type /Action /URI (https://github.com/vadivelmurugank) >> /Border [ 0 0 0 ] /Rect [ 155.5029 488.0236 312.7929 500.0236 ] /Subtype /Link /Type /Annot >>
endobj
6 0 obj
<< /A << /S /URI /Type /Action /URI (http://www.ericsson.com) >> /Border [ 0 0 0 ] /Rect [ 62.69291 437.0236 136.3575 449.0236 ] /Subtype /Link /Type /Annot >>
endobj
7 0 obj
<< /A << /S /URI /Type /Action /URI (http://www.broadcom.com) >> /Border [ 0 0 0 ] /Rect [ 62.69291 167.0236 198.8336 179.0236 ] /Subtype /Link /Type /Annot >>
endobj
8 0 obj
<< /Annots [ 5 0 R 6 0 R 7 0 R ] /Contents 20 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 19 0 R /Resources << /Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] >> /Rotate 0 
  /Trans <<  >> /Type /Page >>
endobj
9 0 obj
<< /A << /S /URI /Type /Action /URI (http://www.intel.com) >> /Border [ 0 0 0 ] /Rect [ 62.69291 621.0236 168.9706 633.0236 ] /Subtype /Link /Type /Annot >>
endobj
10 0 obj
<< /A << /S /URI /Type /Action /URI (http://www.wipro.com) >> /Border [ 0 0 0 ] /Rect [ 62.69291 423.0236 180.8975 435.0236 ] /Subtype /Link /Type /Annot >>
endobj
11 0 obj
<< /BaseFont /Helvetica-BoldOblique /Encoding /WinAnsiEncoding /Name /F4 /Subtype /Type1 /Type /Font >>
endobj
12 0 obj
<< /A << /S /URI /Type /Action /URI (mailto:vadivelmurugank@gmail.com) >> /Border [ 0 0 0 ] /Rect [ 62.69291 79.02362 193.9829 91.02362 ] /Subtype /Link /Type /Annot >>
endobj
13 0 obj
<< /Annots [ 9 0 R 10 0 R 12 0 R ] /Contents 21 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 19 0 R /Resources << /Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] >> /Rotate 0 
  /Trans <<  >> /Type /Page >>
endobj
14 0 obj
<< /Outlines 16 0 R /PageLabels 22 0 R /PageMode /UseNone /Pages 19 0 R /Type /Catalog >>
endobj
15 0 obj
<< /Author () /CreationDate (D:20170302002759+08'00') /Creator (\(unspecified\)) /Keywords () /Producer (ReportLab PDF Library - www.reportlab.com) /Subject (\(unspecified\)) 
  /Title (Vadivel Murugan) >>
endobj
16 0 obj
<< /Count 2 /First 17 0 R /Last 18 0 R /Type /Outlines >>
endobj
17 0 obj
<< /Dest [ 8 0 R /XYZ 62.69291 695.0236 0 ] /Next 18 0 R /Parent 16 0 R /Title (Professional Summary) >>
endobj
18 0 obj
<< /Dest [ 8 0 R /XYZ 62.69291 476.0236 0 ] /Parent 16 0 R /Prev 17 0 R /Title (Significant Contributions) >>
endobj
19 0 obj
<< /Count 2 /Kids [ 8 0 R 13 0 R ] /Type /Pages >>
endobj
20 0 obj
<< /Length 8055 >>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 62.69291 741.0236 cm
q
BT 1 0 0 1 0 4 Tm 154.9249 0 Td 24 TL /F2 20 Tf 0 0 0 rg (Vadivel Murugan) Tj T* -154.9249 0 Td ET
Q
Q
q
1 0 0 1 62.69291 707.0236 cm
q
BT 1 0 0 1 0 14 Tm .335697 Tw 12 TL /F1 10 Tf 0 0 0 rg (My Career Goal is to create optimized embedded solutions for software defined Sensors, Networking and) Tj T* 0 Tw (Server, with focus on Virtualized Infrastructure as service.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 674.0236 cm
q
BT 1 0 0 1 0 3.5 Tm 21 TL /F2 17.5 Tf 0 0 0 rg (Professional Summary) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 662.0236 cm
Q
q
1 0 0 1 62.69291 488.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 168 cm
Q
q
1 0 0 1 20 144 cm
q
BT 1 0 0 1 0 14 Tm .979984 Tw 12 TL /F2 10 Tf 0 0 0 rg (17 ) Tj /F1 10 Tf (years ) Tj /F3 10 Tf (\(Aug 1999 - Current\) ) Tj /F1 10 Tf (of experience in Software design and programming for Edge Router) Tj T* 0 Tw (Platform, ASIC and Network processor, Virtualization, and Embedded Real-Time.) Tj T* ET
Q
Q
q
1 0 0 1 20 120 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.647674 Tw (Currently Employed with ERICSSON INC for 4 years, and had been employed with BROADCOM) Tj T* 0 Tw (CORPORATION and INTEL.) Tj T* ET
Q
Q
q
1 0 0 1 20 108 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Master of Science \(MS\), Electrical Engineering, San Jose State University.) Tj T* ET
Q
Q
q
1 0 0 1 20 96 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL ( ) Tj T* ET
Q
Q
q
1 0 0 1 20 84 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Programming Skills in C++/STL, CPython, C, X86_64/VT-x, PPC Assembly.) Tj T* ET
Q
Q
q
1 0 0 1 20 60 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 10.59553 Tw (Domain Skills in Switching ASIC Programming, Sensor networks, Wireless LAN,) Tj T* 0 Tw (Virtualization/Containers, BSP and linux Kernel Programming.) Tj T* ET
Q
Q
q
1 0 0 1 20 48 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Exposure to L2 Tunnel Protocols, RTL, RF and Zigbee, and Hardware Simulation.) Tj T* ET
Q
Q
q
1 0 0 1 20 36 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL ( ) Tj T* ET
Q
Q
q
1 0 0 1 20 12 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.549069 Tw (Passionate about Linux Kernel Programming, Python Internals, Sensor Networks and Device to) Tj T* 0 Tw (Device \(D2D\) communication.) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Github projects: ) Tj 0 0 .501961 rg (https://github.com/vadivelmurugank) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 488.0236 cm
Q
q
1 0 0 1 62.69291 455.0236 cm
q
BT 1 0 0 1 0 3.5 Tm 21 TL /F2 17.5 Tf 0 0 0 rg (Significant Contributions) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 413.0236 cm
q
BT 1 0 0 1 0 26 Tm 1.434597 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (ERICSSON INC) Tj 0 0 0 rg ( ) Tj /F3 10 Tf (\(April 2013 - Current\) ) Tj /F1 10 Tf (- Initiated development of Virtualization Platform Framework for) Tj T* 0 Tw .242927 Tw (Hardware Object, and lead board bring up of Control plane processor , Data plane NPU and Switch fabric) Tj T* 0 Tw (of multi service router.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 407.0236 cm
Q
q
1 0 0 1 62.69291 203.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 198 cm
Q
q
1 0 0 1 20 198 cm
Q
q
1 0 0 1 20 162 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .09748 Tw (Abstract Virtual Function \(VF\) and Physical Function \(PF\) interfaces for homogeneous access of) Tj T* 0 Tw .945366 Tw (Data plane fabric and FPGA components in Xen Hypervisor Dom0 platform. Design chroot jail) Tj T* 0 Tw (framework to act as containers for intrusive hardware diagnostics of hypervisor platform.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 156 cm
Q
q
1 0 0 1 20 96 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 45 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL 6.017251 Tw (Bootstrap Control Plane Processor, Data Plane Spider NPU, and Switch Fabric of) Tj T* 0 Tw 1.164524 Tw (40x10G/4x100G line card. Integration of uboot, mini-kernel, linux drivers, and Configuration of) Tj T* 0 Tw 3.42998 Tw (Non Transparent PCI Bridge, FPGA, core and serdes PLL, power and fantray modules.) Tj T* 0 Tw .950976 Tw (Bare-metal configurations involved Shmoo of DDR4 SDRAM, TLB Mapping of non-transparent) Tj T* 0 Tw (PCI bridge slave devices, eTCAM Slice Configuration and Nor-flash Memory Map.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 78 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Extend 12x10G PHY to 1x100G \(4x25G\) PHY configuratons and SFI lane mappings.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.610751 Tw (Integrate open source linux modules with third party SDK, and derive solutions to resolve) Tj T* 0 Tw (namespace collisions and initialization sequences.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.144983 Tw (Isolate hardware and software issues related to Core PLL, PCI Gen3 hot plug, I2C, GPIO,) Tj T* 0 Tw (MDIO, Serdes and PHY.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Resolve Packet drops, credit and calendar resolution, and link partner negotiations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 203.0236 cm
Q
q
1 0 0 1 62.69291 197.0236 cm
Q
q
1 0 0 1 62.69291 185.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL ( ) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 185.0236 cm
Q
q
1 0 0 1 62.69291 143.0236 cm
q
BT 1 0 0 1 0 26 Tm .020697 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (BROADCOM CORPORATION) Tj 0 0 0 rg ( ) Tj /F3 10 Tf (\(Oct 2010 - April 2013\) ) Tj /F1 10 Tf (- Involved in Design and development of Broadcom) Tj T* 0 Tw 10.80553 Tw (Switch SDK interfaces and Silicon-On-Chip driver interfaces for 32x40G/100+x10G \() Tj T* 0 Tw (BCM56850/Trident2\), 240Gb/s Switch \(BCM56640/Triumph3\), HiGig2 Switch \(bcm88732/shadow\)) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 137.0236 cm
Q
q
1 0 0 1 62.69291 83.02362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Hash enhancements for Memory tables, for micro and macro packet flows.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 6 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.393314 Tw (Design and implementation of chunked Memory support for efficient memory table reads and) Tj T* 0 Tw (writes.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
 
endstream
endobj
21 0 obj
<< /Length 10396 >>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 62.69291 657.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 96 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Add regex compiler optimizations and configurations of Deep Packet Inspection \(DPI\) flow table.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 66 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.329069 Tw (Design and Implementation of Wireless LAN CAPWAP Tunnel SDK Interfaces and support) Tj T* 0 Tw (roaming configurations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.820888 Tw (Design and Development of 1588 one-step and two-step time stamping and synchronization) Tj T* 0 Tw (modules. Enhancements to PLL programming and recovery clock programming interfaces.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Development of L2 Tunneling Protocol interfaces for MAC-in-MAC, TRILL and GRE.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Maintenance of QOS, VLAN and PLL Programming interfaces.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 657.0236 cm
Q
q
1 0 0 1 62.69291 651.0236 cm
Q
q
1 0 0 1 62.69291 639.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL ( ) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 639.0236 cm
Q
q
1 0 0 1 62.69291 609.0236 cm
q
BT 1 0 0 1 0 14 Tm .707674 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (INTEL CORPORATION) Tj 0 0 0 rg ( ) Tj /F3 10 Tf (\(Dec2006 - Oct 2010\) ) Tj /F1 10 Tf (- Involved in Dynamic instrumentation of WindRiver Linux) Tj T* 0 Tw (and VxWorks ELF Binary/threads.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 603.0236 cm
Q
q
1 0 0 1 62.69291 459.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 138 cm
Q
q
1 0 0 1 20 138 cm
Q
q
1 0 0 1 20 126 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Hash Algorithm and Memory optimizations for dynamic memory pool stack and replishments.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 120 cm
Q
q
1 0 0 1 20 96 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.425529 Tw (Design and Implementation of x86_64 dynamic instrumentation \(sensorpoint\) manager, which) Tj T* 0 Tw (includes trap and jmp instrumentation for linux kernel and VxWorks) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 66 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.571797 Tw (Design and Development of MIPS Linux Kernel exception redirects, Memory optimizations of) Tj T* 0 Tw (data allocations and atomic operations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Development of exception redirect handler for PPC and X86_VT Hypervisor.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.713828 Tw (Development of MIPS and ARM static and shared library loader to load instrumented binary) Tj T* 0 Tw (stubs.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Maintenance of ARM and MIPS stack walk, trace back mechanisms.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 459.0236 cm
Q
q
1 0 0 1 62.69291 453.0236 cm
Q
q
1 0 0 1 62.69291 441.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL ( ) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 441.0236 cm
Q
q
1 0 0 1 62.69291 411.0236 cm
q
BT 1 0 0 1 0 14 Tm 2.074597 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (WIPRO TECHNOLOGIES) Tj 0 0 0 rg ( ) Tj /F3 10 Tf (\(May 2000 - Nov2006\) ) Tj /F1 10 Tf (- Worked with 802.11, IBM, Lucent and WindRiver) Tj T* 0 Tw (Products.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 405.0236 cm
Q
q
1 0 0 1 62.69291 285.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 114 cm
Q
q
1 0 0 1 20 114 cm
Q
q
1 0 0 1 20 90 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 3.587752 Tw (Porting of device diagnostics software, Development of Software Automation Framework,) Tj T* 0 Tw (Enhancement of Network END Driver for link partner negotiations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 84 cm
Q
q
1 0 0 1 20 60 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.27248 Tw (Development of 802.11b wireless stack for Embedix Linux, Design and Development of L2) Tj T* 0 Tw (switch and STP Protocol for Wireless LAN Access point.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 54 cm
Q
q
1 0 0 1 20 42 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Development and Validation of NEC MIPS VxWorks BSP.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 36 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .46748 Tw (Development of RTL8139C network driver for eCos OS, Design, Development and validation of) Tj T* 0 Tw .229976 Tw (Firmware preboot diagnostics. Development of Preboot Diagnostics Software for IBM CrossBow) Tj T* 0 Tw (board.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 285.0236 cm
Q
q
1 0 0 1 62.69291 279.0236 cm
Q
q
1 0 0 1 62.69291 267.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL ( ) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 267.0236 cm
Q
q
1 0 0 1 62.69291 239.0236 cm
q
BT 1 0 0 1 0 14 Tm 12 TL /F4 10 Tf 0 0 0 rg (EMBEDDED RESOURCES PRIVATE LIMITED) Tj /F2 10 Tf ( ) Tj /F4 10 Tf (\(Aug 1999 May 2000\) ) Tj /F2 10 Tf (- Worked with OSICOM Network) Tj T* (products.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 206.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 20 Tm  T* ET
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .410751 Tw (Involved in Development of pSOS PNA+ Loop back network driver and DLPI STREAMS Driver,) Tj T* 0 Tw (and implementation of promiscuous and multicast features.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 200.0236 cm
Q
q
1 0 0 1 62.69291 188.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL ( ) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 188.0236 cm
Q
q
1 0 0 1 62.69291 172.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F4 10 Tf 12 TL (ACADEMIC PROJECTS) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 97.02362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 62 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.853615 Tw (Master's Project work involved Development of Zigbee Down conversion Receiver based on) Tj T* 0 Tw 1.069147 Tw (45nm Technology. The project involved development of LNA, Filter, Balun and Mixer modules) Tj T* 0 Tw (which operates between 2.4-2.483Mhz for channels 11-26.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .590888 Tw (Bachelor's Project work involved Development of Fuzzy logic based temperature controller with) Tj T* 0 Tw (inputs from industrial pH and temperature sensors.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 91.02362 cm
Q
q
1 0 0 1 62.69291 79.02362 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (vadivelmurugank@gmail.com ) Tj 0 0 0 rg (| \(510\) 386-5613) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 79.02362 cm
Q
 
endstream
endobj
22 0 obj
<< /Nums [ 0 23 0 R 1 24 0 R ] >>
endobj
23 0 obj
<< /S /D /St 1 >>
endobj
24 0 obj
<< /S /D /St 2 >>
endobj
xref
0 25
0000000000 65535 f
0000000075 00000 n
0000000140 00000 n
0000000250 00000 n
0000000365 00000 n
0000000483 00000 n
0000000672 00000 n
0000000850 00000 n
0000001028 00000 n
0000001267 00000 n
0000001442 00000 n
0000001618 00000 n
0000001741 00000 n
0000001929 00000 n
0000002171 00000 n
0000002280 00000 n
0000002506 00000 n
0000002583 00000 n
0000002707 00000 n
0000002836 00000 n
0000002906 00000 n
0000011018 00000 n
0000021472 00000 n
0000021525 00000 n
0000021562 00000 n
trailer
<< /ID 
 % ReportLab generated PDF document -- digest (http://www.reportlab.com)
 [(jD$\214\345.\262\247\002\327Z\(\232\243\257\267) (jD$\214\345.\262\247\002\327Z\(\232\243\257\267)]
 /Info 15 0 R /Root 14 0 R /Size 25 >>
startxref
21599
%%EOF
