
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000214  00800100  00001cd4  00001d68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001cd4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000061  00800314  00800314  00001f7c  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00001f7c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00002648  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000260  00000000  00000000  000026d0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003496  00000000  00000000  00002930  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000118e  00000000  00000000  00005dc6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000167b  00000000  00000000  00006f54  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008ec  00000000  00000000  000085d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b0b  00000000  00000000  00008ebc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001792  00000000  00000000  000099c7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 87 0c 	jmp	0x190e	; 0x190e <__vector_12>
      34:	0c 94 b8 0c 	jmp	0x1970	; 0x1970 <__vector_13>
      38:	0c 94 e9 0c 	jmp	0x19d2	; 0x19d2 <__vector_14>
      3c:	0c 94 ad 0d 	jmp	0x1b5a	; 0x1b5a <__vector_15>
      40:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      44:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      48:	0c 94 fc 00 	jmp	0x1f8	; 0x1f8 <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 71 00 	jmp	0xe2	; 0xe2 <__vector_25>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 1a 0d 	jmp	0x1a34	; 0x1a34 <__vector_28>
      74:	0c 94 4b 0d 	jmp	0x1a96	; 0x1a96 <__vector_29>
      78:	0c 94 7c 0d 	jmp	0x1af8	; 0x1af8 <__vector_30>
      7c:	0c 94 b7 0d 	jmp	0x1b6e	; 0x1b6e <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e4 ed       	ldi	r30, 0xD4	; 212
      a8:	fc e1       	ldi	r31, 0x1C	; 28
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a4 31       	cpi	r26, 0x14	; 20
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	13 e0       	ldi	r17, 0x03	; 3
      be:	a4 e1       	ldi	r26, 0x14	; 20
      c0:	b3 e0       	ldi	r27, 0x03	; 3
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	a5 37       	cpi	r26, 0x75	; 117
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 68 0e 	jmp	0x1cd0	; 0x1cd0 <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:

int main(void){
	

	
	buzzer_init();
      d8:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <buzzer_init>
	
	while(1){
		buzzer_buzz();
      dc:	0e 94 df 00 	call	0x1be	; 0x1be <buzzer_buzz>
      e0:	fd cf       	rjmp	.-6      	; 0xdc <main+0x4>

000000e2 <__vector_25>:
*/
//***********************************************************************************
#include "..\includes\GlobalIncludes.h"
#include "..\includes\adc.h"

ISR(ADC_vect){
      e2:	1f 92       	push	r1
      e4:	0f 92       	push	r0
      e6:	0f b6       	in	r0, 0x3f	; 63
      e8:	0f 92       	push	r0
      ea:	0b b6       	in	r0, 0x3b	; 59
      ec:	0f 92       	push	r0
      ee:	11 24       	eor	r1, r1
      f0:	2f 93       	push	r18
      f2:	3f 93       	push	r19
      f4:	4f 93       	push	r20
      f6:	5f 93       	push	r21
      f8:	6f 93       	push	r22
      fa:	7f 93       	push	r23
      fc:	8f 93       	push	r24
      fe:	9f 93       	push	r25
     100:	af 93       	push	r26
     102:	bf 93       	push	r27
     104:	ef 93       	push	r30
     106:	ff 93       	push	r31
	EventAddEvent(EVENT_ADCDONE);
     108:	87 e0       	ldi	r24, 0x07	; 7
     10a:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
	return;
}
     10e:	ff 91       	pop	r31
     110:	ef 91       	pop	r30
     112:	bf 91       	pop	r27
     114:	af 91       	pop	r26
     116:	9f 91       	pop	r25
     118:	8f 91       	pop	r24
     11a:	7f 91       	pop	r23
     11c:	6f 91       	pop	r22
     11e:	5f 91       	pop	r21
     120:	4f 91       	pop	r20
     122:	3f 91       	pop	r19
     124:	2f 91       	pop	r18
     126:	0f 90       	pop	r0
     128:	0b be       	out	0x3b, r0	; 59
     12a:	0f 90       	pop	r0
     12c:	0f be       	out	0x3f, r0	; 63
     12e:	0f 90       	pop	r0
     130:	1f 90       	pop	r1
     132:	18 95       	reti

00000134 <ADInit>:

void ADInit(U8 prescaler, Bool digitalInputDisable){
	ADCSRA = (1<<ADEN) | prescaler;
     134:	80 68       	ori	r24, 0x80	; 128
     136:	80 93 7a 00 	sts	0x007A, r24
	ADMUX &= ~((1<<REFS0) | (1<<REFS1) | (1<<ADLAR));
     13a:	ec e7       	ldi	r30, 0x7C	; 124
     13c:	f0 e0       	ldi	r31, 0x00	; 0
     13e:	80 81       	ld	r24, Z
     140:	8f 71       	andi	r24, 0x1F	; 31
     142:	80 83       	st	Z, r24
	//ADMUX |= (1<<REFS0);
	if(digitalInputDisable==TRUE){
     144:	61 30       	cpi	r22, 0x01	; 1
     146:	19 f4       	brne	.+6      	; 0x14e <ADInit+0x1a>
		DIDR0=0x3F; //Digital input disable
     148:	8f e3       	ldi	r24, 0x3F	; 63
     14a:	80 93 7e 00 	sts	0x007E, r24
	}
	ADCSRA |= (1<<ADSC); //Start DataSheet:21.5.2
     14e:	ea e7       	ldi	r30, 0x7A	; 122
     150:	f0 e0       	ldi	r31, 0x00	; 0
     152:	80 81       	ld	r24, Z
     154:	80 64       	ori	r24, 0x40	; 64
     156:	80 83       	st	Z, r24
	while (ADCSRA & (1<<ADSC)); //Warten
     158:	80 81       	ld	r24, Z
     15a:	86 fd       	sbrc	r24, 6
     15c:	fd cf       	rjmp	.-6      	; 0x158 <ADInit+0x24>
	ADCSRA |= (1<<ADIE);
     15e:	ea e7       	ldi	r30, 0x7A	; 122
     160:	f0 e0       	ldi	r31, 0x00	; 0
     162:	80 81       	ld	r24, Z
     164:	88 60       	ori	r24, 0x08	; 8
     166:	80 83       	st	Z, r24
}
     168:	08 95       	ret

0000016a <ADStart>:

void ADStart(U8 channel){
	if(channel!=(ADMUX&0x07)){
     16a:	20 91 7c 00 	lds	r18, 0x007C
     16e:	48 2f       	mov	r20, r24
     170:	50 e0       	ldi	r21, 0x00	; 0
     172:	30 e0       	ldi	r19, 0x00	; 0
     174:	27 70       	andi	r18, 0x07	; 7
     176:	30 70       	andi	r19, 0x00	; 0
     178:	42 17       	cp	r20, r18
     17a:	53 07       	cpc	r21, r19
     17c:	49 f0       	breq	.+18     	; 0x190 <ADStart+0x26>
		ADMUX |= channel;
     17e:	ec e7       	ldi	r30, 0x7C	; 124
     180:	f0 e0       	ldi	r31, 0x00	; 0
     182:	90 81       	ld	r25, Z
     184:	98 2b       	or	r25, r24
     186:	90 83       	st	Z, r25
		ADMUX &= ((~0x07)|channel);
     188:	90 81       	ld	r25, Z
     18a:	88 6f       	ori	r24, 0xF8	; 248
     18c:	89 23       	and	r24, r25
     18e:	80 83       	st	Z, r24
	}
	ADCSRA |= (1<<ADSC); //Start
     190:	ea e7       	ldi	r30, 0x7A	; 122
     192:	f0 e0       	ldi	r31, 0x00	; 0
     194:	80 81       	ld	r24, Z
     196:	80 64       	ori	r24, 0x40	; 64
     198:	80 83       	st	Z, r24
}
     19a:	08 95       	ret

0000019c <ADGetVal>:

U16 ADGetVal(void){
	return ADC;
     19c:	80 91 78 00 	lds	r24, 0x0078
     1a0:	90 91 79 00 	lds	r25, 0x0079
	// bei 5V: 1023*4*11/9 = 5001 => 5001mV
}
     1a4:	08 95       	ret

000001a6 <button_init>:
#include "../includes/Button.h"


void button_init( void )
{
	button_pressed=0x00;
     1a6:	10 92 17 03 	sts	0x0317, r1
     1aa:	10 92 16 03 	sts	0x0316, r1
	/* ToDo: All pins on tri-state High impedance */
}
     1ae:	08 95       	ret

000001b0 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	BUZZER_DD|=(0x01)<<BUZZER_PIN;
     1b0:	08 9a       	sbi	0x01, 0	; 1
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
     1b2:	10 98       	cbi	0x02, 0	; 2
}
     1b4:	08 95       	ret

000001b6 <buzzer_on>:

void buzzer_on( void )
{
	BUZZER_PORT|=(0x01)<<BUZZER_PIN;
     1b6:	10 9a       	sbi	0x02, 0	; 2
}
     1b8:	08 95       	ret

000001ba <buzzer_off>:

void buzzer_off( void )
{
	BUZZER_PORT&=~(0x01)<<BUZZER_PIN;
     1ba:	10 98       	cbi	0x02, 0	; 2
}
     1bc:	08 95       	ret

000001be <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     1be:	cf 93       	push	r28
     1c0:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     1c2:	0e 94 db 00 	call	0x1b6	; 0x1b6 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     1c6:	8c 2f       	mov	r24, r28
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	44 e6       	ldi	r20, 0x64	; 100
     1cc:	50 e0       	ldi	r21, 0x00	; 0
     1ce:	84 9f       	mul	r24, r20
     1d0:	90 01       	movw	r18, r0
     1d2:	85 9f       	mul	r24, r21
     1d4:	30 0d       	add	r19, r0
     1d6:	94 9f       	mul	r25, r20
     1d8:	30 0d       	add	r19, r0
     1da:	11 24       	eor	r1, r1
     1dc:	12 16       	cp	r1, r18
     1de:	13 06       	cpc	r1, r19
     1e0:	34 f4       	brge	.+12     	; 0x1ee <buzzer_buzz+0x30>
     1e2:	80 e0       	ldi	r24, 0x00	; 0
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	01 96       	adiw	r24, 0x01	; 1
     1e8:	82 17       	cp	r24, r18
     1ea:	93 07       	cpc	r25, r19
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     1ee:	0e 94 dd 00 	call	0x1ba	; 0x1ba <buzzer_off>
}
     1f2:	cf 91       	pop	r28
     1f4:	08 95       	ret

000001f6 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     1f6:	08 95       	ret

000001f8 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     1f8:	1f 92       	push	r1
     1fa:	0f 92       	push	r0
     1fc:	0f b6       	in	r0, 0x3f	; 63
     1fe:	0f 92       	push	r0
     200:	0b b6       	in	r0, 0x3b	; 59
     202:	0f 92       	push	r0
     204:	11 24       	eor	r1, r1
     206:	2f 93       	push	r18
     208:	3f 93       	push	r19
     20a:	4f 93       	push	r20
     20c:	5f 93       	push	r21
     20e:	6f 93       	push	r22
     210:	7f 93       	push	r23
     212:	8f 93       	push	r24
     214:	9f 93       	push	r25
     216:	af 93       	push	r26
     218:	bf 93       	push	r27
     21a:	cf 93       	push	r28
     21c:	ef 93       	push	r30
     21e:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     220:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     224:	c0 ff       	sbrs	r28, 0
     226:	08 c0       	rjmp	.+16     	; 0x238 <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     228:	88 e0       	ldi	r24, 0x08	; 8
     22a:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     22e:	ee ee       	ldi	r30, 0xEE	; 238
     230:	f0 e0       	ldi	r31, 0x00	; 0
     232:	80 81       	ld	r24, Z
     234:	8e 7f       	andi	r24, 0xFE	; 254
     236:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     238:	c6 ff       	sbrs	r28, 6
     23a:	08 c0       	rjmp	.+16     	; 0x24c <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     23c:	89 e0       	ldi	r24, 0x09	; 9
     23e:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     242:	ee ee       	ldi	r30, 0xEE	; 238
     244:	f0 e0       	ldi	r31, 0x00	; 0
     246:	80 81       	ld	r24, Z
     248:	8f 7b       	andi	r24, 0xBF	; 191
     24a:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     24c:	c5 ff       	sbrs	r28, 5
     24e:	08 c0       	rjmp	.+16     	; 0x260 <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     250:	8a e0       	ldi	r24, 0x0A	; 10
     252:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     256:	eb ed       	ldi	r30, 0xDB	; 219
     258:	f0 e0       	ldi	r31, 0x00	; 0
     25a:	80 81       	ld	r24, Z
     25c:	8f 77       	andi	r24, 0x7F	; 127
     25e:	80 83       	st	Z, r24
	}
	return;
}
     260:	ff 91       	pop	r31
     262:	ef 91       	pop	r30
     264:	cf 91       	pop	r28
     266:	bf 91       	pop	r27
     268:	af 91       	pop	r26
     26a:	9f 91       	pop	r25
     26c:	8f 91       	pop	r24
     26e:	7f 91       	pop	r23
     270:	6f 91       	pop	r22
     272:	5f 91       	pop	r21
     274:	4f 91       	pop	r20
     276:	3f 91       	pop	r19
     278:	2f 91       	pop	r18
     27a:	0f 90       	pop	r0
     27c:	0b be       	out	0x3b, r0	; 59
     27e:	0f 90       	pop	r0
     280:	0f be       	out	0x3f, r0	; 63
     282:	0f 90       	pop	r0
     284:	1f 90       	pop	r1
     286:	18 95       	reti

00000288 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     288:	85 e0       	ldi	r24, 0x05	; 5
     28a:	0e 94 1b 05 	call	0xa36	; 0xa36 <can_init>
	CANSTMOB=0;
     28e:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     292:	eb ed       	ldi	r30, 0xDB	; 219
     294:	f0 e0       	ldi	r31, 0x00	; 0
     296:	80 81       	ld	r24, Z
     298:	88 6b       	ori	r24, 0xB8	; 184
     29a:	80 83       	st	Z, r24
	CANIE1=0x7F;
     29c:	8f e7       	ldi	r24, 0x7F	; 127
     29e:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     2a2:	8f ef       	ldi	r24, 0xFF	; 255
     2a4:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     2a8:	10 92 23 03 	sts	0x0323, r1
	can_queue_tail=0;
     2ac:	10 92 25 03 	sts	0x0325, r1
	can_Status=CAN_Ready;
     2b0:	10 92 24 03 	sts	0x0324, r1
}
     2b4:	08 95       	ret

000002b6 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 lenght){
     2b6:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     2b8:	70 87       	std	Z+8, r23	; 0x08
     2ba:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     2bc:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     2be:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     2c0:	53 83       	std	Z+3, r21	; 0x03
     2c2:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=lenght;
     2c4:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     2c6:	8f ef       	ldi	r24, 0xFF	; 255
     2c8:	97 e0       	ldi	r25, 0x07	; 7
     2ca:	a0 e0       	ldi	r26, 0x00	; 0
     2cc:	b0 e0       	ldi	r27, 0x00	; 0
     2ce:	82 87       	std	Z+10, r24	; 0x0a
     2d0:	93 87       	std	Z+11, r25	; 0x0b
     2d2:	a4 87       	std	Z+12, r26	; 0x0c
     2d4:	b5 87       	std	Z+13, r27	; 0x0d
}
     2d6:	08 95       	ret

000002d8 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     2d8:	90 93 27 03 	sts	0x0327, r25
     2dc:	80 93 26 03 	sts	0x0326, r24
	can_rx->cmd=CMD_RX_DATA;
     2e0:	25 e0       	ldi	r18, 0x05	; 5
     2e2:	fc 01       	movw	r30, r24
     2e4:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     2e6:	80 91 26 03 	lds	r24, 0x0326
     2ea:	90 91 27 03 	lds	r25, 0x0327
     2ee:	0e 94 30 05 	call	0xa60	; 0xa60 <can_cmd>
}
     2f2:	08 95       	ret

000002f4 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     2f4:	0e 94 0a 0b 	call	0x1614	; 0x1614 <can_get_status>
	CANGIE|=(1<<ENIT);
     2f8:	eb ed       	ldi	r30, 0xDB	; 219
     2fa:	f0 e0       	ldi	r31, 0x00	; 0
     2fc:	80 81       	ld	r24, Z
     2fe:	80 68       	ori	r24, 0x80	; 128
     300:	80 83       	st	Z, r24
}
     302:	08 95       	ret

00000304 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     304:	90 91 23 03 	lds	r25, 0x0323
     308:	80 91 25 03 	lds	r24, 0x0325
     30c:	98 17       	cp	r25, r24
     30e:	31 f1       	breq	.+76     	; 0x35c <CANSendData+0x58>
		can_rx->cmd=CMD_ABORT;
     310:	e0 91 26 03 	lds	r30, 0x0326
     314:	f0 91 27 03 	lds	r31, 0x0327
     318:	8c e0       	ldi	r24, 0x0C	; 12
     31a:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     31c:	80 91 26 03 	lds	r24, 0x0326
     320:	90 91 27 03 	lds	r25, 0x0327
     324:	0e 94 30 05 	call	0xa60	; 0xa60 <can_cmd>
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     328:	e0 91 25 03 	lds	r30, 0x0325
     32c:	f0 e0       	ldi	r31, 0x00	; 0
     32e:	ee 0f       	add	r30, r30
     330:	ff 1f       	adc	r31, r31
     332:	e7 5e       	subi	r30, 0xE7	; 231
     334:	fc 4f       	sbci	r31, 0xFC	; 252
     336:	a0 81       	ld	r26, Z
     338:	b1 81       	ldd	r27, Z+1	; 0x01
     33a:	82 e0       	ldi	r24, 0x02	; 2
     33c:	11 96       	adiw	r26, 0x01	; 1
     33e:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     340:	80 81       	ld	r24, Z
     342:	91 81       	ldd	r25, Z+1	; 0x01
     344:	0e 94 30 05 	call	0xa60	; 0xa60 <can_cmd>
     348:	88 23       	and	r24, r24
     34a:	21 f0       	breq	.+8      	; 0x354 <CANSendData+0x50>
			AddError(ERROR_CAN_ACCEPTED);
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	0e 94 c0 0b 	call	0x1780	; 0x1780 <AddError>
     352:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	80 93 24 03 	sts	0x0324, r24
     35a:	08 95       	ret
		}		
	}else{
		can_rx->cmd=CMD_RX_DATA;
     35c:	e0 91 26 03 	lds	r30, 0x0326
     360:	f0 91 27 03 	lds	r31, 0x0327
     364:	85 e0       	ldi	r24, 0x05	; 5
     366:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     368:	80 91 26 03 	lds	r24, 0x0326
     36c:	90 91 27 03 	lds	r25, 0x0327
     370:	0e 94 30 05 	call	0xa60	; 0xa60 <can_cmd>
     374:	08 95       	ret

00000376 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     376:	cf 93       	push	r28
     378:	df 93       	push	r29
     37a:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     37c:	e0 91 23 03 	lds	r30, 0x0323
     380:	f0 e0       	ldi	r31, 0x00	; 0
     382:	cf 01       	movw	r24, r30
     384:	01 96       	adiw	r24, 0x01	; 1
     386:	65 e0       	ldi	r22, 0x05	; 5
     388:	70 e0       	ldi	r23, 0x00	; 0
     38a:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__divmodhi4>
     38e:	20 91 25 03 	lds	r18, 0x0325
     392:	30 e0       	ldi	r19, 0x00	; 0
     394:	82 17       	cp	r24, r18
     396:	93 07       	cpc	r25, r19
     398:	49 f0       	breq	.+18     	; 0x3ac <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     39a:	ee 0f       	add	r30, r30
     39c:	ff 1f       	adc	r31, r31
     39e:	e7 5e       	subi	r30, 0xE7	; 231
     3a0:	fc 4f       	sbci	r31, 0xFC	; 252
     3a2:	d1 83       	std	Z+1, r29	; 0x01
     3a4:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     3a6:	80 93 23 03 	sts	0x0323, r24
     3aa:	03 c0       	rjmp	.+6      	; 0x3b2 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     3ac:	84 e0       	ldi	r24, 0x04	; 4
     3ae:	0e 94 c0 0b 	call	0x1780	; 0x1780 <AddError>
	}
	if(can_Status==CAN_Ready){
     3b2:	80 91 24 03 	lds	r24, 0x0324
     3b6:	88 23       	and	r24, r24
     3b8:	11 f4       	brne	.+4      	; 0x3be <CANAddSendData+0x48>
		CANSendData();
     3ba:	0e 94 82 01 	call	0x304	; 0x304 <CANSendData>
	}
}
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	08 95       	ret

000003c4 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     3c4:	e0 91 25 03 	lds	r30, 0x0325
     3c8:	f0 e0       	ldi	r31, 0x00	; 0
     3ca:	ee 0f       	add	r30, r30
     3cc:	ff 1f       	adc	r31, r31
     3ce:	e7 5e       	subi	r30, 0xE7	; 231
     3d0:	fc 4f       	sbci	r31, 0xFC	; 252
}
     3d2:	80 81       	ld	r24, Z
     3d4:	91 81       	ldd	r25, Z+1	; 0x01
     3d6:	08 95       	ret

000003d8 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     3d8:	e0 91 25 03 	lds	r30, 0x0325
     3dc:	f0 e0       	ldi	r31, 0x00	; 0
     3de:	ee 0f       	add	r30, r30
     3e0:	ff 1f       	adc	r31, r31
     3e2:	e7 5e       	subi	r30, 0xE7	; 231
     3e4:	fc 4f       	sbci	r31, 0xFC	; 252
     3e6:	a0 81       	ld	r26, Z
     3e8:	b1 81       	ldd	r27, Z+1	; 0x01
     3ea:	8c e0       	ldi	r24, 0x0C	; 12
     3ec:	11 96       	adiw	r26, 0x01	; 1
     3ee:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     3f0:	80 81       	ld	r24, Z
     3f2:	91 81       	ldd	r25, Z+1	; 0x01
     3f4:	0e 94 30 05 	call	0xa60	; 0xa60 <can_cmd>
	can_Status=CAN_Ready;
     3f8:	10 92 24 03 	sts	0x0324, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     3fc:	80 91 25 03 	lds	r24, 0x0325
     400:	90 e0       	ldi	r25, 0x00	; 0
     402:	01 96       	adiw	r24, 0x01	; 1
     404:	65 e0       	ldi	r22, 0x05	; 5
     406:	70 e0       	ldi	r23, 0x00	; 0
     408:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__divmodhi4>
     40c:	80 93 25 03 	sts	0x0325, r24
	CANSendData();
     410:	0e 94 82 01 	call	0x304	; 0x304 <CANSendData>
}
     414:	08 95       	ret

00000416 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     416:	80 91 24 03 	lds	r24, 0x0324
     41a:	81 30       	cpi	r24, 0x01	; 1
     41c:	f9 f4       	brne	.+62     	; 0x45c <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     41e:	e0 91 25 03 	lds	r30, 0x0325
     422:	f0 e0       	ldi	r31, 0x00	; 0
     424:	ee 0f       	add	r30, r30
     426:	ff 1f       	adc	r31, r31
     428:	e7 5e       	subi	r30, 0xE7	; 231
     42a:	fc 4f       	sbci	r31, 0xFC	; 252
     42c:	a0 81       	ld	r26, Z
     42e:	b1 81       	ldd	r27, Z+1	; 0x01
     430:	8c e0       	ldi	r24, 0x0C	; 12
     432:	11 96       	adiw	r26, 0x01	; 1
     434:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     436:	80 81       	ld	r24, Z
     438:	91 81       	ldd	r25, Z+1	; 0x01
     43a:	0e 94 30 05 	call	0xa60	; 0xa60 <can_cmd>
		AddError(ERROR_CAN_SEND);
     43e:	82 e0       	ldi	r24, 0x02	; 2
     440:	0e 94 c0 0b 	call	0x1780	; 0x1780 <AddError>
		can_Status=CAN_Ready;
     444:	10 92 24 03 	sts	0x0324, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     448:	80 91 25 03 	lds	r24, 0x0325
     44c:	90 e0       	ldi	r25, 0x00	; 0
     44e:	01 96       	adiw	r24, 0x01	; 1
     450:	65 e0       	ldi	r22, 0x05	; 5
     452:	70 e0       	ldi	r23, 0x00	; 0
     454:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__divmodhi4>
     458:	80 93 25 03 	sts	0x0325, r24
     45c:	08 95       	ret

0000045e <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     464:	8c e0       	ldi	r24, 0x0C	; 12
     466:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     468:	ce 01       	movw	r24, r28
     46a:	0e 94 30 05 	call	0xa60	; 0xa60 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     46e:	ce 01       	movw	r24, r28
     470:	0e 94 0a 0b 	call	0x1614	; 0x1614 <can_get_status>
     474:	81 30       	cpi	r24, 0x01	; 1
     476:	d9 f3       	breq	.-10     	; 0x46e <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     478:	85 e0       	ldi	r24, 0x05	; 5
     47a:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     47c:	ce 01       	movw	r24, r28
     47e:	0e 94 30 05 	call	0xa60	; 0xa60 <can_cmd>
}
     482:	df 91       	pop	r29
     484:	cf 91       	pop	r28
     486:	08 95       	ret

00000488 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     488:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     48a:	ad ee       	ldi	r26, 0xED	; 237
     48c:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     48e:	8e ee       	ldi	r24, 0xEE	; 238
     490:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     492:	32 2f       	mov	r19, r18
     494:	32 95       	swap	r19
     496:	30 7f       	andi	r19, 0xF0	; 240
     498:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     49a:	fc 01       	movw	r30, r24
     49c:	11 92       	st	Z+, r1
     49e:	e8 3f       	cpi	r30, 0xF8	; 248
     4a0:	f1 05       	cpc	r31, r1
     4a2:	e1 f7       	brne	.-8      	; 0x49c <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4a4:	2f 5f       	subi	r18, 0xFF	; 255
     4a6:	2f 30       	cpi	r18, 0x0F	; 15
     4a8:	a1 f7       	brne	.-24     	; 0x492 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     4aa:	08 95       	ret

000004ac <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     4ac:	ed ee       	ldi	r30, 0xED	; 237
     4ae:	f0 e0       	ldi	r31, 0x00	; 0
     4b0:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     4b2:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4b4:	80 91 ef 00 	lds	r24, 0x00EF
     4b8:	80 7c       	andi	r24, 0xC0	; 192
     4ba:	69 f0       	breq	.+26     	; 0x4d6 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4bc:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     4be:	ad ee       	ldi	r26, 0xED	; 237
     4c0:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4c2:	ef ee       	ldi	r30, 0xEF	; 239
     4c4:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     4c6:	98 2f       	mov	r25, r24
     4c8:	92 95       	swap	r25
     4ca:	90 7f       	andi	r25, 0xF0	; 240
     4cc:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     4ce:	90 81       	ld	r25, Z
     4d0:	90 7c       	andi	r25, 0xC0	; 192
     4d2:	29 f4       	brne	.+10     	; 0x4de <can_get_mob_free+0x32>
     4d4:	01 c0       	rjmp	.+2      	; 0x4d8 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4d6:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     4d8:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     4dc:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4de:	8f 5f       	subi	r24, 0xFF	; 255
     4e0:	8f 30       	cpi	r24, 0x0F	; 15
     4e2:	89 f7       	brne	.-30     	; 0x4c6 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     4e4:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     4e8:	8f ef       	ldi	r24, 0xFF	; 255
}
     4ea:	08 95       	ret

000004ec <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     4ec:	80 91 ef 00 	lds	r24, 0x00EF
     4f0:	80 7c       	andi	r24, 0xC0	; 192
     4f2:	69 f0       	breq	.+26     	; 0x50e <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     4f4:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     4f8:	89 2f       	mov	r24, r25
     4fa:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     4fc:	80 32       	cpi	r24, 0x20	; 32
     4fe:	41 f0       	breq	.+16     	; 0x510 <can_get_mob_status+0x24>
     500:	80 34       	cpi	r24, 0x40	; 64
     502:	31 f0       	breq	.+12     	; 0x510 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     504:	80 3a       	cpi	r24, 0xA0	; 160
     506:	21 f0       	breq	.+8      	; 0x510 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     508:	89 2f       	mov	r24, r25
     50a:	8f 71       	andi	r24, 0x1F	; 31
     50c:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     50e:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     510:	08 95       	ret

00000512 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     518:	80 91 ef 00 	lds	r24, 0x00EF
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	8f 70       	andi	r24, 0x0F	; 15
     520:	90 70       	andi	r25, 0x00	; 0
     522:	18 16       	cp	r1, r24
     524:	19 06       	cpc	r1, r25
     526:	a4 f4       	brge	.+40     	; 0x550 <can_get_data+0x3e>
     528:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     52a:	ea ef       	ldi	r30, 0xFA	; 250
     52c:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     52e:	cf ee       	ldi	r28, 0xEF	; 239
     530:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     532:	80 81       	ld	r24, Z
     534:	da 01       	movw	r26, r20
     536:	a6 0f       	add	r26, r22
     538:	b1 1d       	adc	r27, r1
     53a:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     53c:	6f 5f       	subi	r22, 0xFF	; 255
     53e:	88 81       	ld	r24, Y
     540:	26 2f       	mov	r18, r22
     542:	30 e0       	ldi	r19, 0x00	; 0
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	8f 70       	andi	r24, 0x0F	; 15
     548:	90 70       	andi	r25, 0x00	; 0
     54a:	28 17       	cp	r18, r24
     54c:	39 07       	cpc	r19, r25
     54e:	8c f3       	brlt	.-30     	; 0x532 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     550:	df 91       	pop	r29
     552:	cf 91       	pop	r28
     554:	08 95       	ret

00000556 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     556:	2f 92       	push	r2
     558:	3f 92       	push	r3
     55a:	4f 92       	push	r4
     55c:	5f 92       	push	r5
     55e:	6f 92       	push	r6
     560:	7f 92       	push	r7
     562:	8f 92       	push	r8
     564:	9f 92       	push	r9
     566:	af 92       	push	r10
     568:	bf 92       	push	r11
     56a:	cf 92       	push	r12
     56c:	df 92       	push	r13
     56e:	ef 92       	push	r14
     570:	ff 92       	push	r15
     572:	0f 93       	push	r16
     574:	1f 93       	push	r17
     576:	cf 93       	push	r28
     578:	df 93       	push	r29
     57a:	00 d0       	rcall	.+0      	; 0x57c <can_auto_baudrate+0x26>
     57c:	00 d0       	rcall	.+0      	; 0x57e <can_auto_baudrate+0x28>
     57e:	00 d0       	rcall	.+0      	; 0x580 <can_auto_baudrate+0x2a>
     580:	cd b7       	in	r28, 0x3d	; 61
     582:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     584:	88 23       	and	r24, r24
     586:	09 f4       	brne	.+2      	; 0x58a <can_auto_baudrate+0x34>
     588:	7c c0       	rjmp	.+248    	; 0x682 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     58a:	80 91 e2 00 	lds	r24, 0x00E2
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	8e 77       	andi	r24, 0x7E	; 126
     592:	90 70       	andi	r25, 0x00	; 0
     594:	95 95       	asr	r25
     596:	87 95       	ror	r24
     598:	01 96       	adiw	r24, 0x01	; 1
     59a:	82 30       	cpi	r24, 0x02	; 2
     59c:	91 05       	cpc	r25, r1
     59e:	5c f0       	brlt	.+22     	; 0x5b6 <can_auto_baudrate+0x60>
     5a0:	80 91 e2 00 	lds	r24, 0x00E2
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	8e 77       	andi	r24, 0x7E	; 126
     5a8:	90 70       	andi	r25, 0x00	; 0
     5aa:	95 95       	asr	r25
     5ac:	87 95       	ror	r24
     5ae:	28 2f       	mov	r18, r24
     5b0:	2f 5f       	subi	r18, 0xFF	; 255
     5b2:	29 83       	std	Y+1, r18	; 0x01
     5b4:	02 c0       	rjmp	.+4      	; 0x5ba <can_auto_baudrate+0x64>
     5b6:	81 e0       	ldi	r24, 0x01	; 1
     5b8:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     5ba:	80 91 e3 00 	lds	r24, 0x00E3
     5be:	90 e0       	ldi	r25, 0x00	; 0
     5c0:	8e 70       	andi	r24, 0x0E	; 14
     5c2:	90 70       	andi	r25, 0x00	; 0
     5c4:	95 95       	asr	r25
     5c6:	87 95       	ror	r24
     5c8:	01 96       	adiw	r24, 0x01	; 1
     5ca:	82 30       	cpi	r24, 0x02	; 2
     5cc:	91 05       	cpc	r25, r1
     5ce:	54 f0       	brlt	.+20     	; 0x5e4 <can_auto_baudrate+0x8e>
     5d0:	80 91 e3 00 	lds	r24, 0x00E3
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	8e 70       	andi	r24, 0x0E	; 14
     5d8:	90 70       	andi	r25, 0x00	; 0
     5da:	95 95       	asr	r25
     5dc:	87 95       	ror	r24
     5de:	38 2e       	mov	r3, r24
     5e0:	33 94       	inc	r3
     5e2:	02 c0       	rjmp	.+4      	; 0x5e8 <can_auto_baudrate+0x92>
     5e4:	33 24       	eor	r3, r3
     5e6:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     5e8:	80 91 e4 00 	lds	r24, 0x00E4
     5ec:	90 e0       	ldi	r25, 0x00	; 0
     5ee:	8e 70       	andi	r24, 0x0E	; 14
     5f0:	90 70       	andi	r25, 0x00	; 0
     5f2:	95 95       	asr	r25
     5f4:	87 95       	ror	r24
     5f6:	01 96       	adiw	r24, 0x01	; 1
     5f8:	83 30       	cpi	r24, 0x03	; 3
     5fa:	91 05       	cpc	r25, r1
     5fc:	54 f0       	brlt	.+20     	; 0x612 <can_auto_baudrate+0xbc>
     5fe:	80 91 e4 00 	lds	r24, 0x00E4
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	8e 70       	andi	r24, 0x0E	; 14
     606:	90 70       	andi	r25, 0x00	; 0
     608:	95 95       	asr	r25
     60a:	87 95       	ror	r24
     60c:	78 2e       	mov	r7, r24
     60e:	73 94       	inc	r7
     610:	03 c0       	rjmp	.+6      	; 0x618 <can_auto_baudrate+0xc2>
     612:	77 24       	eor	r7, r7
     614:	68 94       	set
     616:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     618:	80 91 e4 00 	lds	r24, 0x00E4
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	80 77       	andi	r24, 0x70	; 112
     620:	90 70       	andi	r25, 0x00	; 0
     622:	95 95       	asr	r25
     624:	87 95       	ror	r24
     626:	95 95       	asr	r25
     628:	87 95       	ror	r24
     62a:	95 95       	asr	r25
     62c:	87 95       	ror	r24
     62e:	95 95       	asr	r25
     630:	87 95       	ror	r24
     632:	01 96       	adiw	r24, 0x01	; 1
     634:	83 30       	cpi	r24, 0x03	; 3
     636:	91 05       	cpc	r25, r1
     638:	84 f0       	brlt	.+32     	; 0x65a <can_auto_baudrate+0x104>
     63a:	80 91 e4 00 	lds	r24, 0x00E4
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	80 77       	andi	r24, 0x70	; 112
     642:	90 70       	andi	r25, 0x00	; 0
     644:	95 95       	asr	r25
     646:	87 95       	ror	r24
     648:	95 95       	asr	r25
     64a:	87 95       	ror	r24
     64c:	95 95       	asr	r25
     64e:	87 95       	ror	r24
     650:	95 95       	asr	r25
     652:	87 95       	ror	r24
     654:	68 2e       	mov	r6, r24
     656:	63 94       	inc	r6
     658:	03 c0       	rjmp	.+6      	; 0x660 <can_auto_baudrate+0x10a>
     65a:	66 24       	eor	r6, r6
     65c:	68 94       	set
     65e:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     660:	87 2d       	mov	r24, r7
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	83 0d       	add	r24, r3
     666:	91 1d       	adc	r25, r1
     668:	86 0d       	add	r24, r6
     66a:	91 1d       	adc	r25, r1
     66c:	01 96       	adiw	r24, 0x01	; 1
     66e:	88 30       	cpi	r24, 0x08	; 8
     670:	91 05       	cpc	r25, r1
     672:	14 f4       	brge	.+4      	; 0x678 <can_auto_baudrate+0x122>
     674:	88 e0       	ldi	r24, 0x08	; 8
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     67a:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     67c:	22 24       	eor	r2, r2
     67e:	23 94       	inc	r2
     680:	10 c0       	rjmp	.+32     	; 0x6a2 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     682:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     684:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     686:	66 24       	eor	r6, r6
     688:	68 94       	set
     68a:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     68c:	77 24       	eor	r7, r7
     68e:	68 94       	set
     690:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     692:	98 e0       	ldi	r25, 0x08	; 8
     694:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     696:	0f 2e       	mov	r0, r31
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	3f 2e       	mov	r3, r31
     69c:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     69e:	a1 e0       	ldi	r26, 0x01	; 1
     6a0:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     6a2:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     6a4:	ad ee       	ldi	r26, 0xED	; 237
     6a6:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     6a8:	8e ee       	ldi	r24, 0xEE	; 238
     6aa:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     6ac:	32 2f       	mov	r19, r18
     6ae:	32 95       	swap	r19
     6b0:	30 7f       	andi	r19, 0xF0	; 240
     6b2:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     6b4:	fc 01       	movw	r30, r24
     6b6:	11 92       	st	Z+, r1
     6b8:	e8 3f       	cpi	r30, 0xF8	; 248
     6ba:	f1 05       	cpc	r31, r1
     6bc:	e1 f7       	brne	.-8      	; 0x6b6 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     6be:	2f 5f       	subi	r18, 0xFF	; 255
     6c0:	2f 30       	cpi	r18, 0x0F	; 15
     6c2:	a1 f7       	brne	.-24     	; 0x6ac <can_auto_baudrate+0x156>
     6c4:	a4 2e       	mov	r10, r20
     6c6:	62 2d       	mov	r22, r2
     6c8:	dd 24       	eor	r13, r13
     6ca:	88 24       	eor	r8, r8
     6cc:	99 24       	eor	r9, r9
     6ce:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     6d0:	0f 2e       	mov	r0, r31
     6d2:	f8 ed       	ldi	r31, 0xD8	; 216
     6d4:	ef 2e       	mov	r14, r31
     6d6:	ff 24       	eor	r15, r15
     6d8:	f0 2d       	mov	r31, r0
     6da:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     6dc:	e9 ed       	ldi	r30, 0xD9	; 217
     6de:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     6e0:	0a ed       	ldi	r16, 0xDA	; 218
     6e2:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     6e4:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     6e6:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     6e8:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     6ea:	b2 e0       	ldi	r27, 0x02	; 2
     6ec:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     6ee:	88 e0       	ldi	r24, 0x08	; 8
     6f0:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     6f2:	91 e0       	ldi	r25, 0x01	; 1
     6f4:	a9 16       	cp	r10, r25
     6f6:	09 f0       	breq	.+2      	; 0x6fa <can_auto_baudrate+0x1a4>
     6f8:	57 c0       	rjmp	.+174    	; 0x7a8 <can_auto_baudrate+0x252>
        {
            Can_reset();
     6fa:	d7 01       	movw	r26, r14
     6fc:	5c 93       	st	X, r21
            conf_index++;
     6fe:	08 94       	sec
     700:	81 1c       	adc	r8, r1
     702:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     704:	89 81       	ldd	r24, Y+1	; 0x01
     706:	81 50       	subi	r24, 0x01	; 1
     708:	88 0f       	add	r24, r24
     70a:	a2 ee       	ldi	r26, 0xE2	; 226
     70c:	b0 e0       	ldi	r27, 0x00	; 0
     70e:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     710:	86 2d       	mov	r24, r6
     712:	86 95       	lsr	r24
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	01 97       	sbiw	r24, 0x01	; 1
     718:	2c 01       	movw	r4, r24
     71a:	44 0c       	add	r4, r4
     71c:	55 1c       	adc	r5, r5
     71e:	44 0c       	add	r4, r4
     720:	55 1c       	adc	r5, r5
     722:	44 0c       	add	r4, r4
     724:	55 1c       	adc	r5, r5
     726:	44 0c       	add	r4, r4
     728:	55 1c       	adc	r5, r5
     72a:	44 0c       	add	r4, r4
     72c:	55 1c       	adc	r5, r5
     72e:	83 2d       	mov	r24, r3
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	01 97       	sbiw	r24, 0x01	; 1
     734:	88 0f       	add	r24, r24
     736:	99 1f       	adc	r25, r25
     738:	84 29       	or	r24, r4
     73a:	a3 ee       	ldi	r26, 0xE3	; 227
     73c:	b0 e0       	ldi	r27, 0x00	; 0
     73e:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     740:	86 2d       	mov	r24, r6
     742:	90 e0       	ldi	r25, 0x00	; 0
     744:	01 97       	sbiw	r24, 0x01	; 1
     746:	2c 01       	movw	r4, r24
     748:	44 0c       	add	r4, r4
     74a:	55 1c       	adc	r5, r5
     74c:	44 0c       	add	r4, r4
     74e:	55 1c       	adc	r5, r5
     750:	44 0c       	add	r4, r4
     752:	55 1c       	adc	r5, r5
     754:	44 0c       	add	r4, r4
     756:	55 1c       	adc	r5, r5
     758:	87 2d       	mov	r24, r7
     75a:	90 e0       	ldi	r25, 0x00	; 0
     75c:	01 97       	sbiw	r24, 0x01	; 1
     75e:	88 0f       	add	r24, r24
     760:	99 1f       	adc	r25, r25
     762:	84 29       	or	r24, r4
     764:	81 60       	ori	r24, 0x01	; 1
     766:	a4 ee       	ldi	r26, 0xE4	; 228
     768:	b0 e0       	ldi	r27, 0x00	; 0
     76a:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     76c:	c4 01       	movw	r24, r8
     76e:	96 95       	lsr	r25
     770:	87 95       	ror	r24
     772:	96 95       	lsr	r25
     774:	87 95       	ror	r24
     776:	96 95       	lsr	r25
     778:	87 95       	ror	r24
     77a:	a5 ee       	ldi	r26, 0xE5	; 229
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     780:	ad ee       	ldi	r26, 0xED	; 237
     782:	b0 e0       	ldi	r27, 0x00	; 0
     784:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     786:	ae ee       	ldi	r26, 0xEE	; 238
     788:	b0 e0       	ldi	r27, 0x00	; 0
     78a:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     78c:	80 e8       	ldi	r24, 0x80	; 128
     78e:	af ee       	ldi	r26, 0xEF	; 239
     790:	b0 e0       	ldi	r27, 0x00	; 0
     792:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     794:	8a e0       	ldi	r24, 0x0A	; 10
     796:	d7 01       	movw	r26, r14
     798:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     79a:	80 81       	ld	r24, Z
     79c:	82 ff       	sbrs	r24, 2
     79e:	fd cf       	rjmp	.-6      	; 0x79a <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     7a0:	8f ef       	ldi	r24, 0xFF	; 255
     7a2:	d8 01       	movw	r26, r16
     7a4:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     7a6:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     7a8:	41 30       	cpi	r20, 0x01	; 1
     7aa:	b1 f5       	brne	.+108    	; 0x818 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     7ac:	ae ee       	ldi	r26, 0xEE	; 238
     7ae:	b0 e0       	ldi	r27, 0x00	; 0
     7b0:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     7b2:	90 e0       	ldi	r25, 0x00	; 0
     7b4:	85 ff       	sbrs	r24, 5
     7b6:	0e c0       	rjmp	.+28     	; 0x7d4 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     7b8:	af ee       	ldi	r26, 0xEF	; 239
     7ba:	b0 e0       	ldi	r27, 0x00	; 0
     7bc:	8c 91       	ld	r24, X
     7be:	8f 73       	andi	r24, 0x3F	; 63
     7c0:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     7c2:	d7 01       	movw	r26, r14
     7c4:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     7c6:	80 81       	ld	r24, Z
     7c8:	82 fd       	sbrc	r24, 2
     7ca:	fd cf       	rjmp	.-6      	; 0x7c6 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     7cc:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     7ce:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     7d0:	32 2f       	mov	r19, r18
     7d2:	be c0       	rjmp	.+380    	; 0x950 <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     7d4:	8f 71       	andi	r24, 0x1F	; 31
     7d6:	90 70       	andi	r25, 0x00	; 0
     7d8:	00 97       	sbiw	r24, 0x00	; 0
     7da:	11 f0       	breq	.+4      	; 0x7e0 <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     7dc:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     7de:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     7e0:	d8 01       	movw	r26, r16
     7e2:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     7e4:	55 24       	eor	r5, r5
     7e6:	45 fe       	sbrs	r4, 5
     7e8:	0d c0       	rjmp	.+26     	; 0x804 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     7ea:	77 23       	and	r23, r23
     7ec:	29 f4       	brne	.+10     	; 0x7f8 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     7ee:	8c 91       	ld	r24, X
     7f0:	80 62       	ori	r24, 0x20	; 32
     7f2:	8c 93       	st	X, r24
                        ovrtim_flag++;
     7f4:	7c 2d       	mov	r23, r12
     7f6:	06 c0       	rjmp	.+12     	; 0x804 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     7f8:	d8 01       	movw	r26, r16
     7fa:	8c 91       	ld	r24, X
     7fc:	80 62       	ori	r24, 0x20	; 32
     7fe:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     800:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     802:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     804:	c2 01       	movw	r24, r4
     806:	8f 70       	andi	r24, 0x0F	; 15
     808:	90 70       	andi	r25, 0x00	; 0
     80a:	00 97       	sbiw	r24, 0x00	; 0
     80c:	09 f0       	breq	.+2      	; 0x810 <can_auto_baudrate+0x2ba>
     80e:	9d c0       	rjmp	.+314    	; 0x94a <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     810:	41 30       	cpi	r20, 0x01	; 1
     812:	61 f2       	breq	.-104    	; 0x7ac <can_auto_baudrate+0x256>
     814:	35 2f       	mov	r19, r21
     816:	01 c0       	rjmp	.+2      	; 0x81a <can_auto_baudrate+0x2c4>
     818:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     81a:	61 30       	cpi	r22, 0x01	; 1
     81c:	09 f0       	breq	.+2      	; 0x820 <can_auto_baudrate+0x2ca>
     81e:	78 c0       	rjmp	.+240    	; 0x910 <can_auto_baudrate+0x3ba>
     820:	83 2f       	mov	r24, r19
     822:	37 2d       	mov	r19, r7
     824:	7a 2c       	mov	r7, r10
     826:	ad 2c       	mov	r10, r13
     828:	d7 2e       	mov	r13, r23
     82a:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     82c:	21 10       	cpse	r2, r1
     82e:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     830:	39 30       	cpi	r19, 0x09	; 9
     832:	78 f1       	brcs	.+94     	; 0x892 <can_auto_baudrate+0x33c>
     834:	b7 e0       	ldi	r27, 0x07	; 7
     836:	b6 15       	cp	r27, r6
     838:	60 f5       	brcc	.+88     	; 0x892 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     83a:	8a 81       	ldd	r24, Y+2	; 0x02
     83c:	89 31       	cpi	r24, 0x19	; 25
     83e:	31 f0       	breq	.+12     	; 0x84c <can_auto_baudrate+0x2f6>
     840:	8f 5f       	subi	r24, 0xFF	; 255
     842:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     844:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     846:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     848:	36 2d       	mov	r19, r6
     84a:	59 c0       	rjmp	.+178    	; 0x8fe <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     84c:	99 81       	ldd	r25, Y+1	; 0x01
     84e:	90 34       	cpi	r25, 0x40	; 64
     850:	41 f0       	breq	.+16     	; 0x862 <can_auto_baudrate+0x30c>
     852:	9f 5f       	subi	r25, 0xFF	; 255
     854:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     856:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     858:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     85a:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     85c:	ae 81       	ldd	r26, Y+6	; 0x06
     85e:	aa 83       	std	Y+2, r26	; 0x02
     860:	4e c0       	rjmp	.+156    	; 0x8fe <can_auto_baudrate+0x3a8>
     862:	a7 2c       	mov	r10, r7
     864:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     866:	af ee       	ldi	r26, 0xEF	; 239
     868:	b0 e0       	ldi	r27, 0x00	; 0
     86a:	8c 91       	ld	r24, X
     86c:	8f 73       	andi	r24, 0x3F	; 63
     86e:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     870:	d7 01       	movw	r26, r14
     872:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     874:	80 81       	ld	r24, Z
     876:	82 fd       	sbrc	r24, 2
     878:	fd cf       	rjmp	.-6      	; 0x874 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     87a:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     87c:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     87e:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     880:	66 24       	eor	r6, r6
     882:	68 94       	set
     884:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     886:	77 24       	eor	r7, r7
     888:	68 94       	set
     88a:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     88c:	b8 e0       	ldi	r27, 0x08	; 8
     88e:	ba 83       	std	Y+2, r27	; 0x02
     890:	69 c0       	rjmp	.+210    	; 0x964 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     892:	36 30       	cpi	r19, 0x06	; 6
     894:	58 f0       	brcs	.+22     	; 0x8ac <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     896:	43 2e       	mov	r4, r19
     898:	55 24       	eor	r5, r5
     89a:	86 2d       	mov	r24, r6
     89c:	90 e0       	ldi	r25, 0x00	; 0
     89e:	01 96       	adiw	r24, 0x01	; 1
     8a0:	84 15       	cp	r24, r4
     8a2:	95 05       	cpc	r25, r5
     8a4:	24 f4       	brge	.+8      	; 0x8ae <can_auto_baudrate+0x358>
     8a6:	63 94       	inc	r6
     8a8:	36 2d       	mov	r19, r6
     8aa:	01 c0       	rjmp	.+2      	; 0x8ae <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     8ac:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     8ae:	36 2c       	mov	r3, r6
     8b0:	33 0e       	add	r3, r19
     8b2:	30 94       	com	r3
     8b4:	8a 81       	ldd	r24, Y+2	; 0x02
     8b6:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     8b8:	83 2d       	mov	r24, r3
     8ba:	81 50       	subi	r24, 0x01	; 1
     8bc:	88 30       	cpi	r24, 0x08	; 8
     8be:	e0 f4       	brcc	.+56     	; 0x8f8 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     8c0:	46 2c       	mov	r4, r6
     8c2:	55 24       	eor	r5, r5
     8c4:	83 2d       	mov	r24, r3
     8c6:	90 e0       	ldi	r25, 0x00	; 0
     8c8:	dc 01       	movw	r26, r24
     8ca:	11 96       	adiw	r26, 0x01	; 1
     8cc:	a3 0f       	add	r26, r19
     8ce:	b1 1d       	adc	r27, r1
     8d0:	bd 83       	std	Y+5, r27	; 0x05
     8d2:	ac 83       	std	Y+4, r26	; 0x04
     8d4:	c2 01       	movw	r24, r4
     8d6:	88 0f       	add	r24, r24
     8d8:	99 1f       	adc	r25, r25
     8da:	88 0f       	add	r24, r24
     8dc:	99 1f       	adc	r25, r25
     8de:	8a 17       	cp	r24, r26
     8e0:	9b 07       	cpc	r25, r27
     8e2:	64 f0       	brlt	.+24     	; 0x8fc <can_auto_baudrate+0x3a6>
     8e4:	c2 01       	movw	r24, r4
     8e6:	88 0f       	add	r24, r24
     8e8:	99 1f       	adc	r25, r25
     8ea:	84 0d       	add	r24, r4
     8ec:	95 1d       	adc	r25, r5
     8ee:	a8 17       	cp	r26, r24
     8f0:	b9 07       	cpc	r27, r25
     8f2:	84 f5       	brge	.+96     	; 0x954 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     8f4:	2c 2c       	mov	r2, r12
     8f6:	03 c0       	rjmp	.+6      	; 0x8fe <can_auto_baudrate+0x3a8>
     8f8:	2c 2c       	mov	r2, r12
     8fa:	01 c0       	rjmp	.+2      	; 0x8fe <can_auto_baudrate+0x3a8>
     8fc:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     8fe:	61 30       	cpi	r22, 0x01	; 1
     900:	09 f4       	brne	.+2      	; 0x904 <can_auto_baudrate+0x3ae>
     902:	94 cf       	rjmp	.-216    	; 0x82c <can_auto_baudrate+0x2d6>
     904:	87 2f       	mov	r24, r23
     906:	7d 2d       	mov	r23, r13
     908:	da 2c       	mov	r13, r10
     90a:	a7 2c       	mov	r10, r7
     90c:	73 2e       	mov	r7, r19
     90e:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     910:	31 30       	cpi	r19, 0x01	; 1
     912:	09 f4       	brne	.+2      	; 0x916 <can_auto_baudrate+0x3c0>
     914:	ee ce       	rjmp	.-548    	; 0x6f2 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     916:	8d 2d       	mov	r24, r13
     918:	26 96       	adiw	r28, 0x06	; 6
     91a:	0f b6       	in	r0, 0x3f	; 63
     91c:	f8 94       	cli
     91e:	de bf       	out	0x3e, r29	; 62
     920:	0f be       	out	0x3f, r0	; 63
     922:	cd bf       	out	0x3d, r28	; 61
     924:	df 91       	pop	r29
     926:	cf 91       	pop	r28
     928:	1f 91       	pop	r17
     92a:	0f 91       	pop	r16
     92c:	ff 90       	pop	r15
     92e:	ef 90       	pop	r14
     930:	df 90       	pop	r13
     932:	cf 90       	pop	r12
     934:	bf 90       	pop	r11
     936:	af 90       	pop	r10
     938:	9f 90       	pop	r9
     93a:	8f 90       	pop	r8
     93c:	7f 90       	pop	r7
     93e:	6f 90       	pop	r6
     940:	5f 90       	pop	r5
     942:	4f 90       	pop	r4
     944:	3f 90       	pop	r3
     946:	2f 90       	pop	r2
     948:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     94a:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     94c:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     94e:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     950:	42 2f       	mov	r20, r18
     952:	63 cf       	rjmp	.-314    	; 0x81a <can_auto_baudrate+0x2c4>
     954:	87 2f       	mov	r24, r23
     956:	7d 2d       	mov	r23, r13
     958:	da 2c       	mov	r13, r10
     95a:	a7 2c       	mov	r10, r7
     95c:	73 2e       	mov	r7, r19
     95e:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     960:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     962:	25 2e       	mov	r2, r21
     964:	62 2f       	mov	r22, r18
     966:	d4 cf       	rjmp	.-88     	; 0x910 <can_auto_baudrate+0x3ba>

00000968 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     968:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     96c:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     970:	40 93 e4 00 	sts	0x00E4, r20
    return 1;
}
     974:	81 e0       	ldi	r24, 0x01	; 1
     976:	08 95       	ret

00000978 <can_fixed_baudrate>:
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 baudrate)
{
	#if FOSC == 16000  
		Can_reset();
     978:	91 e0       	ldi	r25, 0x01	; 1
     97a:	90 93 d8 00 	sts	0x00D8, r25
		if      (baudrate == CAN_100) Can_conf_bt_flex(0x12, 0x0C, 0x37 ); //!< -- 100Kb/s, 16x Tscl, sampling at 75%
     97e:	81 30       	cpi	r24, 0x01	; 1
     980:	31 f4       	brne	.+12     	; 0x98e <can_fixed_baudrate+0x16>
     982:	82 e1       	ldi	r24, 0x12	; 18
     984:	6c e0       	ldi	r22, 0x0C	; 12
     986:	47 e3       	ldi	r20, 0x37	; 55
     988:	0e 94 b4 04 	call	0x968	; 0x968 <Can_conf_bt_flex>
     98c:	2e c0       	rjmp	.+92     	; 0x9ea <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_125) Can_conf_bt_flex(0x0E, 0x0C, 0x37 ); //!< -- 125Kb/s, 16x Tscl, sampling at 75%
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	31 f4       	brne	.+12     	; 0x99e <can_fixed_baudrate+0x26>
     992:	8e e0       	ldi	r24, 0x0E	; 14
     994:	6c e0       	ldi	r22, 0x0C	; 12
     996:	47 e3       	ldi	r20, 0x37	; 55
     998:	0e 94 b4 04 	call	0x968	; 0x968 <Can_conf_bt_flex>
     99c:	26 c0       	rjmp	.+76     	; 0x9ea <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_200) Can_conf_bt_flex(0x08, 0x0C, 0x37 ); //!< -- 200Kb/s, 16x Tscl, sampling at 75%
     99e:	83 30       	cpi	r24, 0x03	; 3
     9a0:	31 f4       	brne	.+12     	; 0x9ae <can_fixed_baudrate+0x36>
     9a2:	88 e0       	ldi	r24, 0x08	; 8
     9a4:	6c e0       	ldi	r22, 0x0C	; 12
     9a6:	47 e3       	ldi	r20, 0x37	; 55
     9a8:	0e 94 b4 04 	call	0x968	; 0x968 <Can_conf_bt_flex>
     9ac:	1e c0       	rjmp	.+60     	; 0x9ea <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_250) Can_conf_bt_flex(0x06, 0x0C, 0x37 ); //!< -- 250Kb/s, 16x Tscl, sampling at 75%
     9ae:	84 30       	cpi	r24, 0x04	; 4
     9b0:	31 f4       	brne	.+12     	; 0x9be <can_fixed_baudrate+0x46>
     9b2:	86 e0       	ldi	r24, 0x06	; 6
     9b4:	6c e0       	ldi	r22, 0x0C	; 12
     9b6:	47 e3       	ldi	r20, 0x37	; 55
     9b8:	0e 94 b4 04 	call	0x968	; 0x968 <Can_conf_bt_flex>
     9bc:	16 c0       	rjmp	.+44     	; 0x9ea <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_500) Can_conf_bt_flex(0x06, 0x04, 0x13 ); //!< -- 500Kb/s, 8x Tscl, sampling at 75%
     9be:	85 30       	cpi	r24, 0x05	; 5
     9c0:	31 f4       	brne	.+12     	; 0x9ce <can_fixed_baudrate+0x56>
     9c2:	86 e0       	ldi	r24, 0x06	; 6
     9c4:	64 e0       	ldi	r22, 0x04	; 4
     9c6:	43 e1       	ldi	r20, 0x13	; 19
     9c8:	0e 94 b4 04 	call	0x968	; 0x968 <Can_conf_bt_flex>
     9cc:	0e c0       	rjmp	.+28     	; 0x9ea <can_fixed_baudrate+0x72>
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
     9ce:	86 30       	cpi	r24, 0x06	; 6
     9d0:	31 f4       	brne	.+12     	; 0x9de <can_fixed_baudrate+0x66>
     9d2:	80 e0       	ldi	r24, 0x00	; 0
     9d4:	6c e0       	ldi	r22, 0x0C	; 12
     9d6:	47 e3       	ldi	r20, 0x37	; 55
     9d8:	0e 94 b4 04 	call	0x968	; 0x968 <Can_conf_bt_flex>
     9dc:	06 c0       	rjmp	.+12     	; 0x9ea <can_fixed_baudrate+0x72>
		else Can_conf_bt();
     9de:	10 92 e2 00 	sts	0x00E2, r1
     9e2:	10 92 e3 00 	sts	0x00E3, r1
     9e6:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     9ea:	81 e0       	ldi	r24, 0x01	; 1
     9ec:	08 95       	ret

000009ee <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     9ee:	0f 93       	push	r16
     9f0:	1f 93       	push	r17
     9f2:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     9f4:	87 85       	ldd	r24, Z+15	; 0x0f
     9f6:	88 23       	and	r24, r24
     9f8:	91 f4       	brne	.+36     	; 0xa1e <get_idmask+0x30>
		mask = cmd->id_mask;
     9fa:	02 85       	ldd	r16, Z+10	; 0x0a
     9fc:	13 85       	ldd	r17, Z+11	; 0x0b
     9fe:	24 85       	ldd	r18, Z+12	; 0x0c
     a00:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     a02:	0f 2e       	mov	r0, r31
     a04:	f2 e1       	ldi	r31, 0x12	; 18
     a06:	00 0f       	add	r16, r16
     a08:	11 1f       	adc	r17, r17
     a0a:	22 1f       	adc	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	fa 95       	dec	r31
     a10:	d1 f7       	brne	.-12     	; 0xa06 <get_idmask+0x18>
     a12:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     a14:	0f 6f       	ori	r16, 0xFF	; 255
     a16:	1f 6f       	ori	r17, 0xFF	; 255
     a18:	23 60       	ori	r18, 0x03	; 3
     a1a:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     a1c:	05 c0       	rjmp	.+10     	; 0xa28 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     a1e:	02 85       	ldd	r16, Z+10	; 0x0a
     a20:	13 85       	ldd	r17, Z+11	; 0x0b
     a22:	24 85       	ldd	r18, Z+12	; 0x0c
     a24:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     a26:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     a28:	60 2f       	mov	r22, r16
     a2a:	71 2f       	mov	r23, r17
     a2c:	82 2f       	mov	r24, r18
     a2e:	93 2f       	mov	r25, r19
     a30:	1f 91       	pop	r17
     a32:	0f 91       	pop	r16
     a34:	08 95       	ret

00000a36 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a36:	0e 94 bc 04 	call	0x978	; 0x978 <can_fixed_baudrate>
     a3a:	88 23       	and	r24, r24
     a3c:	49 f0       	breq	.+18     	; 0xa50 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     a3e:	0e 94 44 02 	call	0x488	; 0x488 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     a42:	e8 ed       	ldi	r30, 0xD8	; 216
     a44:	f0 e0       	ldi	r31, 0x00	; 0
     a46:	80 81       	ld	r24, Z
     a48:	82 60       	ori	r24, 0x02	; 2
     a4a:	80 83       	st	Z, r24
    return (1);
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a50:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     a52:	08 95       	ret

00000a54 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     a54:	e8 ed       	ldi	r30, 0xD8	; 216
     a56:	f0 e0       	ldi	r31, 0x00	; 0
     a58:	80 81       	ld	r24, Z
     a5a:	8d 7f       	andi	r24, 0xFD	; 253
     a5c:	80 83       	st	Z, r24
}
     a5e:	08 95       	ret

00000a60 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     a60:	0f 93       	push	r16
     a62:	1f 93       	push	r17
     a64:	cf 93       	push	r28
     a66:	df 93       	push	r29
     a68:	00 d0       	rcall	.+0      	; 0xa6a <can_cmd+0xa>
     a6a:	00 d0       	rcall	.+0      	; 0xa6c <can_cmd+0xc>
     a6c:	cd b7       	in	r28, 0x3d	; 61
     a6e:	de b7       	in	r29, 0x3e	; 62
     a70:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a72:	dc 01       	movw	r26, r24
     a74:	11 96       	adiw	r26, 0x01	; 1
     a76:	8c 91       	ld	r24, X
     a78:	11 97       	sbiw	r26, 0x01	; 1
     a7a:	8c 30       	cpi	r24, 0x0C	; 12
     a7c:	b1 f4       	brne	.+44     	; 0xaaa <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     a7e:	19 96       	adiw	r26, 0x09	; 9
     a80:	8c 91       	ld	r24, X
     a82:	19 97       	sbiw	r26, 0x09	; 9
     a84:	80 36       	cpi	r24, 0x60	; 96
     a86:	69 f4       	brne	.+26     	; 0xaa2 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     a88:	8c 91       	ld	r24, X
     a8a:	82 95       	swap	r24
     a8c:	80 7f       	andi	r24, 0xF0	; 240
     a8e:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     a92:	ef ee       	ldi	r30, 0xEF	; 239
     a94:	f0 e0       	ldi	r31, 0x00	; 0
     a96:	80 81       	ld	r24, Z
     a98:	8f 73       	andi	r24, 0x3F	; 63
     a9a:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     a9c:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     aa0:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     aa2:	f8 01       	movw	r30, r16
     aa4:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     aa6:	80 e0       	ldi	r24, 0x00	; 0
     aa8:	ac c5       	rjmp	.+2904   	; 0x1602 <__stack+0x503>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     aaa:	0e 94 56 02 	call	0x4ac	; 0x4ac <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     aae:	8f 3f       	cpi	r24, 0xFF	; 255
     ab0:	09 f4       	brne	.+2      	; 0xab4 <can_cmd+0x54>
     ab2:	a1 c5       	rjmp	.+2882   	; 0x15f6 <__stack+0x4f7>
    {
      cmd->status = MOB_PENDING; 
     ab4:	90 e6       	ldi	r25, 0x60	; 96
     ab6:	d8 01       	movw	r26, r16
     ab8:	19 96       	adiw	r26, 0x09	; 9
     aba:	9c 93       	st	X, r25
     abc:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     abe:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ac0:	82 95       	swap	r24
     ac2:	80 7f       	andi	r24, 0xF0	; 240
     ac4:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     ac8:	ee ee       	ldi	r30, 0xEE	; 238
     aca:	f0 e0       	ldi	r31, 0x00	; 0
     acc:	11 92       	st	Z+, r1
     ace:	e8 3f       	cpi	r30, 0xF8	; 248
     ad0:	f1 05       	cpc	r31, r1
     ad2:	e1 f7       	brne	.-8      	; 0xacc <can_cmd+0x6c>
          
      switch (cmd->cmd)
     ad4:	f8 01       	movw	r30, r16
     ad6:	81 81       	ldd	r24, Z+1	; 0x01
     ad8:	86 30       	cpi	r24, 0x06	; 6
     ada:	09 f4       	brne	.+2      	; 0xade <can_cmd+0x7e>
     adc:	56 c2       	rjmp	.+1196   	; 0xf8a <can_cmd+0x52a>
     ade:	87 30       	cpi	r24, 0x07	; 7
     ae0:	90 f4       	brcc	.+36     	; 0xb06 <can_cmd+0xa6>
     ae2:	83 30       	cpi	r24, 0x03	; 3
     ae4:	09 f4       	brne	.+2      	; 0xae8 <can_cmd+0x88>
     ae6:	12 c1       	rjmp	.+548    	; 0xd0c <can_cmd+0x2ac>
     ae8:	84 30       	cpi	r24, 0x04	; 4
     aea:	30 f4       	brcc	.+12     	; 0xaf8 <can_cmd+0x98>
     aec:	81 30       	cpi	r24, 0x01	; 1
     aee:	11 f1       	breq	.+68     	; 0xb34 <can_cmd+0xd4>
     af0:	82 30       	cpi	r24, 0x02	; 2
     af2:	09 f0       	breq	.+2      	; 0xaf6 <can_cmd+0x96>
     af4:	7c c5       	rjmp	.+2808   	; 0x15ee <__stack+0x4ef>
     af6:	98 c0       	rjmp	.+304    	; 0xc28 <can_cmd+0x1c8>
     af8:	84 30       	cpi	r24, 0x04	; 4
     afa:	09 f4       	brne	.+2      	; 0xafe <can_cmd+0x9e>
     afc:	67 c1       	rjmp	.+718    	; 0xdcc <can_cmd+0x36c>
     afe:	85 30       	cpi	r24, 0x05	; 5
     b00:	09 f0       	breq	.+2      	; 0xb04 <can_cmd+0xa4>
     b02:	75 c5       	rjmp	.+2794   	; 0x15ee <__stack+0x4ef>
     b04:	aa c1       	rjmp	.+852    	; 0xe5a <can_cmd+0x3fa>
     b06:	89 30       	cpi	r24, 0x09	; 9
     b08:	09 f4       	brne	.+2      	; 0xb0c <can_cmd+0xac>
     b0a:	be c3       	rjmp	.+1916   	; 0x1288 <__stack+0x189>
     b0c:	8a 30       	cpi	r24, 0x0A	; 10
     b0e:	38 f4       	brcc	.+14     	; 0xb1e <can_cmd+0xbe>
     b10:	87 30       	cpi	r24, 0x07	; 7
     b12:	09 f4       	brne	.+2      	; 0xb16 <can_cmd+0xb6>
     b14:	8f c2       	rjmp	.+1310   	; 0x1034 <can_cmd+0x5d4>
     b16:	88 30       	cpi	r24, 0x08	; 8
     b18:	09 f0       	breq	.+2      	; 0xb1c <can_cmd+0xbc>
     b1a:	69 c5       	rjmp	.+2770   	; 0x15ee <__stack+0x4ef>
     b1c:	1b c3       	rjmp	.+1590   	; 0x1154 <__stack+0x55>
     b1e:	8a 30       	cpi	r24, 0x0A	; 10
     b20:	21 f0       	breq	.+8      	; 0xb2a <can_cmd+0xca>
     b22:	8b 30       	cpi	r24, 0x0B	; 11
     b24:	09 f0       	breq	.+2      	; 0xb28 <can_cmd+0xc8>
     b26:	63 c5       	rjmp	.+2758   	; 0x15ee <__stack+0x4ef>
     b28:	b1 c4       	rjmp	.+2402   	; 0x148c <__stack+0x38d>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b2a:	86 81       	ldd	r24, Z+6	; 0x06
     b2c:	88 23       	and	r24, r24
     b2e:	09 f0       	breq	.+2      	; 0xb32 <can_cmd+0xd2>
     b30:	49 c4       	rjmp	.+2194   	; 0x13c4 <__stack+0x2c5>
     b32:	57 c4       	rjmp	.+2222   	; 0x13e2 <__stack+0x2e3>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b34:	f8 01       	movw	r30, r16
     b36:	87 85       	ldd	r24, Z+15	; 0x0f
     b38:	88 23       	and	r24, r24
     b3a:	69 f1       	breq	.+90     	; 0xb96 <can_cmd+0x136>
     b3c:	94 81       	ldd	r25, Z+4	; 0x04
     b3e:	92 95       	swap	r25
     b40:	96 95       	lsr	r25
     b42:	97 70       	andi	r25, 0x07	; 7
     b44:	85 81       	ldd	r24, Z+5	; 0x05
     b46:	88 0f       	add	r24, r24
     b48:	88 0f       	add	r24, r24
     b4a:	88 0f       	add	r24, r24
     b4c:	89 0f       	add	r24, r25
     b4e:	80 93 f3 00 	sts	0x00F3, r24
     b52:	93 81       	ldd	r25, Z+3	; 0x03
     b54:	92 95       	swap	r25
     b56:	96 95       	lsr	r25
     b58:	97 70       	andi	r25, 0x07	; 7
     b5a:	84 81       	ldd	r24, Z+4	; 0x04
     b5c:	88 0f       	add	r24, r24
     b5e:	88 0f       	add	r24, r24
     b60:	88 0f       	add	r24, r24
     b62:	89 0f       	add	r24, r25
     b64:	80 93 f2 00 	sts	0x00F2, r24
     b68:	92 81       	ldd	r25, Z+2	; 0x02
     b6a:	92 95       	swap	r25
     b6c:	96 95       	lsr	r25
     b6e:	97 70       	andi	r25, 0x07	; 7
     b70:	83 81       	ldd	r24, Z+3	; 0x03
     b72:	88 0f       	add	r24, r24
     b74:	88 0f       	add	r24, r24
     b76:	88 0f       	add	r24, r24
     b78:	89 0f       	add	r24, r25
     b7a:	80 93 f1 00 	sts	0x00F1, r24
     b7e:	82 81       	ldd	r24, Z+2	; 0x02
     b80:	88 0f       	add	r24, r24
     b82:	88 0f       	add	r24, r24
     b84:	88 0f       	add	r24, r24
     b86:	80 93 f0 00 	sts	0x00F0, r24
     b8a:	ef ee       	ldi	r30, 0xEF	; 239
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	80 61       	ori	r24, 0x10	; 16
     b92:	80 83       	st	Z, r24
     b94:	16 c0       	rjmp	.+44     	; 0xbc2 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     b96:	92 81       	ldd	r25, Z+2	; 0x02
     b98:	96 95       	lsr	r25
     b9a:	96 95       	lsr	r25
     b9c:	96 95       	lsr	r25
     b9e:	83 81       	ldd	r24, Z+3	; 0x03
     ba0:	82 95       	swap	r24
     ba2:	88 0f       	add	r24, r24
     ba4:	80 7e       	andi	r24, 0xE0	; 224
     ba6:	89 0f       	add	r24, r25
     ba8:	80 93 f3 00 	sts	0x00F3, r24
     bac:	82 81       	ldd	r24, Z+2	; 0x02
     bae:	82 95       	swap	r24
     bb0:	88 0f       	add	r24, r24
     bb2:	80 7e       	andi	r24, 0xE0	; 224
     bb4:	80 93 f2 00 	sts	0x00F2, r24
     bb8:	ef ee       	ldi	r30, 0xEF	; 239
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	8f 7e       	andi	r24, 0xEF	; 239
     bc0:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     bc2:	f8 01       	movw	r30, r16
     bc4:	86 81       	ldd	r24, Z+6	; 0x06
     bc6:	88 23       	and	r24, r24
     bc8:	79 f0       	breq	.+30     	; 0xbe8 <can_cmd+0x188>
     bca:	80 e0       	ldi	r24, 0x00	; 0
     bcc:	2a ef       	ldi	r18, 0xFA	; 250
     bce:	30 e0       	ldi	r19, 0x00	; 0
     bd0:	f8 01       	movw	r30, r16
     bd2:	a7 81       	ldd	r26, Z+7	; 0x07
     bd4:	b0 85       	ldd	r27, Z+8	; 0x08
     bd6:	a8 0f       	add	r26, r24
     bd8:	b1 1d       	adc	r27, r1
     bda:	9c 91       	ld	r25, X
     bdc:	d9 01       	movw	r26, r18
     bde:	9c 93       	st	X, r25
     be0:	8f 5f       	subi	r24, 0xFF	; 255
     be2:	96 81       	ldd	r25, Z+6	; 0x06
     be4:	89 17       	cp	r24, r25
     be6:	a0 f3       	brcs	.-24     	; 0xbd0 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     be8:	f8 01       	movw	r30, r16
     bea:	86 85       	ldd	r24, Z+14	; 0x0e
     bec:	88 23       	and	r24, r24
     bee:	31 f0       	breq	.+12     	; 0xbfc <can_cmd+0x19c>
     bf0:	e0 ef       	ldi	r30, 0xF0	; 240
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 81       	ld	r24, Z
     bf6:	84 60       	ori	r24, 0x04	; 4
     bf8:	80 83       	st	Z, r24
     bfa:	05 c0       	rjmp	.+10     	; 0xc06 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     bfc:	e0 ef       	ldi	r30, 0xF0	; 240
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	80 81       	ld	r24, Z
     c02:	8b 7f       	andi	r24, 0xFB	; 251
     c04:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c06:	ef ee       	ldi	r30, 0xEF	; 239
     c08:	f0 e0       	ldi	r31, 0x00	; 0
     c0a:	90 81       	ld	r25, Z
     c0c:	d8 01       	movw	r26, r16
     c0e:	16 96       	adiw	r26, 0x06	; 6
     c10:	8c 91       	ld	r24, X
     c12:	16 97       	sbiw	r26, 0x06	; 6
     c14:	89 2b       	or	r24, r25
     c16:	80 83       	st	Z, r24
          Can_config_tx();
     c18:	80 81       	ld	r24, Z
     c1a:	8f 73       	andi	r24, 0x3F	; 63
     c1c:	80 83       	st	Z, r24
     c1e:	80 81       	ld	r24, Z
     c20:	80 64       	ori	r24, 0x40	; 64
     c22:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c24:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c26:	ed c4       	rjmp	.+2522   	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c28:	f8 01       	movw	r30, r16
     c2a:	87 85       	ldd	r24, Z+15	; 0x0f
     c2c:	88 23       	and	r24, r24
     c2e:	69 f1       	breq	.+90     	; 0xc8a <can_cmd+0x22a>
     c30:	94 81       	ldd	r25, Z+4	; 0x04
     c32:	92 95       	swap	r25
     c34:	96 95       	lsr	r25
     c36:	97 70       	andi	r25, 0x07	; 7
     c38:	85 81       	ldd	r24, Z+5	; 0x05
     c3a:	88 0f       	add	r24, r24
     c3c:	88 0f       	add	r24, r24
     c3e:	88 0f       	add	r24, r24
     c40:	89 0f       	add	r24, r25
     c42:	80 93 f3 00 	sts	0x00F3, r24
     c46:	93 81       	ldd	r25, Z+3	; 0x03
     c48:	92 95       	swap	r25
     c4a:	96 95       	lsr	r25
     c4c:	97 70       	andi	r25, 0x07	; 7
     c4e:	84 81       	ldd	r24, Z+4	; 0x04
     c50:	88 0f       	add	r24, r24
     c52:	88 0f       	add	r24, r24
     c54:	88 0f       	add	r24, r24
     c56:	89 0f       	add	r24, r25
     c58:	80 93 f2 00 	sts	0x00F2, r24
     c5c:	92 81       	ldd	r25, Z+2	; 0x02
     c5e:	92 95       	swap	r25
     c60:	96 95       	lsr	r25
     c62:	97 70       	andi	r25, 0x07	; 7
     c64:	83 81       	ldd	r24, Z+3	; 0x03
     c66:	88 0f       	add	r24, r24
     c68:	88 0f       	add	r24, r24
     c6a:	88 0f       	add	r24, r24
     c6c:	89 0f       	add	r24, r25
     c6e:	80 93 f1 00 	sts	0x00F1, r24
     c72:	82 81       	ldd	r24, Z+2	; 0x02
     c74:	88 0f       	add	r24, r24
     c76:	88 0f       	add	r24, r24
     c78:	88 0f       	add	r24, r24
     c7a:	80 93 f0 00 	sts	0x00F0, r24
     c7e:	ef ee       	ldi	r30, 0xEF	; 239
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	80 81       	ld	r24, Z
     c84:	80 61       	ori	r24, 0x10	; 16
     c86:	80 83       	st	Z, r24
     c88:	16 c0       	rjmp	.+44     	; 0xcb6 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     c8a:	92 81       	ldd	r25, Z+2	; 0x02
     c8c:	96 95       	lsr	r25
     c8e:	96 95       	lsr	r25
     c90:	96 95       	lsr	r25
     c92:	83 81       	ldd	r24, Z+3	; 0x03
     c94:	82 95       	swap	r24
     c96:	88 0f       	add	r24, r24
     c98:	80 7e       	andi	r24, 0xE0	; 224
     c9a:	89 0f       	add	r24, r25
     c9c:	80 93 f3 00 	sts	0x00F3, r24
     ca0:	82 81       	ldd	r24, Z+2	; 0x02
     ca2:	82 95       	swap	r24
     ca4:	88 0f       	add	r24, r24
     ca6:	80 7e       	andi	r24, 0xE0	; 224
     ca8:	80 93 f2 00 	sts	0x00F2, r24
     cac:	ef ee       	ldi	r30, 0xEF	; 239
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	8f 7e       	andi	r24, 0xEF	; 239
     cb4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cb6:	f8 01       	movw	r30, r16
     cb8:	86 81       	ldd	r24, Z+6	; 0x06
     cba:	88 23       	and	r24, r24
     cbc:	79 f0       	breq	.+30     	; 0xcdc <can_cmd+0x27c>
     cbe:	80 e0       	ldi	r24, 0x00	; 0
     cc0:	2a ef       	ldi	r18, 0xFA	; 250
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	f8 01       	movw	r30, r16
     cc6:	a7 81       	ldd	r26, Z+7	; 0x07
     cc8:	b0 85       	ldd	r27, Z+8	; 0x08
     cca:	a8 0f       	add	r26, r24
     ccc:	b1 1d       	adc	r27, r1
     cce:	9c 91       	ld	r25, X
     cd0:	d9 01       	movw	r26, r18
     cd2:	9c 93       	st	X, r25
     cd4:	8f 5f       	subi	r24, 0xFF	; 255
     cd6:	96 81       	ldd	r25, Z+6	; 0x06
     cd8:	89 17       	cp	r24, r25
     cda:	a0 f3       	brcs	.-24     	; 0xcc4 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     cdc:	f8 01       	movw	r30, r16
     cde:	16 86       	std	Z+14, r1	; 0x0e
     ce0:	e0 ef       	ldi	r30, 0xF0	; 240
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	8b 7f       	andi	r24, 0xFB	; 251
     ce8:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cea:	ef ee       	ldi	r30, 0xEF	; 239
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	90 81       	ld	r25, Z
     cf0:	d8 01       	movw	r26, r16
     cf2:	16 96       	adiw	r26, 0x06	; 6
     cf4:	8c 91       	ld	r24, X
     cf6:	16 97       	sbiw	r26, 0x06	; 6
     cf8:	89 2b       	or	r24, r25
     cfa:	80 83       	st	Z, r24
          Can_config_tx();
     cfc:	80 81       	ld	r24, Z
     cfe:	8f 73       	andi	r24, 0x3F	; 63
     d00:	80 83       	st	Z, r24
     d02:	80 81       	ld	r24, Z
     d04:	80 64       	ori	r24, 0x40	; 64
     d06:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d08:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d0a:	7b c4       	rjmp	.+2294   	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d0c:	f8 01       	movw	r30, r16
     d0e:	87 85       	ldd	r24, Z+15	; 0x0f
     d10:	88 23       	and	r24, r24
     d12:	69 f1       	breq	.+90     	; 0xd6e <can_cmd+0x30e>
     d14:	94 81       	ldd	r25, Z+4	; 0x04
     d16:	92 95       	swap	r25
     d18:	96 95       	lsr	r25
     d1a:	97 70       	andi	r25, 0x07	; 7
     d1c:	85 81       	ldd	r24, Z+5	; 0x05
     d1e:	88 0f       	add	r24, r24
     d20:	88 0f       	add	r24, r24
     d22:	88 0f       	add	r24, r24
     d24:	89 0f       	add	r24, r25
     d26:	80 93 f3 00 	sts	0x00F3, r24
     d2a:	93 81       	ldd	r25, Z+3	; 0x03
     d2c:	92 95       	swap	r25
     d2e:	96 95       	lsr	r25
     d30:	97 70       	andi	r25, 0x07	; 7
     d32:	84 81       	ldd	r24, Z+4	; 0x04
     d34:	88 0f       	add	r24, r24
     d36:	88 0f       	add	r24, r24
     d38:	88 0f       	add	r24, r24
     d3a:	89 0f       	add	r24, r25
     d3c:	80 93 f2 00 	sts	0x00F2, r24
     d40:	92 81       	ldd	r25, Z+2	; 0x02
     d42:	92 95       	swap	r25
     d44:	96 95       	lsr	r25
     d46:	97 70       	andi	r25, 0x07	; 7
     d48:	83 81       	ldd	r24, Z+3	; 0x03
     d4a:	88 0f       	add	r24, r24
     d4c:	88 0f       	add	r24, r24
     d4e:	88 0f       	add	r24, r24
     d50:	89 0f       	add	r24, r25
     d52:	80 93 f1 00 	sts	0x00F1, r24
     d56:	82 81       	ldd	r24, Z+2	; 0x02
     d58:	88 0f       	add	r24, r24
     d5a:	88 0f       	add	r24, r24
     d5c:	88 0f       	add	r24, r24
     d5e:	80 93 f0 00 	sts	0x00F0, r24
     d62:	ef ee       	ldi	r30, 0xEF	; 239
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	80 61       	ori	r24, 0x10	; 16
     d6a:	80 83       	st	Z, r24
     d6c:	16 c0       	rjmp	.+44     	; 0xd9a <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     d6e:	92 81       	ldd	r25, Z+2	; 0x02
     d70:	96 95       	lsr	r25
     d72:	96 95       	lsr	r25
     d74:	96 95       	lsr	r25
     d76:	83 81       	ldd	r24, Z+3	; 0x03
     d78:	82 95       	swap	r24
     d7a:	88 0f       	add	r24, r24
     d7c:	80 7e       	andi	r24, 0xE0	; 224
     d7e:	89 0f       	add	r24, r25
     d80:	80 93 f3 00 	sts	0x00F3, r24
     d84:	82 81       	ldd	r24, Z+2	; 0x02
     d86:	82 95       	swap	r24
     d88:	88 0f       	add	r24, r24
     d8a:	80 7e       	andi	r24, 0xE0	; 224
     d8c:	80 93 f2 00 	sts	0x00F2, r24
     d90:	ef ee       	ldi	r30, 0xEF	; 239
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	80 81       	ld	r24, Z
     d96:	8f 7e       	andi	r24, 0xEF	; 239
     d98:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     d9a:	81 e0       	ldi	r24, 0x01	; 1
     d9c:	f8 01       	movw	r30, r16
     d9e:	86 87       	std	Z+14, r24	; 0x0e
     da0:	e0 ef       	ldi	r30, 0xF0	; 240
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	84 60       	ori	r24, 0x04	; 4
     da8:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     daa:	ef ee       	ldi	r30, 0xEF	; 239
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	90 81       	ld	r25, Z
     db0:	d8 01       	movw	r26, r16
     db2:	16 96       	adiw	r26, 0x06	; 6
     db4:	8c 91       	ld	r24, X
     db6:	16 97       	sbiw	r26, 0x06	; 6
     db8:	89 2b       	or	r24, r25
     dba:	80 83       	st	Z, r24
          Can_config_tx();
     dbc:	80 81       	ld	r24, Z
     dbe:	8f 73       	andi	r24, 0x3F	; 63
     dc0:	80 83       	st	Z, r24
     dc2:	80 81       	ld	r24, Z
     dc4:	80 64       	ori	r24, 0x40	; 64
     dc6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dc8:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dca:	1b c4       	rjmp	.+2102   	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     dcc:	8f ef       	ldi	r24, 0xFF	; 255
     dce:	9f ef       	ldi	r25, 0xFF	; 255
     dd0:	dc 01       	movw	r26, r24
     dd2:	89 83       	std	Y+1, r24	; 0x01
     dd4:	9a 83       	std	Y+2, r25	; 0x02
     dd6:	ab 83       	std	Y+3, r26	; 0x03
     dd8:	bc 83       	std	Y+4, r27	; 0x04
     dda:	9b 81       	ldd	r25, Y+3	; 0x03
     ddc:	92 95       	swap	r25
     dde:	96 95       	lsr	r25
     de0:	97 70       	andi	r25, 0x07	; 7
     de2:	8c 81       	ldd	r24, Y+4	; 0x04
     de4:	88 0f       	add	r24, r24
     de6:	88 0f       	add	r24, r24
     de8:	88 0f       	add	r24, r24
     dea:	89 0f       	add	r24, r25
     dec:	80 93 f7 00 	sts	0x00F7, r24
     df0:	9a 81       	ldd	r25, Y+2	; 0x02
     df2:	92 95       	swap	r25
     df4:	96 95       	lsr	r25
     df6:	97 70       	andi	r25, 0x07	; 7
     df8:	8b 81       	ldd	r24, Y+3	; 0x03
     dfa:	88 0f       	add	r24, r24
     dfc:	88 0f       	add	r24, r24
     dfe:	88 0f       	add	r24, r24
     e00:	89 0f       	add	r24, r25
     e02:	80 93 f6 00 	sts	0x00F6, r24
     e06:	99 81       	ldd	r25, Y+1	; 0x01
     e08:	92 95       	swap	r25
     e0a:	96 95       	lsr	r25
     e0c:	97 70       	andi	r25, 0x07	; 7
     e0e:	8a 81       	ldd	r24, Y+2	; 0x02
     e10:	88 0f       	add	r24, r24
     e12:	88 0f       	add	r24, r24
     e14:	88 0f       	add	r24, r24
     e16:	89 0f       	add	r24, r25
     e18:	80 93 f5 00 	sts	0x00F5, r24
     e1c:	89 81       	ldd	r24, Y+1	; 0x01
     e1e:	88 0f       	add	r24, r24
     e20:	88 0f       	add	r24, r24
     e22:	88 0f       	add	r24, r24
     e24:	24 ef       	ldi	r18, 0xF4	; 244
     e26:	30 e0       	ldi	r19, 0x00	; 0
     e28:	f9 01       	movw	r30, r18
     e2a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     e2c:	ef ee       	ldi	r30, 0xEF	; 239
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	90 81       	ld	r25, Z
     e32:	d8 01       	movw	r26, r16
     e34:	16 96       	adiw	r26, 0x06	; 6
     e36:	8c 91       	ld	r24, X
     e38:	89 2b       	or	r24, r25
     e3a:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     e3c:	d9 01       	movw	r26, r18
     e3e:	8c 91       	ld	r24, X
     e40:	8b 7f       	andi	r24, 0xFB	; 251
     e42:	8c 93       	st	X, r24
          Can_clear_idemsk();
     e44:	8c 91       	ld	r24, X
     e46:	8e 7f       	andi	r24, 0xFE	; 254
     e48:	8c 93       	st	X, r24
          Can_config_rx();       
     e4a:	80 81       	ld	r24, Z
     e4c:	8f 73       	andi	r24, 0x3F	; 63
     e4e:	80 83       	st	Z, r24
     e50:	80 81       	ld	r24, Z
     e52:	80 68       	ori	r24, 0x80	; 128
     e54:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e56:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     e58:	d4 c3       	rjmp	.+1960   	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e5a:	f8 01       	movw	r30, r16
     e5c:	87 85       	ldd	r24, Z+15	; 0x0f
     e5e:	88 23       	and	r24, r24
     e60:	69 f1       	breq	.+90     	; 0xebc <can_cmd+0x45c>
     e62:	94 81       	ldd	r25, Z+4	; 0x04
     e64:	92 95       	swap	r25
     e66:	96 95       	lsr	r25
     e68:	97 70       	andi	r25, 0x07	; 7
     e6a:	85 81       	ldd	r24, Z+5	; 0x05
     e6c:	88 0f       	add	r24, r24
     e6e:	88 0f       	add	r24, r24
     e70:	88 0f       	add	r24, r24
     e72:	89 0f       	add	r24, r25
     e74:	80 93 f3 00 	sts	0x00F3, r24
     e78:	93 81       	ldd	r25, Z+3	; 0x03
     e7a:	92 95       	swap	r25
     e7c:	96 95       	lsr	r25
     e7e:	97 70       	andi	r25, 0x07	; 7
     e80:	84 81       	ldd	r24, Z+4	; 0x04
     e82:	88 0f       	add	r24, r24
     e84:	88 0f       	add	r24, r24
     e86:	88 0f       	add	r24, r24
     e88:	89 0f       	add	r24, r25
     e8a:	80 93 f2 00 	sts	0x00F2, r24
     e8e:	92 81       	ldd	r25, Z+2	; 0x02
     e90:	92 95       	swap	r25
     e92:	96 95       	lsr	r25
     e94:	97 70       	andi	r25, 0x07	; 7
     e96:	83 81       	ldd	r24, Z+3	; 0x03
     e98:	88 0f       	add	r24, r24
     e9a:	88 0f       	add	r24, r24
     e9c:	88 0f       	add	r24, r24
     e9e:	89 0f       	add	r24, r25
     ea0:	80 93 f1 00 	sts	0x00F1, r24
     ea4:	82 81       	ldd	r24, Z+2	; 0x02
     ea6:	88 0f       	add	r24, r24
     ea8:	88 0f       	add	r24, r24
     eaa:	88 0f       	add	r24, r24
     eac:	80 93 f0 00 	sts	0x00F0, r24
     eb0:	ef ee       	ldi	r30, 0xEF	; 239
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	80 61       	ori	r24, 0x10	; 16
     eb8:	80 83       	st	Z, r24
     eba:	16 c0       	rjmp	.+44     	; 0xee8 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     ebc:	92 81       	ldd	r25, Z+2	; 0x02
     ebe:	96 95       	lsr	r25
     ec0:	96 95       	lsr	r25
     ec2:	96 95       	lsr	r25
     ec4:	83 81       	ldd	r24, Z+3	; 0x03
     ec6:	82 95       	swap	r24
     ec8:	88 0f       	add	r24, r24
     eca:	80 7e       	andi	r24, 0xE0	; 224
     ecc:	89 0f       	add	r24, r25
     ece:	80 93 f3 00 	sts	0x00F3, r24
     ed2:	82 81       	ldd	r24, Z+2	; 0x02
     ed4:	82 95       	swap	r24
     ed6:	88 0f       	add	r24, r24
     ed8:	80 7e       	andi	r24, 0xE0	; 224
     eda:	80 93 f2 00 	sts	0x00F2, r24
     ede:	ef ee       	ldi	r30, 0xEF	; 239
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	80 81       	ld	r24, Z
     ee4:	8f 7e       	andi	r24, 0xEF	; 239
     ee6:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     ee8:	8f ef       	ldi	r24, 0xFF	; 255
     eea:	9f ef       	ldi	r25, 0xFF	; 255
     eec:	dc 01       	movw	r26, r24
     eee:	89 83       	std	Y+1, r24	; 0x01
     ef0:	9a 83       	std	Y+2, r25	; 0x02
     ef2:	ab 83       	std	Y+3, r26	; 0x03
     ef4:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     ef6:	9b 81       	ldd	r25, Y+3	; 0x03
     ef8:	92 95       	swap	r25
     efa:	96 95       	lsr	r25
     efc:	97 70       	andi	r25, 0x07	; 7
     efe:	8c 81       	ldd	r24, Y+4	; 0x04
     f00:	88 0f       	add	r24, r24
     f02:	88 0f       	add	r24, r24
     f04:	88 0f       	add	r24, r24
     f06:	89 0f       	add	r24, r25
     f08:	80 93 f7 00 	sts	0x00F7, r24
     f0c:	9a 81       	ldd	r25, Y+2	; 0x02
     f0e:	92 95       	swap	r25
     f10:	96 95       	lsr	r25
     f12:	97 70       	andi	r25, 0x07	; 7
     f14:	8b 81       	ldd	r24, Y+3	; 0x03
     f16:	88 0f       	add	r24, r24
     f18:	88 0f       	add	r24, r24
     f1a:	88 0f       	add	r24, r24
     f1c:	89 0f       	add	r24, r25
     f1e:	80 93 f6 00 	sts	0x00F6, r24
     f22:	99 81       	ldd	r25, Y+1	; 0x01
     f24:	92 95       	swap	r25
     f26:	96 95       	lsr	r25
     f28:	97 70       	andi	r25, 0x07	; 7
     f2a:	8a 81       	ldd	r24, Y+2	; 0x02
     f2c:	88 0f       	add	r24, r24
     f2e:	88 0f       	add	r24, r24
     f30:	88 0f       	add	r24, r24
     f32:	89 0f       	add	r24, r25
     f34:	80 93 f5 00 	sts	0x00F5, r24
     f38:	89 81       	ldd	r24, Y+1	; 0x01
     f3a:	88 0f       	add	r24, r24
     f3c:	88 0f       	add	r24, r24
     f3e:	88 0f       	add	r24, r24
     f40:	44 ef       	ldi	r20, 0xF4	; 244
     f42:	50 e0       	ldi	r21, 0x00	; 0
     f44:	fa 01       	movw	r30, r20
     f46:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     f48:	ef ee       	ldi	r30, 0xEF	; 239
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	90 81       	ld	r25, Z
     f4e:	d8 01       	movw	r26, r16
     f50:	16 96       	adiw	r26, 0x06	; 6
     f52:	8c 91       	ld	r24, X
     f54:	16 97       	sbiw	r26, 0x06	; 6
     f56:	89 2b       	or	r24, r25
     f58:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f5a:	1e 96       	adiw	r26, 0x0e	; 14
     f5c:	1c 92       	st	X, r1
     f5e:	da 01       	movw	r26, r20
     f60:	8c 91       	ld	r24, X
     f62:	84 60       	ori	r24, 0x04	; 4
     f64:	8c 93       	st	X, r24
     f66:	80 ef       	ldi	r24, 0xF0	; 240
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	dc 01       	movw	r26, r24
     f6c:	2c 91       	ld	r18, X
     f6e:	2b 7f       	andi	r18, 0xFB	; 251
     f70:	2c 93       	st	X, r18
          Can_set_idemsk();
     f72:	da 01       	movw	r26, r20
     f74:	8c 91       	ld	r24, X
     f76:	81 60       	ori	r24, 0x01	; 1
     f78:	8c 93       	st	X, r24
          Can_config_rx()    
     f7a:	80 81       	ld	r24, Z
     f7c:	8f 73       	andi	r24, 0x3F	; 63
     f7e:	80 83       	st	Z, r24
     f80:	80 81       	ld	r24, Z
     f82:	80 68       	ori	r24, 0x80	; 128
     f84:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f86:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     f88:	3c c3       	rjmp	.+1656   	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f8a:	8f ef       	ldi	r24, 0xFF	; 255
     f8c:	9f ef       	ldi	r25, 0xFF	; 255
     f8e:	dc 01       	movw	r26, r24
     f90:	89 83       	std	Y+1, r24	; 0x01
     f92:	9a 83       	std	Y+2, r25	; 0x02
     f94:	ab 83       	std	Y+3, r26	; 0x03
     f96:	bc 83       	std	Y+4, r27	; 0x04
     f98:	9b 81       	ldd	r25, Y+3	; 0x03
     f9a:	92 95       	swap	r25
     f9c:	96 95       	lsr	r25
     f9e:	97 70       	andi	r25, 0x07	; 7
     fa0:	8c 81       	ldd	r24, Y+4	; 0x04
     fa2:	88 0f       	add	r24, r24
     fa4:	88 0f       	add	r24, r24
     fa6:	88 0f       	add	r24, r24
     fa8:	89 0f       	add	r24, r25
     faa:	80 93 f7 00 	sts	0x00F7, r24
     fae:	9a 81       	ldd	r25, Y+2	; 0x02
     fb0:	92 95       	swap	r25
     fb2:	96 95       	lsr	r25
     fb4:	97 70       	andi	r25, 0x07	; 7
     fb6:	8b 81       	ldd	r24, Y+3	; 0x03
     fb8:	88 0f       	add	r24, r24
     fba:	88 0f       	add	r24, r24
     fbc:	88 0f       	add	r24, r24
     fbe:	89 0f       	add	r24, r25
     fc0:	80 93 f6 00 	sts	0x00F6, r24
     fc4:	99 81       	ldd	r25, Y+1	; 0x01
     fc6:	92 95       	swap	r25
     fc8:	96 95       	lsr	r25
     fca:	97 70       	andi	r25, 0x07	; 7
     fcc:	8a 81       	ldd	r24, Y+2	; 0x02
     fce:	88 0f       	add	r24, r24
     fd0:	88 0f       	add	r24, r24
     fd2:	88 0f       	add	r24, r24
     fd4:	89 0f       	add	r24, r25
     fd6:	80 93 f5 00 	sts	0x00F5, r24
     fda:	89 81       	ldd	r24, Y+1	; 0x01
     fdc:	88 0f       	add	r24, r24
     fde:	88 0f       	add	r24, r24
     fe0:	88 0f       	add	r24, r24
     fe2:	44 ef       	ldi	r20, 0xF4	; 244
     fe4:	50 e0       	ldi	r21, 0x00	; 0
     fe6:	fa 01       	movw	r30, r20
     fe8:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     fea:	ef ee       	ldi	r30, 0xEF	; 239
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	90 81       	ld	r25, Z
     ff0:	d8 01       	movw	r26, r16
     ff2:	16 96       	adiw	r26, 0x06	; 6
     ff4:	8c 91       	ld	r24, X
     ff6:	16 97       	sbiw	r26, 0x06	; 6
     ff8:	89 2b       	or	r24, r25
     ffa:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
     ffc:	81 e0       	ldi	r24, 0x01	; 1
     ffe:	1e 96       	adiw	r26, 0x0e	; 14
    1000:	8c 93       	st	X, r24
    1002:	da 01       	movw	r26, r20
    1004:	8c 91       	ld	r24, X
    1006:	84 60       	ori	r24, 0x04	; 4
    1008:	8c 93       	st	X, r24
    100a:	80 ef       	ldi	r24, 0xF0	; 240
    100c:	90 e0       	ldi	r25, 0x00	; 0
    100e:	dc 01       	movw	r26, r24
    1010:	2c 91       	ld	r18, X
    1012:	24 60       	ori	r18, 0x04	; 4
    1014:	2c 93       	st	X, r18
          Can_clear_rplv();
    1016:	80 81       	ld	r24, Z
    1018:	8f 7d       	andi	r24, 0xDF	; 223
    101a:	80 83       	st	Z, r24
          Can_clear_idemsk();
    101c:	da 01       	movw	r26, r20
    101e:	8c 91       	ld	r24, X
    1020:	8e 7f       	andi	r24, 0xFE	; 254
    1022:	8c 93       	st	X, r24
          Can_config_rx();       
    1024:	80 81       	ld	r24, Z
    1026:	8f 73       	andi	r24, 0x3F	; 63
    1028:	80 83       	st	Z, r24
    102a:	80 81       	ld	r24, Z
    102c:	80 68       	ori	r24, 0x80	; 128
    102e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1030:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1032:	e7 c2       	rjmp	.+1486   	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1034:	f8 01       	movw	r30, r16
    1036:	87 85       	ldd	r24, Z+15	; 0x0f
    1038:	88 23       	and	r24, r24
    103a:	69 f1       	breq	.+90     	; 0x1096 <can_cmd+0x636>
    103c:	94 81       	ldd	r25, Z+4	; 0x04
    103e:	92 95       	swap	r25
    1040:	96 95       	lsr	r25
    1042:	97 70       	andi	r25, 0x07	; 7
    1044:	85 81       	ldd	r24, Z+5	; 0x05
    1046:	88 0f       	add	r24, r24
    1048:	88 0f       	add	r24, r24
    104a:	88 0f       	add	r24, r24
    104c:	89 0f       	add	r24, r25
    104e:	80 93 f3 00 	sts	0x00F3, r24
    1052:	93 81       	ldd	r25, Z+3	; 0x03
    1054:	92 95       	swap	r25
    1056:	96 95       	lsr	r25
    1058:	97 70       	andi	r25, 0x07	; 7
    105a:	84 81       	ldd	r24, Z+4	; 0x04
    105c:	88 0f       	add	r24, r24
    105e:	88 0f       	add	r24, r24
    1060:	88 0f       	add	r24, r24
    1062:	89 0f       	add	r24, r25
    1064:	80 93 f2 00 	sts	0x00F2, r24
    1068:	92 81       	ldd	r25, Z+2	; 0x02
    106a:	92 95       	swap	r25
    106c:	96 95       	lsr	r25
    106e:	97 70       	andi	r25, 0x07	; 7
    1070:	83 81       	ldd	r24, Z+3	; 0x03
    1072:	88 0f       	add	r24, r24
    1074:	88 0f       	add	r24, r24
    1076:	88 0f       	add	r24, r24
    1078:	89 0f       	add	r24, r25
    107a:	80 93 f1 00 	sts	0x00F1, r24
    107e:	82 81       	ldd	r24, Z+2	; 0x02
    1080:	88 0f       	add	r24, r24
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	80 93 f0 00 	sts	0x00F0, r24
    108a:	ef ee       	ldi	r30, 0xEF	; 239
    108c:	f0 e0       	ldi	r31, 0x00	; 0
    108e:	80 81       	ld	r24, Z
    1090:	80 61       	ori	r24, 0x10	; 16
    1092:	80 83       	st	Z, r24
    1094:	16 c0       	rjmp	.+44     	; 0x10c2 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    1096:	92 81       	ldd	r25, Z+2	; 0x02
    1098:	96 95       	lsr	r25
    109a:	96 95       	lsr	r25
    109c:	96 95       	lsr	r25
    109e:	83 81       	ldd	r24, Z+3	; 0x03
    10a0:	82 95       	swap	r24
    10a2:	88 0f       	add	r24, r24
    10a4:	80 7e       	andi	r24, 0xE0	; 224
    10a6:	89 0f       	add	r24, r25
    10a8:	80 93 f3 00 	sts	0x00F3, r24
    10ac:	82 81       	ldd	r24, Z+2	; 0x02
    10ae:	82 95       	swap	r24
    10b0:	88 0f       	add	r24, r24
    10b2:	80 7e       	andi	r24, 0xE0	; 224
    10b4:	80 93 f2 00 	sts	0x00F2, r24
    10b8:	ef ee       	ldi	r30, 0xEF	; 239
    10ba:	f0 e0       	ldi	r31, 0x00	; 0
    10bc:	80 81       	ld	r24, Z
    10be:	8f 7e       	andi	r24, 0xEF	; 239
    10c0:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    10c2:	c8 01       	movw	r24, r16
    10c4:	0e 94 f7 04 	call	0x9ee	; 0x9ee <get_idmask>
    10c8:	dc 01       	movw	r26, r24
    10ca:	cb 01       	movw	r24, r22
    10cc:	89 83       	std	Y+1, r24	; 0x01
    10ce:	9a 83       	std	Y+2, r25	; 0x02
    10d0:	ab 83       	std	Y+3, r26	; 0x03
    10d2:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    10d4:	9b 81       	ldd	r25, Y+3	; 0x03
    10d6:	92 95       	swap	r25
    10d8:	96 95       	lsr	r25
    10da:	97 70       	andi	r25, 0x07	; 7
    10dc:	8c 81       	ldd	r24, Y+4	; 0x04
    10de:	88 0f       	add	r24, r24
    10e0:	88 0f       	add	r24, r24
    10e2:	88 0f       	add	r24, r24
    10e4:	89 0f       	add	r24, r25
    10e6:	80 93 f7 00 	sts	0x00F7, r24
    10ea:	9a 81       	ldd	r25, Y+2	; 0x02
    10ec:	92 95       	swap	r25
    10ee:	96 95       	lsr	r25
    10f0:	97 70       	andi	r25, 0x07	; 7
    10f2:	8b 81       	ldd	r24, Y+3	; 0x03
    10f4:	88 0f       	add	r24, r24
    10f6:	88 0f       	add	r24, r24
    10f8:	88 0f       	add	r24, r24
    10fa:	89 0f       	add	r24, r25
    10fc:	80 93 f6 00 	sts	0x00F6, r24
    1100:	99 81       	ldd	r25, Y+1	; 0x01
    1102:	92 95       	swap	r25
    1104:	96 95       	lsr	r25
    1106:	97 70       	andi	r25, 0x07	; 7
    1108:	8a 81       	ldd	r24, Y+2	; 0x02
    110a:	88 0f       	add	r24, r24
    110c:	88 0f       	add	r24, r24
    110e:	88 0f       	add	r24, r24
    1110:	89 0f       	add	r24, r25
    1112:	80 93 f5 00 	sts	0x00F5, r24
    1116:	89 81       	ldd	r24, Y+1	; 0x01
    1118:	88 0f       	add	r24, r24
    111a:	88 0f       	add	r24, r24
    111c:	88 0f       	add	r24, r24
    111e:	24 ef       	ldi	r18, 0xF4	; 244
    1120:	30 e0       	ldi	r19, 0x00	; 0
    1122:	f9 01       	movw	r30, r18
    1124:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1126:	ef ee       	ldi	r30, 0xEF	; 239
    1128:	f0 e0       	ldi	r31, 0x00	; 0
    112a:	90 81       	ld	r25, Z
    112c:	d8 01       	movw	r26, r16
    112e:	16 96       	adiw	r26, 0x06	; 6
    1130:	8c 91       	ld	r24, X
    1132:	89 2b       	or	r24, r25
    1134:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1136:	d9 01       	movw	r26, r18
    1138:	8c 91       	ld	r24, X
    113a:	8b 7f       	andi	r24, 0xFB	; 251
    113c:	8c 93       	st	X, r24
          Can_set_idemsk();
    113e:	8c 91       	ld	r24, X
    1140:	81 60       	ori	r24, 0x01	; 1
    1142:	8c 93       	st	X, r24
          Can_config_rx();       
    1144:	80 81       	ld	r24, Z
    1146:	8f 73       	andi	r24, 0x3F	; 63
    1148:	80 83       	st	Z, r24
    114a:	80 81       	ld	r24, Z
    114c:	80 68       	ori	r24, 0x80	; 128
    114e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1150:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1152:	57 c2       	rjmp	.+1198   	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1154:	f8 01       	movw	r30, r16
    1156:	87 85       	ldd	r24, Z+15	; 0x0f
    1158:	88 23       	and	r24, r24
    115a:	69 f1       	breq	.+90     	; 0x11b6 <__stack+0xb7>
    115c:	94 81       	ldd	r25, Z+4	; 0x04
    115e:	92 95       	swap	r25
    1160:	96 95       	lsr	r25
    1162:	97 70       	andi	r25, 0x07	; 7
    1164:	85 81       	ldd	r24, Z+5	; 0x05
    1166:	88 0f       	add	r24, r24
    1168:	88 0f       	add	r24, r24
    116a:	88 0f       	add	r24, r24
    116c:	89 0f       	add	r24, r25
    116e:	80 93 f3 00 	sts	0x00F3, r24
    1172:	93 81       	ldd	r25, Z+3	; 0x03
    1174:	92 95       	swap	r25
    1176:	96 95       	lsr	r25
    1178:	97 70       	andi	r25, 0x07	; 7
    117a:	84 81       	ldd	r24, Z+4	; 0x04
    117c:	88 0f       	add	r24, r24
    117e:	88 0f       	add	r24, r24
    1180:	88 0f       	add	r24, r24
    1182:	89 0f       	add	r24, r25
    1184:	80 93 f2 00 	sts	0x00F2, r24
    1188:	92 81       	ldd	r25, Z+2	; 0x02
    118a:	92 95       	swap	r25
    118c:	96 95       	lsr	r25
    118e:	97 70       	andi	r25, 0x07	; 7
    1190:	83 81       	ldd	r24, Z+3	; 0x03
    1192:	88 0f       	add	r24, r24
    1194:	88 0f       	add	r24, r24
    1196:	88 0f       	add	r24, r24
    1198:	89 0f       	add	r24, r25
    119a:	80 93 f1 00 	sts	0x00F1, r24
    119e:	82 81       	ldd	r24, Z+2	; 0x02
    11a0:	88 0f       	add	r24, r24
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	80 93 f0 00 	sts	0x00F0, r24
    11aa:	ef ee       	ldi	r30, 0xEF	; 239
    11ac:	f0 e0       	ldi	r31, 0x00	; 0
    11ae:	80 81       	ld	r24, Z
    11b0:	80 61       	ori	r24, 0x10	; 16
    11b2:	80 83       	st	Z, r24
    11b4:	16 c0       	rjmp	.+44     	; 0x11e2 <__stack+0xe3>
          else              { Can_set_std_id(cmd->id.std);}
    11b6:	92 81       	ldd	r25, Z+2	; 0x02
    11b8:	96 95       	lsr	r25
    11ba:	96 95       	lsr	r25
    11bc:	96 95       	lsr	r25
    11be:	83 81       	ldd	r24, Z+3	; 0x03
    11c0:	82 95       	swap	r24
    11c2:	88 0f       	add	r24, r24
    11c4:	80 7e       	andi	r24, 0xE0	; 224
    11c6:	89 0f       	add	r24, r25
    11c8:	80 93 f3 00 	sts	0x00F3, r24
    11cc:	82 81       	ldd	r24, Z+2	; 0x02
    11ce:	82 95       	swap	r24
    11d0:	88 0f       	add	r24, r24
    11d2:	80 7e       	andi	r24, 0xE0	; 224
    11d4:	80 93 f2 00 	sts	0x00F2, r24
    11d8:	ef ee       	ldi	r30, 0xEF	; 239
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	8f 7e       	andi	r24, 0xEF	; 239
    11e0:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    11e2:	c8 01       	movw	r24, r16
    11e4:	0e 94 f7 04 	call	0x9ee	; 0x9ee <get_idmask>
    11e8:	dc 01       	movw	r26, r24
    11ea:	cb 01       	movw	r24, r22
    11ec:	89 83       	std	Y+1, r24	; 0x01
    11ee:	9a 83       	std	Y+2, r25	; 0x02
    11f0:	ab 83       	std	Y+3, r26	; 0x03
    11f2:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    11f4:	9b 81       	ldd	r25, Y+3	; 0x03
    11f6:	92 95       	swap	r25
    11f8:	96 95       	lsr	r25
    11fa:	97 70       	andi	r25, 0x07	; 7
    11fc:	8c 81       	ldd	r24, Y+4	; 0x04
    11fe:	88 0f       	add	r24, r24
    1200:	88 0f       	add	r24, r24
    1202:	88 0f       	add	r24, r24
    1204:	89 0f       	add	r24, r25
    1206:	80 93 f7 00 	sts	0x00F7, r24
    120a:	9a 81       	ldd	r25, Y+2	; 0x02
    120c:	92 95       	swap	r25
    120e:	96 95       	lsr	r25
    1210:	97 70       	andi	r25, 0x07	; 7
    1212:	8b 81       	ldd	r24, Y+3	; 0x03
    1214:	88 0f       	add	r24, r24
    1216:	88 0f       	add	r24, r24
    1218:	88 0f       	add	r24, r24
    121a:	89 0f       	add	r24, r25
    121c:	80 93 f6 00 	sts	0x00F6, r24
    1220:	99 81       	ldd	r25, Y+1	; 0x01
    1222:	92 95       	swap	r25
    1224:	96 95       	lsr	r25
    1226:	97 70       	andi	r25, 0x07	; 7
    1228:	8a 81       	ldd	r24, Y+2	; 0x02
    122a:	88 0f       	add	r24, r24
    122c:	88 0f       	add	r24, r24
    122e:	88 0f       	add	r24, r24
    1230:	89 0f       	add	r24, r25
    1232:	80 93 f5 00 	sts	0x00F5, r24
    1236:	89 81       	ldd	r24, Y+1	; 0x01
    1238:	88 0f       	add	r24, r24
    123a:	88 0f       	add	r24, r24
    123c:	88 0f       	add	r24, r24
    123e:	44 ef       	ldi	r20, 0xF4	; 244
    1240:	50 e0       	ldi	r21, 0x00	; 0
    1242:	fa 01       	movw	r30, r20
    1244:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1246:	ef ee       	ldi	r30, 0xEF	; 239
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	90 81       	ld	r25, Z
    124c:	d8 01       	movw	r26, r16
    124e:	16 96       	adiw	r26, 0x06	; 6
    1250:	8c 91       	ld	r24, X
    1252:	16 97       	sbiw	r26, 0x06	; 6
    1254:	89 2b       	or	r24, r25
    1256:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1258:	1e 96       	adiw	r26, 0x0e	; 14
    125a:	1c 92       	st	X, r1
    125c:	da 01       	movw	r26, r20
    125e:	8c 91       	ld	r24, X
    1260:	84 60       	ori	r24, 0x04	; 4
    1262:	8c 93       	st	X, r24
    1264:	80 ef       	ldi	r24, 0xF0	; 240
    1266:	90 e0       	ldi	r25, 0x00	; 0
    1268:	dc 01       	movw	r26, r24
    126a:	2c 91       	ld	r18, X
    126c:	2b 7f       	andi	r18, 0xFB	; 251
    126e:	2c 93       	st	X, r18
          Can_set_idemsk();
    1270:	da 01       	movw	r26, r20
    1272:	8c 91       	ld	r24, X
    1274:	81 60       	ori	r24, 0x01	; 1
    1276:	8c 93       	st	X, r24
          Can_config_rx();       
    1278:	80 81       	ld	r24, Z
    127a:	8f 73       	andi	r24, 0x3F	; 63
    127c:	80 83       	st	Z, r24
    127e:	80 81       	ld	r24, Z
    1280:	80 68       	ori	r24, 0x80	; 128
    1282:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1284:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1286:	bd c1       	rjmp	.+890    	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1288:	f8 01       	movw	r30, r16
    128a:	87 85       	ldd	r24, Z+15	; 0x0f
    128c:	88 23       	and	r24, r24
    128e:	69 f1       	breq	.+90     	; 0x12ea <__stack+0x1eb>
    1290:	94 81       	ldd	r25, Z+4	; 0x04
    1292:	92 95       	swap	r25
    1294:	96 95       	lsr	r25
    1296:	97 70       	andi	r25, 0x07	; 7
    1298:	85 81       	ldd	r24, Z+5	; 0x05
    129a:	88 0f       	add	r24, r24
    129c:	88 0f       	add	r24, r24
    129e:	88 0f       	add	r24, r24
    12a0:	89 0f       	add	r24, r25
    12a2:	80 93 f3 00 	sts	0x00F3, r24
    12a6:	93 81       	ldd	r25, Z+3	; 0x03
    12a8:	92 95       	swap	r25
    12aa:	96 95       	lsr	r25
    12ac:	97 70       	andi	r25, 0x07	; 7
    12ae:	84 81       	ldd	r24, Z+4	; 0x04
    12b0:	88 0f       	add	r24, r24
    12b2:	88 0f       	add	r24, r24
    12b4:	88 0f       	add	r24, r24
    12b6:	89 0f       	add	r24, r25
    12b8:	80 93 f2 00 	sts	0x00F2, r24
    12bc:	92 81       	ldd	r25, Z+2	; 0x02
    12be:	92 95       	swap	r25
    12c0:	96 95       	lsr	r25
    12c2:	97 70       	andi	r25, 0x07	; 7
    12c4:	83 81       	ldd	r24, Z+3	; 0x03
    12c6:	88 0f       	add	r24, r24
    12c8:	88 0f       	add	r24, r24
    12ca:	88 0f       	add	r24, r24
    12cc:	89 0f       	add	r24, r25
    12ce:	80 93 f1 00 	sts	0x00F1, r24
    12d2:	82 81       	ldd	r24, Z+2	; 0x02
    12d4:	88 0f       	add	r24, r24
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	80 93 f0 00 	sts	0x00F0, r24
    12de:	ef ee       	ldi	r30, 0xEF	; 239
    12e0:	f0 e0       	ldi	r31, 0x00	; 0
    12e2:	80 81       	ld	r24, Z
    12e4:	80 61       	ori	r24, 0x10	; 16
    12e6:	80 83       	st	Z, r24
    12e8:	16 c0       	rjmp	.+44     	; 0x1316 <__stack+0x217>
          else              { Can_set_std_id(cmd->id.std);}
    12ea:	92 81       	ldd	r25, Z+2	; 0x02
    12ec:	96 95       	lsr	r25
    12ee:	96 95       	lsr	r25
    12f0:	96 95       	lsr	r25
    12f2:	83 81       	ldd	r24, Z+3	; 0x03
    12f4:	82 95       	swap	r24
    12f6:	88 0f       	add	r24, r24
    12f8:	80 7e       	andi	r24, 0xE0	; 224
    12fa:	89 0f       	add	r24, r25
    12fc:	80 93 f3 00 	sts	0x00F3, r24
    1300:	82 81       	ldd	r24, Z+2	; 0x02
    1302:	82 95       	swap	r24
    1304:	88 0f       	add	r24, r24
    1306:	80 7e       	andi	r24, 0xE0	; 224
    1308:	80 93 f2 00 	sts	0x00F2, r24
    130c:	ef ee       	ldi	r30, 0xEF	; 239
    130e:	f0 e0       	ldi	r31, 0x00	; 0
    1310:	80 81       	ld	r24, Z
    1312:	8f 7e       	andi	r24, 0xEF	; 239
    1314:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1316:	c8 01       	movw	r24, r16
    1318:	0e 94 f7 04 	call	0x9ee	; 0x9ee <get_idmask>
    131c:	dc 01       	movw	r26, r24
    131e:	cb 01       	movw	r24, r22
    1320:	89 83       	std	Y+1, r24	; 0x01
    1322:	9a 83       	std	Y+2, r25	; 0x02
    1324:	ab 83       	std	Y+3, r26	; 0x03
    1326:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1328:	9b 81       	ldd	r25, Y+3	; 0x03
    132a:	92 95       	swap	r25
    132c:	96 95       	lsr	r25
    132e:	97 70       	andi	r25, 0x07	; 7
    1330:	8c 81       	ldd	r24, Y+4	; 0x04
    1332:	88 0f       	add	r24, r24
    1334:	88 0f       	add	r24, r24
    1336:	88 0f       	add	r24, r24
    1338:	89 0f       	add	r24, r25
    133a:	80 93 f7 00 	sts	0x00F7, r24
    133e:	9a 81       	ldd	r25, Y+2	; 0x02
    1340:	92 95       	swap	r25
    1342:	96 95       	lsr	r25
    1344:	97 70       	andi	r25, 0x07	; 7
    1346:	8b 81       	ldd	r24, Y+3	; 0x03
    1348:	88 0f       	add	r24, r24
    134a:	88 0f       	add	r24, r24
    134c:	88 0f       	add	r24, r24
    134e:	89 0f       	add	r24, r25
    1350:	80 93 f6 00 	sts	0x00F6, r24
    1354:	99 81       	ldd	r25, Y+1	; 0x01
    1356:	92 95       	swap	r25
    1358:	96 95       	lsr	r25
    135a:	97 70       	andi	r25, 0x07	; 7
    135c:	8a 81       	ldd	r24, Y+2	; 0x02
    135e:	88 0f       	add	r24, r24
    1360:	88 0f       	add	r24, r24
    1362:	88 0f       	add	r24, r24
    1364:	89 0f       	add	r24, r25
    1366:	80 93 f5 00 	sts	0x00F5, r24
    136a:	89 81       	ldd	r24, Y+1	; 0x01
    136c:	88 0f       	add	r24, r24
    136e:	88 0f       	add	r24, r24
    1370:	88 0f       	add	r24, r24
    1372:	44 ef       	ldi	r20, 0xF4	; 244
    1374:	50 e0       	ldi	r21, 0x00	; 0
    1376:	fa 01       	movw	r30, r20
    1378:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    137a:	ef ee       	ldi	r30, 0xEF	; 239
    137c:	f0 e0       	ldi	r31, 0x00	; 0
    137e:	90 81       	ld	r25, Z
    1380:	d8 01       	movw	r26, r16
    1382:	16 96       	adiw	r26, 0x06	; 6
    1384:	8c 91       	ld	r24, X
    1386:	16 97       	sbiw	r26, 0x06	; 6
    1388:	89 2b       	or	r24, r25
    138a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    138c:	81 e0       	ldi	r24, 0x01	; 1
    138e:	1e 96       	adiw	r26, 0x0e	; 14
    1390:	8c 93       	st	X, r24
    1392:	da 01       	movw	r26, r20
    1394:	8c 91       	ld	r24, X
    1396:	84 60       	ori	r24, 0x04	; 4
    1398:	8c 93       	st	X, r24
    139a:	80 ef       	ldi	r24, 0xF0	; 240
    139c:	90 e0       	ldi	r25, 0x00	; 0
    139e:	dc 01       	movw	r26, r24
    13a0:	2c 91       	ld	r18, X
    13a2:	24 60       	ori	r18, 0x04	; 4
    13a4:	2c 93       	st	X, r18
          Can_clear_rplv();
    13a6:	80 81       	ld	r24, Z
    13a8:	8f 7d       	andi	r24, 0xDF	; 223
    13aa:	80 83       	st	Z, r24
          Can_set_idemsk();
    13ac:	da 01       	movw	r26, r20
    13ae:	8c 91       	ld	r24, X
    13b0:	81 60       	ori	r24, 0x01	; 1
    13b2:	8c 93       	st	X, r24
          Can_config_rx();       
    13b4:	80 81       	ld	r24, Z
    13b6:	8f 73       	andi	r24, 0x3F	; 63
    13b8:	80 83       	st	Z, r24
    13ba:	80 81       	ld	r24, Z
    13bc:	80 68       	ori	r24, 0x80	; 128
    13be:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13c0:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13c2:	1f c1       	rjmp	.+574    	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    13c4:	80 e0       	ldi	r24, 0x00	; 0
    13c6:	2a ef       	ldi	r18, 0xFA	; 250
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	f8 01       	movw	r30, r16
    13cc:	a7 81       	ldd	r26, Z+7	; 0x07
    13ce:	b0 85       	ldd	r27, Z+8	; 0x08
    13d0:	a8 0f       	add	r26, r24
    13d2:	b1 1d       	adc	r27, r1
    13d4:	9c 91       	ld	r25, X
    13d6:	d9 01       	movw	r26, r18
    13d8:	9c 93       	st	X, r25
    13da:	8f 5f       	subi	r24, 0xFF	; 255
    13dc:	96 81       	ldd	r25, Z+6	; 0x06
    13de:	89 17       	cp	r24, r25
    13e0:	a0 f3       	brcs	.-24     	; 0x13ca <__stack+0x2cb>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    13e2:	8f ef       	ldi	r24, 0xFF	; 255
    13e4:	9f ef       	ldi	r25, 0xFF	; 255
    13e6:	dc 01       	movw	r26, r24
    13e8:	89 83       	std	Y+1, r24	; 0x01
    13ea:	9a 83       	std	Y+2, r25	; 0x02
    13ec:	ab 83       	std	Y+3, r26	; 0x03
    13ee:	bc 83       	std	Y+4, r27	; 0x04
    13f0:	9b 81       	ldd	r25, Y+3	; 0x03
    13f2:	92 95       	swap	r25
    13f4:	96 95       	lsr	r25
    13f6:	97 70       	andi	r25, 0x07	; 7
    13f8:	8c 81       	ldd	r24, Y+4	; 0x04
    13fa:	88 0f       	add	r24, r24
    13fc:	88 0f       	add	r24, r24
    13fe:	88 0f       	add	r24, r24
    1400:	89 0f       	add	r24, r25
    1402:	80 93 f7 00 	sts	0x00F7, r24
    1406:	9a 81       	ldd	r25, Y+2	; 0x02
    1408:	92 95       	swap	r25
    140a:	96 95       	lsr	r25
    140c:	97 70       	andi	r25, 0x07	; 7
    140e:	8b 81       	ldd	r24, Y+3	; 0x03
    1410:	88 0f       	add	r24, r24
    1412:	88 0f       	add	r24, r24
    1414:	88 0f       	add	r24, r24
    1416:	89 0f       	add	r24, r25
    1418:	80 93 f6 00 	sts	0x00F6, r24
    141c:	99 81       	ldd	r25, Y+1	; 0x01
    141e:	92 95       	swap	r25
    1420:	96 95       	lsr	r25
    1422:	97 70       	andi	r25, 0x07	; 7
    1424:	8a 81       	ldd	r24, Y+2	; 0x02
    1426:	88 0f       	add	r24, r24
    1428:	88 0f       	add	r24, r24
    142a:	88 0f       	add	r24, r24
    142c:	89 0f       	add	r24, r25
    142e:	80 93 f5 00 	sts	0x00F5, r24
    1432:	89 81       	ldd	r24, Y+1	; 0x01
    1434:	88 0f       	add	r24, r24
    1436:	88 0f       	add	r24, r24
    1438:	88 0f       	add	r24, r24
    143a:	44 ef       	ldi	r20, 0xF4	; 244
    143c:	50 e0       	ldi	r21, 0x00	; 0
    143e:	fa 01       	movw	r30, r20
    1440:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1442:	ef ee       	ldi	r30, 0xEF	; 239
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	90 81       	ld	r25, Z
    1448:	d8 01       	movw	r26, r16
    144a:	16 96       	adiw	r26, 0x06	; 6
    144c:	8c 91       	ld	r24, X
    144e:	16 97       	sbiw	r26, 0x06	; 6
    1450:	89 2b       	or	r24, r25
    1452:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1454:	81 e0       	ldi	r24, 0x01	; 1
    1456:	1e 96       	adiw	r26, 0x0e	; 14
    1458:	8c 93       	st	X, r24
    145a:	da 01       	movw	r26, r20
    145c:	8c 91       	ld	r24, X
    145e:	84 60       	ori	r24, 0x04	; 4
    1460:	8c 93       	st	X, r24
    1462:	80 ef       	ldi	r24, 0xF0	; 240
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	dc 01       	movw	r26, r24
    1468:	2c 91       	ld	r18, X
    146a:	24 60       	ori	r18, 0x04	; 4
    146c:	2c 93       	st	X, r18
          Can_set_rplv();
    146e:	80 81       	ld	r24, Z
    1470:	80 62       	ori	r24, 0x20	; 32
    1472:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1474:	da 01       	movw	r26, r20
    1476:	8c 91       	ld	r24, X
    1478:	8e 7f       	andi	r24, 0xFE	; 254
    147a:	8c 93       	st	X, r24
          Can_config_rx();       
    147c:	80 81       	ld	r24, Z
    147e:	8f 73       	andi	r24, 0x3F	; 63
    1480:	80 83       	st	Z, r24
    1482:	80 81       	ld	r24, Z
    1484:	80 68       	ori	r24, 0x80	; 128
    1486:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1488:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    148a:	bb c0       	rjmp	.+374    	; 0x1602 <__stack+0x503>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    148c:	f8 01       	movw	r30, r16
    148e:	87 85       	ldd	r24, Z+15	; 0x0f
    1490:	88 23       	and	r24, r24
    1492:	69 f1       	breq	.+90     	; 0x14ee <__stack+0x3ef>
    1494:	94 81       	ldd	r25, Z+4	; 0x04
    1496:	92 95       	swap	r25
    1498:	96 95       	lsr	r25
    149a:	97 70       	andi	r25, 0x07	; 7
    149c:	85 81       	ldd	r24, Z+5	; 0x05
    149e:	88 0f       	add	r24, r24
    14a0:	88 0f       	add	r24, r24
    14a2:	88 0f       	add	r24, r24
    14a4:	89 0f       	add	r24, r25
    14a6:	80 93 f3 00 	sts	0x00F3, r24
    14aa:	93 81       	ldd	r25, Z+3	; 0x03
    14ac:	92 95       	swap	r25
    14ae:	96 95       	lsr	r25
    14b0:	97 70       	andi	r25, 0x07	; 7
    14b2:	84 81       	ldd	r24, Z+4	; 0x04
    14b4:	88 0f       	add	r24, r24
    14b6:	88 0f       	add	r24, r24
    14b8:	88 0f       	add	r24, r24
    14ba:	89 0f       	add	r24, r25
    14bc:	80 93 f2 00 	sts	0x00F2, r24
    14c0:	92 81       	ldd	r25, Z+2	; 0x02
    14c2:	92 95       	swap	r25
    14c4:	96 95       	lsr	r25
    14c6:	97 70       	andi	r25, 0x07	; 7
    14c8:	83 81       	ldd	r24, Z+3	; 0x03
    14ca:	88 0f       	add	r24, r24
    14cc:	88 0f       	add	r24, r24
    14ce:	88 0f       	add	r24, r24
    14d0:	89 0f       	add	r24, r25
    14d2:	80 93 f1 00 	sts	0x00F1, r24
    14d6:	82 81       	ldd	r24, Z+2	; 0x02
    14d8:	88 0f       	add	r24, r24
    14da:	88 0f       	add	r24, r24
    14dc:	88 0f       	add	r24, r24
    14de:	80 93 f0 00 	sts	0x00F0, r24
    14e2:	ef ee       	ldi	r30, 0xEF	; 239
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	80 61       	ori	r24, 0x10	; 16
    14ea:	80 83       	st	Z, r24
    14ec:	16 c0       	rjmp	.+44     	; 0x151a <__stack+0x41b>
          else              { Can_set_std_id(cmd->id.std);}
    14ee:	92 81       	ldd	r25, Z+2	; 0x02
    14f0:	96 95       	lsr	r25
    14f2:	96 95       	lsr	r25
    14f4:	96 95       	lsr	r25
    14f6:	83 81       	ldd	r24, Z+3	; 0x03
    14f8:	82 95       	swap	r24
    14fa:	88 0f       	add	r24, r24
    14fc:	80 7e       	andi	r24, 0xE0	; 224
    14fe:	89 0f       	add	r24, r25
    1500:	80 93 f3 00 	sts	0x00F3, r24
    1504:	82 81       	ldd	r24, Z+2	; 0x02
    1506:	82 95       	swap	r24
    1508:	88 0f       	add	r24, r24
    150a:	80 7e       	andi	r24, 0xE0	; 224
    150c:	80 93 f2 00 	sts	0x00F2, r24
    1510:	ef ee       	ldi	r30, 0xEF	; 239
    1512:	f0 e0       	ldi	r31, 0x00	; 0
    1514:	80 81       	ld	r24, Z
    1516:	8f 7e       	andi	r24, 0xEF	; 239
    1518:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    151a:	f8 01       	movw	r30, r16
    151c:	86 81       	ldd	r24, Z+6	; 0x06
    151e:	88 23       	and	r24, r24
    1520:	79 f0       	breq	.+30     	; 0x1540 <__stack+0x441>
    1522:	80 e0       	ldi	r24, 0x00	; 0
    1524:	2a ef       	ldi	r18, 0xFA	; 250
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	f8 01       	movw	r30, r16
    152a:	a7 81       	ldd	r26, Z+7	; 0x07
    152c:	b0 85       	ldd	r27, Z+8	; 0x08
    152e:	a8 0f       	add	r26, r24
    1530:	b1 1d       	adc	r27, r1
    1532:	9c 91       	ld	r25, X
    1534:	d9 01       	movw	r26, r18
    1536:	9c 93       	st	X, r25
    1538:	8f 5f       	subi	r24, 0xFF	; 255
    153a:	96 81       	ldd	r25, Z+6	; 0x06
    153c:	89 17       	cp	r24, r25
    153e:	a0 f3       	brcs	.-24     	; 0x1528 <__stack+0x429>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1540:	c8 01       	movw	r24, r16
    1542:	0e 94 f7 04 	call	0x9ee	; 0x9ee <get_idmask>
    1546:	dc 01       	movw	r26, r24
    1548:	cb 01       	movw	r24, r22
    154a:	89 83       	std	Y+1, r24	; 0x01
    154c:	9a 83       	std	Y+2, r25	; 0x02
    154e:	ab 83       	std	Y+3, r26	; 0x03
    1550:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1552:	9b 81       	ldd	r25, Y+3	; 0x03
    1554:	92 95       	swap	r25
    1556:	96 95       	lsr	r25
    1558:	97 70       	andi	r25, 0x07	; 7
    155a:	8c 81       	ldd	r24, Y+4	; 0x04
    155c:	88 0f       	add	r24, r24
    155e:	88 0f       	add	r24, r24
    1560:	88 0f       	add	r24, r24
    1562:	89 0f       	add	r24, r25
    1564:	80 93 f7 00 	sts	0x00F7, r24
    1568:	9a 81       	ldd	r25, Y+2	; 0x02
    156a:	92 95       	swap	r25
    156c:	96 95       	lsr	r25
    156e:	97 70       	andi	r25, 0x07	; 7
    1570:	8b 81       	ldd	r24, Y+3	; 0x03
    1572:	88 0f       	add	r24, r24
    1574:	88 0f       	add	r24, r24
    1576:	88 0f       	add	r24, r24
    1578:	89 0f       	add	r24, r25
    157a:	80 93 f6 00 	sts	0x00F6, r24
    157e:	99 81       	ldd	r25, Y+1	; 0x01
    1580:	92 95       	swap	r25
    1582:	96 95       	lsr	r25
    1584:	97 70       	andi	r25, 0x07	; 7
    1586:	8a 81       	ldd	r24, Y+2	; 0x02
    1588:	88 0f       	add	r24, r24
    158a:	88 0f       	add	r24, r24
    158c:	88 0f       	add	r24, r24
    158e:	89 0f       	add	r24, r25
    1590:	80 93 f5 00 	sts	0x00F5, r24
    1594:	89 81       	ldd	r24, Y+1	; 0x01
    1596:	88 0f       	add	r24, r24
    1598:	88 0f       	add	r24, r24
    159a:	88 0f       	add	r24, r24
    159c:	44 ef       	ldi	r20, 0xF4	; 244
    159e:	50 e0       	ldi	r21, 0x00	; 0
    15a0:	fa 01       	movw	r30, r20
    15a2:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15a4:	ef ee       	ldi	r30, 0xEF	; 239
    15a6:	f0 e0       	ldi	r31, 0x00	; 0
    15a8:	90 81       	ld	r25, Z
    15aa:	d8 01       	movw	r26, r16
    15ac:	16 96       	adiw	r26, 0x06	; 6
    15ae:	8c 91       	ld	r24, X
    15b0:	16 97       	sbiw	r26, 0x06	; 6
    15b2:	89 2b       	or	r24, r25
    15b4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15b6:	81 e0       	ldi	r24, 0x01	; 1
    15b8:	1e 96       	adiw	r26, 0x0e	; 14
    15ba:	8c 93       	st	X, r24
    15bc:	da 01       	movw	r26, r20
    15be:	8c 91       	ld	r24, X
    15c0:	84 60       	ori	r24, 0x04	; 4
    15c2:	8c 93       	st	X, r24
    15c4:	80 ef       	ldi	r24, 0xF0	; 240
    15c6:	90 e0       	ldi	r25, 0x00	; 0
    15c8:	dc 01       	movw	r26, r24
    15ca:	2c 91       	ld	r18, X
    15cc:	24 60       	ori	r18, 0x04	; 4
    15ce:	2c 93       	st	X, r18
          Can_set_rplv();
    15d0:	80 81       	ld	r24, Z
    15d2:	80 62       	ori	r24, 0x20	; 32
    15d4:	80 83       	st	Z, r24
          Can_set_idemsk();
    15d6:	da 01       	movw	r26, r20
    15d8:	8c 91       	ld	r24, X
    15da:	81 60       	ori	r24, 0x01	; 1
    15dc:	8c 93       	st	X, r24
          Can_config_rx();       
    15de:	80 81       	ld	r24, Z
    15e0:	8f 73       	andi	r24, 0x3F	; 63
    15e2:	80 83       	st	Z, r24
    15e4:	80 81       	ld	r24, Z
    15e6:	80 68       	ori	r24, 0x80	; 128
    15e8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15ea:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    15ec:	0a c0       	rjmp	.+20     	; 0x1602 <__stack+0x503>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    15ee:	f8 01       	movw	r30, r16
    15f0:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15f2:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    15f4:	06 c0       	rjmp	.+12     	; 0x1602 <__stack+0x503>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    15f6:	8f e1       	ldi	r24, 0x1F	; 31
    15f8:	d8 01       	movw	r26, r16
    15fa:	19 96       	adiw	r26, 0x09	; 9
    15fc:	8c 93       	st	X, r24
    15fe:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1600:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1602:	0f 90       	pop	r0
    1604:	0f 90       	pop	r0
    1606:	0f 90       	pop	r0
    1608:	0f 90       	pop	r0
    160a:	df 91       	pop	r29
    160c:	cf 91       	pop	r28
    160e:	1f 91       	pop	r17
    1610:	0f 91       	pop	r16
    1612:	08 95       	ret

00001614 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1614:	ef 92       	push	r14
    1616:	ff 92       	push	r15
    1618:	1f 93       	push	r17
    161a:	cf 93       	push	r28
    161c:	df 93       	push	r29
    161e:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1620:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1622:	88 23       	and	r24, r24
    1624:	09 f4       	brne	.+2      	; 0x1628 <can_get_status+0x14>
    1626:	96 c0       	rjmp	.+300    	; 0x1754 <can_get_status+0x140>
    1628:	8f 31       	cpi	r24, 0x1F	; 31
    162a:	09 f4       	brne	.+2      	; 0x162e <can_get_status+0x1a>
    162c:	95 c0       	rjmp	.+298    	; 0x1758 <can_get_status+0x144>
    162e:	8f 3f       	cpi	r24, 0xFF	; 255
    1630:	09 f4       	brne	.+2      	; 0x1634 <can_get_status+0x20>
    1632:	94 c0       	rjmp	.+296    	; 0x175c <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1634:	88 81       	ld	r24, Y
    1636:	82 95       	swap	r24
    1638:	80 7f       	andi	r24, 0xF0	; 240
    163a:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    163e:	0e 94 76 02 	call	0x4ec	; 0x4ec <can_get_mob_status>
    1642:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1644:	80 32       	cpi	r24, 0x20	; 32
    1646:	61 f0       	breq	.+24     	; 0x1660 <can_get_status+0x4c>
    1648:	81 32       	cpi	r24, 0x21	; 33
    164a:	20 f4       	brcc	.+8      	; 0x1654 <can_get_status+0x40>
    164c:	88 23       	and	r24, r24
    164e:	09 f4       	brne	.+2      	; 0x1652 <can_get_status+0x3e>
    1650:	87 c0       	rjmp	.+270    	; 0x1760 <can_get_status+0x14c>
    1652:	76 c0       	rjmp	.+236    	; 0x1740 <can_get_status+0x12c>
    1654:	80 34       	cpi	r24, 0x40	; 64
    1656:	09 f4       	brne	.+2      	; 0x165a <can_get_status+0x46>
    1658:	68 c0       	rjmp	.+208    	; 0x172a <can_get_status+0x116>
    165a:	80 3a       	cpi	r24, 0xA0	; 160
    165c:	09 f0       	breq	.+2      	; 0x1660 <can_get_status+0x4c>
    165e:	70 c0       	rjmp	.+224    	; 0x1740 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1660:	0f 2e       	mov	r0, r31
    1662:	ff ee       	ldi	r31, 0xEF	; 239
    1664:	ef 2e       	mov	r14, r31
    1666:	ff 24       	eor	r15, r15
    1668:	f0 2d       	mov	r31, r0
    166a:	f7 01       	movw	r30, r14
    166c:	80 81       	ld	r24, Z
    166e:	8f 70       	andi	r24, 0x0F	; 15
    1670:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1672:	8f 81       	ldd	r24, Y+7	; 0x07
    1674:	98 85       	ldd	r25, Y+8	; 0x08
    1676:	0e 94 89 02 	call	0x512	; 0x512 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    167a:	80 91 f0 00 	lds	r24, 0x00F0
    167e:	90 e0       	ldi	r25, 0x00	; 0
    1680:	84 70       	andi	r24, 0x04	; 4
    1682:	90 70       	andi	r25, 0x00	; 0
    1684:	95 95       	asr	r25
    1686:	87 95       	ror	r24
    1688:	95 95       	asr	r25
    168a:	87 95       	ror	r24
    168c:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    168e:	f7 01       	movw	r30, r14
    1690:	80 81       	ld	r24, Z
    1692:	84 ff       	sbrs	r24, 4
    1694:	2d c0       	rjmp	.+90     	; 0x16f0 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1696:	81 e0       	ldi	r24, 0x01	; 1
    1698:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    169a:	e3 ef       	ldi	r30, 0xF3	; 243
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	86 95       	lsr	r24
    16a2:	86 95       	lsr	r24
    16a4:	86 95       	lsr	r24
    16a6:	8d 83       	std	Y+5, r24	; 0x05
    16a8:	a2 ef       	ldi	r26, 0xF2	; 242
    16aa:	b0 e0       	ldi	r27, 0x00	; 0
    16ac:	8c 91       	ld	r24, X
    16ae:	90 81       	ld	r25, Z
    16b0:	92 95       	swap	r25
    16b2:	99 0f       	add	r25, r25
    16b4:	90 7e       	andi	r25, 0xE0	; 224
    16b6:	86 95       	lsr	r24
    16b8:	86 95       	lsr	r24
    16ba:	86 95       	lsr	r24
    16bc:	89 0f       	add	r24, r25
    16be:	8c 83       	std	Y+4, r24	; 0x04
    16c0:	e1 ef       	ldi	r30, 0xF1	; 241
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	80 81       	ld	r24, Z
    16c6:	9c 91       	ld	r25, X
    16c8:	92 95       	swap	r25
    16ca:	99 0f       	add	r25, r25
    16cc:	90 7e       	andi	r25, 0xE0	; 224
    16ce:	86 95       	lsr	r24
    16d0:	86 95       	lsr	r24
    16d2:	86 95       	lsr	r24
    16d4:	89 0f       	add	r24, r25
    16d6:	8b 83       	std	Y+3, r24	; 0x03
    16d8:	80 91 f0 00 	lds	r24, 0x00F0
    16dc:	90 81       	ld	r25, Z
    16de:	92 95       	swap	r25
    16e0:	99 0f       	add	r25, r25
    16e2:	90 7e       	andi	r25, 0xE0	; 224
    16e4:	86 95       	lsr	r24
    16e6:	86 95       	lsr	r24
    16e8:	86 95       	lsr	r24
    16ea:	89 0f       	add	r24, r25
    16ec:	8a 83       	std	Y+2, r24	; 0x02
    16ee:	13 c0       	rjmp	.+38     	; 0x1716 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    16f0:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    16f2:	e3 ef       	ldi	r30, 0xF3	; 243
    16f4:	f0 e0       	ldi	r31, 0x00	; 0
    16f6:	80 81       	ld	r24, Z
    16f8:	82 95       	swap	r24
    16fa:	86 95       	lsr	r24
    16fc:	87 70       	andi	r24, 0x07	; 7
    16fe:	8b 83       	std	Y+3, r24	; 0x03
    1700:	80 91 f2 00 	lds	r24, 0x00F2
    1704:	90 81       	ld	r25, Z
    1706:	99 0f       	add	r25, r25
    1708:	99 0f       	add	r25, r25
    170a:	99 0f       	add	r25, r25
    170c:	82 95       	swap	r24
    170e:	86 95       	lsr	r24
    1710:	87 70       	andi	r24, 0x07	; 7
    1712:	89 0f       	add	r24, r25
    1714:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1716:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1718:	ef ee       	ldi	r30, 0xEF	; 239
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	8f 73       	andi	r24, 0x3F	; 63
    1720:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1722:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1726:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1728:	1c c0       	rjmp	.+56     	; 0x1762 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    172a:	80 e4       	ldi	r24, 0x40	; 64
    172c:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    172e:	ef ee       	ldi	r30, 0xEF	; 239
    1730:	f0 e0       	ldi	r31, 0x00	; 0
    1732:	80 81       	ld	r24, Z
    1734:	8f 73       	andi	r24, 0x3F	; 63
    1736:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1738:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    173c:	80 e0       	ldi	r24, 0x00	; 0
            break;
    173e:	11 c0       	rjmp	.+34     	; 0x1762 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1740:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1742:	ef ee       	ldi	r30, 0xEF	; 239
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	8f 73       	andi	r24, 0x3F	; 63
    174a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    174c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1750:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1752:	07 c0       	rjmp	.+14     	; 0x1762 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1754:	82 e0       	ldi	r24, 0x02	; 2
    1756:	05 c0       	rjmp	.+10     	; 0x1762 <can_get_status+0x14e>
    1758:	82 e0       	ldi	r24, 0x02	; 2
    175a:	03 c0       	rjmp	.+6      	; 0x1762 <can_get_status+0x14e>
    175c:	82 e0       	ldi	r24, 0x02	; 2
    175e:	01 c0       	rjmp	.+2      	; 0x1762 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1760:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1762:	df 91       	pop	r29
    1764:	cf 91       	pop	r28
    1766:	1f 91       	pop	r17
    1768:	ff 90       	pop	r15
    176a:	ef 90       	pop	r14
    176c:	08 95       	ret

0000176e <display_test>:

void display_test(void){
	uint8_t test_data='A';	
	//SM1_SendBlock(&);
	
}
    176e:	08 95       	ret

00001770 <display_init>:


void display_init(void){
//	SM1_Enable();
	
}
    1770:	08 95       	ret

00001772 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    1772:	90 93 15 03 	sts	0x0315, r25
    1776:	80 93 14 03 	sts	0x0314, r24
	CheckWDT();
    177a:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <CheckWDT>
}
    177e:	08 95       	ret

00001780 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    1780:	e0 91 14 03 	lds	r30, 0x0314
    1784:	f0 91 15 03 	lds	r31, 0x0315
    1788:	90 81       	ld	r25, Z
    178a:	89 2b       	or	r24, r25
    178c:	80 83       	st	Z, r24
}
    178e:	08 95       	ret

00001790 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    1790:	e0 91 14 03 	lds	r30, 0x0314
    1794:	f0 91 15 03 	lds	r31, 0x0315
    1798:	10 82       	st	Z, r1
    179a:	08 95       	ret

0000179c <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    179c:	10 92 71 03 	sts	0x0371, r1
	event_queue_tail=0;
    17a0:	10 92 72 03 	sts	0x0372, r1
}
    17a4:	08 95       	ret

000017a6 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    17a6:	cf 93       	push	r28
    17a8:	df 93       	push	r29
    17aa:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    17ac:	c0 91 71 03 	lds	r28, 0x0371
    17b0:	d0 e0       	ldi	r29, 0x00	; 0
    17b2:	ce 01       	movw	r24, r28
    17b4:	01 96       	adiw	r24, 0x01	; 1
    17b6:	60 e1       	ldi	r22, 0x10	; 16
    17b8:	70 e0       	ldi	r23, 0x00	; 0
    17ba:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__divmodhi4>
    17be:	40 91 72 03 	lds	r20, 0x0372
    17c2:	50 e0       	ldi	r21, 0x00	; 0
    17c4:	84 17       	cp	r24, r20
    17c6:	95 07       	cpc	r25, r21
    17c8:	31 f0       	breq	.+12     	; 0x17d6 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    17ca:	cf 59       	subi	r28, 0x9F	; 159
    17cc:	dc 4f       	sbci	r29, 0xFC	; 252
    17ce:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    17d0:	80 93 71 03 	sts	0x0371, r24
    17d4:	03 c0       	rjmp	.+6      	; 0x17dc <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    17d6:	88 e0       	ldi	r24, 0x08	; 8
    17d8:	0e 94 c0 0b 	call	0x1780	; 0x1780 <AddError>
	}
}
    17dc:	df 91       	pop	r29
    17de:	cf 91       	pop	r28
    17e0:	08 95       	ret

000017e2 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    17e2:	80 91 72 03 	lds	r24, 0x0372
    17e6:	90 91 71 03 	lds	r25, 0x0371
    17ea:	98 17       	cp	r25, r24
    17ec:	31 f0       	breq	.+12     	; 0x17fa <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    17ee:	e1 e6       	ldi	r30, 0x61	; 97
    17f0:	f3 e0       	ldi	r31, 0x03	; 3
    17f2:	e8 0f       	add	r30, r24
    17f4:	f1 1d       	adc	r31, r1
    17f6:	80 81       	ld	r24, Z
    17f8:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    17fa:	8b e0       	ldi	r24, 0x0B	; 11
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    17fc:	08 95       	ret

000017fe <EventHandleEvent>:
	}
}
#endif

void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    17fe:	80 91 72 03 	lds	r24, 0x0372
    1802:	90 91 71 03 	lds	r25, 0x0371
    1806:	98 17       	cp	r25, r24
    1808:	41 f0       	breq	.+16     	; 0x181a <EventHandleEvent+0x1c>
			MCMRear();
		#endif
		#if MCM==MCM_HVBOX
			MCMHVBox();
		#endif
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    180a:	90 e0       	ldi	r25, 0x00	; 0
    180c:	01 96       	adiw	r24, 0x01	; 1
    180e:	60 e1       	ldi	r22, 0x10	; 16
    1810:	70 e0       	ldi	r23, 0x00	; 0
    1812:	0e 94 41 0e 	call	0x1c82	; 0x1c82 <__divmodhi4>
    1816:	80 93 72 03 	sts	0x0372, r24
    181a:	08 95       	ret

0000181c <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    181c:	8c 30       	cpi	r24, 0x0C	; 12
    181e:	08 f4       	brcc	.+2      	; 0x1822 <led_set+0x6>
	LED_PORT(led_id)|=(0x01)<<LED_PIN(led_id);
    1820:	5f 9a       	sbi	0x0b, 7	; 11
    1822:	08 95       	ret

00001824 <led_clear>:
}

void led_clear(uint8_t led_id){
	LED_PORT(led_id)|=(0x01)&LED_PIN(led_id);
    1824:	58 9a       	sbi	0x0b, 0	; 11
}
    1826:	08 95       	ret

00001828 <led_state_set>:
	}
	
}


void led_state_set(uint16_t led_new_state){
    1828:	ef 92       	push	r14
    182a:	ff 92       	push	r15
    182c:	0f 93       	push	r16
    182e:	1f 93       	push	r17
    1830:	cf 93       	push	r28
    1832:	df 93       	push	r29
    1834:	7c 01       	movw	r14, r24
    1836:	c0 e0       	ldi	r28, 0x00	; 0
    1838:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    183a:	01 e0       	ldi	r16, 0x01	; 1
    183c:	10 e0       	ldi	r17, 0x00	; 0
	}
	
}


void led_state_set(uint16_t led_new_state){
    183e:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1840:	98 01       	movw	r18, r16
    1842:	0c 2e       	mov	r0, r28
    1844:	02 c0       	rjmp	.+4      	; 0x184a <led_state_set+0x22>
    1846:	22 0f       	add	r18, r18
    1848:	33 1f       	adc	r19, r19
    184a:	0a 94       	dec	r0
    184c:	e2 f7       	brpl	.-8      	; 0x1846 <led_state_set+0x1e>
    184e:	2e 21       	and	r18, r14
    1850:	3f 21       	and	r19, r15
    1852:	21 15       	cp	r18, r1
    1854:	31 05       	cpc	r19, r1
    1856:	11 f0       	breq	.+4      	; 0x185c <led_state_set+0x34>
			led_set(i);
    1858:	0e 94 0e 0c 	call	0x181c	; 0x181c <led_set>
    185c:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    185e:	cb 30       	cpi	r28, 0x0B	; 11
    1860:	d1 05       	cpc	r29, r1
    1862:	69 f7       	brne	.-38     	; 0x183e <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
	
}
    1864:	df 91       	pop	r29
    1866:	cf 91       	pop	r28
    1868:	1f 91       	pop	r17
    186a:	0f 91       	pop	r16
    186c:	ff 90       	pop	r15
    186e:	ef 90       	pop	r14
    1870:	08 95       	ret

00001872 <led_init>:
#include <avr/io.h>


#include "../includes/Led.h"

void led_init(void){
    1872:	8b e0       	ldi	r24, 0x0B	; 11
	
	uint8_t i;

	for(i=0;i<LED_NUMBER;i++){
		/* set data direction to output*/
		LED_DD(i)|=(0x01)<<LED_PIN(i);
    1874:	57 9a       	sbi	0x0a, 7	; 10
		/* turn on led */
		LED_PORT(i)|=(0x01)<<LED_PIN(i);
    1876:	5f 9a       	sbi	0x0b, 7	; 11
    1878:	81 50       	subi	r24, 0x01	; 1
void led_init(void){
	
	
	uint8_t i;

	for(i=0;i<LED_NUMBER;i++){
    187a:	e1 f7       	brne	.-8      	; 0x1874 <led_init+0x2>
		/* turn on led */
		LED_PORT(i)|=(0x01)<<LED_PIN(i);
	}


	led_state=0xFFFF;
    187c:	8f ef       	ldi	r24, 0xFF	; 255
    187e:	9f ef       	ldi	r25, 0xFF	; 255
    1880:	90 93 74 03 	sts	0x0374, r25
    1884:	80 93 73 03 	sts	0x0373, r24
	led_state_set(led_state);
    1888:	0e 94 14 0c 	call	0x1828	; 0x1828 <led_state_set>
	
}
    188c:	08 95       	ret

0000188e <led_is_set>:
		}
	return led_state;
}

uint8_t led_is_set(uint8_t led_id){
	return (uint8_t) LED_PORT(led_id)&((0x01)<<LED_PIN(led_id));
    188e:	8b b1       	in	r24, 0x0b	; 11
}
    1890:	80 78       	andi	r24, 0x80	; 128
    1892:	08 95       	ret

00001894 <led_state_return>:
		}
	}
	
}

uint16_t led_state_return(void){
    1894:	0f 93       	push	r16
    1896:	1f 93       	push	r17
    1898:	cf 93       	push	r28
    189a:	df 93       	push	r29
    189c:	c0 e0       	ldi	r28, 0x00	; 0
    189e:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    18a0:	8c 2f       	mov	r24, r28
    18a2:	0e 94 47 0c 	call	0x188e	; 0x188e <led_is_set>
    18a6:	90 e0       	ldi	r25, 0x00	; 0
    18a8:	0c 2e       	mov	r0, r28
    18aa:	02 c0       	rjmp	.+4      	; 0x18b0 <led_state_return+0x1c>
    18ac:	88 0f       	add	r24, r24
    18ae:	99 1f       	adc	r25, r25
    18b0:	0a 94       	dec	r0
    18b2:	e2 f7       	brpl	.-8      	; 0x18ac <led_state_return+0x18>
    18b4:	08 2b       	or	r16, r24
    18b6:	19 2b       	or	r17, r25
    18b8:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    18ba:	cb 30       	cpi	r28, 0x0B	; 11
    18bc:	d1 05       	cpc	r29, r1
    18be:	81 f7       	brne	.-32     	; 0x18a0 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    18c0:	80 2f       	mov	r24, r16
    18c2:	91 2f       	mov	r25, r17
    18c4:	df 91       	pop	r29
    18c6:	cf 91       	pop	r28
    18c8:	1f 91       	pop	r17
    18ca:	0f 91       	pop	r16
    18cc:	08 95       	ret

000018ce <led_toggle>:
void led_clear(uint8_t led_id){
	LED_PORT(led_id)|=(0x01)&LED_PIN(led_id);
}


void led_toggle(uint8_t led_id){
    18ce:	cf 93       	push	r28
    18d0:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    18d2:	0e 94 47 0c 	call	0x188e	; 0x188e <led_is_set>
    18d6:	88 23       	and	r24, r24
    18d8:	21 f0       	breq	.+8      	; 0x18e2 <led_toggle+0x14>
		led_clear(led_id);
    18da:	8c 2f       	mov	r24, r28
    18dc:	0e 94 12 0c 	call	0x1824	; 0x1824 <led_clear>
    18e0:	03 c0       	rjmp	.+6      	; 0x18e8 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    18e2:	8c 2f       	mov	r24, r28
    18e4:	0e 94 0e 0c 	call	0x181c	; 0x181c <led_set>
	}
	
}
    18e8:	cf 91       	pop	r28
    18ea:	08 95       	ret

000018ec <main_init>:
#include "../includes/GlobalIncludes.h"


void main_init(){
	//LED
	DDRA=DDRA|0x08;
    18ec:	0b 9a       	sbi	0x01, 3	; 1
	PORTA=PORTA&(~0x08);
    18ee:	13 98       	cbi	0x02, 3	; 2
	DDRE|=IO_PORTE_OR;
	DDRE&=IO_PORTE_AND;
	PORTE&=(~IO_PORTE_OR);
	#endif
	
	CANInit();
    18f0:	0e 94 44 01 	call	0x288	; 0x288 <CANInit>
	#if HAS_200HZ|HAS_100HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
	#endif

	#if HAS_10HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    18f4:	83 e0       	ldi	r24, 0x03	; 3
    18f6:	60 e0       	ldi	r22, 0x00	; 0
    18f8:	0e 94 c6 0d 	call	0x1b8c	; 0x1b8c <Timer3_init>
	#if HAS_100HZ
	TIMER_Timer1_OCR1B_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    18fc:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TIMER_Timer3_OCR3A_on>
	DDRF=0x00;
	PORTF=0x00;
	ADInit(MCM_ADC_PRESCALER, TRUE);
	#endif
	
	InitWDT();
    1900:	0e 94 2b 0e 	call	0x1c56	; 0x1c56 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    1904:	80 e0       	ldi	r24, 0x00	; 0
    1906:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
	
		
}
    190a:	08 95       	ret

0000190c <main_deinit>:

void main_deinit(){
	
}
    190c:	08 95       	ret

0000190e <__vector_12>:


/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */
ISR(TIMER1_COMPA_vect){
    190e:	1f 92       	push	r1
    1910:	0f 92       	push	r0
    1912:	0f b6       	in	r0, 0x3f	; 63
    1914:	0f 92       	push	r0
    1916:	0b b6       	in	r0, 0x3b	; 59
    1918:	0f 92       	push	r0
    191a:	11 24       	eor	r1, r1
    191c:	2f 93       	push	r18
    191e:	3f 93       	push	r19
    1920:	4f 93       	push	r20
    1922:	5f 93       	push	r21
    1924:	6f 93       	push	r22
    1926:	7f 93       	push	r23
    1928:	8f 93       	push	r24
    192a:	9f 93       	push	r25
    192c:	af 93       	push	r26
    192e:	bf 93       	push	r27
    1930:	ef 93       	push	r30
    1932:	ff 93       	push	r31
	OCR1A = OCR1A_PERIOD_CNT + OCR1A;
    1934:	e8 e8       	ldi	r30, 0x88	; 136
    1936:	f0 e0       	ldi	r31, 0x00	; 0
    1938:	80 81       	ld	r24, Z
    193a:	91 81       	ldd	r25, Z+1	; 0x01
    193c:	80 5f       	subi	r24, 0xF0	; 240
    193e:	98 4d       	sbci	r25, 0xD8	; 216
    1940:	91 83       	std	Z+1, r25	; 0x01
    1942:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    1944:	81 e0       	ldi	r24, 0x01	; 1
    1946:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
	return;
}
    194a:	ff 91       	pop	r31
    194c:	ef 91       	pop	r30
    194e:	bf 91       	pop	r27
    1950:	af 91       	pop	r26
    1952:	9f 91       	pop	r25
    1954:	8f 91       	pop	r24
    1956:	7f 91       	pop	r23
    1958:	6f 91       	pop	r22
    195a:	5f 91       	pop	r21
    195c:	4f 91       	pop	r20
    195e:	3f 91       	pop	r19
    1960:	2f 91       	pop	r18
    1962:	0f 90       	pop	r0
    1964:	0b be       	out	0x3b, r0	; 59
    1966:	0f 90       	pop	r0
    1968:	0f be       	out	0x3f, r0	; 63
    196a:	0f 90       	pop	r0
    196c:	1f 90       	pop	r1
    196e:	18 95       	reti

00001970 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1970:	1f 92       	push	r1
    1972:	0f 92       	push	r0
    1974:	0f b6       	in	r0, 0x3f	; 63
    1976:	0f 92       	push	r0
    1978:	0b b6       	in	r0, 0x3b	; 59
    197a:	0f 92       	push	r0
    197c:	11 24       	eor	r1, r1
    197e:	2f 93       	push	r18
    1980:	3f 93       	push	r19
    1982:	4f 93       	push	r20
    1984:	5f 93       	push	r21
    1986:	6f 93       	push	r22
    1988:	7f 93       	push	r23
    198a:	8f 93       	push	r24
    198c:	9f 93       	push	r25
    198e:	af 93       	push	r26
    1990:	bf 93       	push	r27
    1992:	ef 93       	push	r30
    1994:	ff 93       	push	r31
	OCR1B = OCR1B_PERIOD_CNT + OCR1B;
    1996:	ea e8       	ldi	r30, 0x8A	; 138
    1998:	f0 e0       	ldi	r31, 0x00	; 0
    199a:	80 81       	ld	r24, Z
    199c:	91 81       	ldd	r25, Z+1	; 0x01
    199e:	80 5e       	subi	r24, 0xE0	; 224
    19a0:	91 4b       	sbci	r25, 0xB1	; 177
    19a2:	91 83       	std	Z+1, r25	; 0x01
    19a4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_100HZ);
    19a6:	82 e0       	ldi	r24, 0x02	; 2
    19a8:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
	return;
}
    19ac:	ff 91       	pop	r31
    19ae:	ef 91       	pop	r30
    19b0:	bf 91       	pop	r27
    19b2:	af 91       	pop	r26
    19b4:	9f 91       	pop	r25
    19b6:	8f 91       	pop	r24
    19b8:	7f 91       	pop	r23
    19ba:	6f 91       	pop	r22
    19bc:	5f 91       	pop	r21
    19be:	4f 91       	pop	r20
    19c0:	3f 91       	pop	r19
    19c2:	2f 91       	pop	r18
    19c4:	0f 90       	pop	r0
    19c6:	0b be       	out	0x3b, r0	; 59
    19c8:	0f 90       	pop	r0
    19ca:	0f be       	out	0x3f, r0	; 63
    19cc:	0f 90       	pop	r0
    19ce:	1f 90       	pop	r1
    19d0:	18 95       	reti

000019d2 <__vector_14>:

ISR(TIMER1_COMPC_vect){
    19d2:	1f 92       	push	r1
    19d4:	0f 92       	push	r0
    19d6:	0f b6       	in	r0, 0x3f	; 63
    19d8:	0f 92       	push	r0
    19da:	0b b6       	in	r0, 0x3b	; 59
    19dc:	0f 92       	push	r0
    19de:	11 24       	eor	r1, r1
    19e0:	2f 93       	push	r18
    19e2:	3f 93       	push	r19
    19e4:	4f 93       	push	r20
    19e6:	5f 93       	push	r21
    19e8:	6f 93       	push	r22
    19ea:	7f 93       	push	r23
    19ec:	8f 93       	push	r24
    19ee:	9f 93       	push	r25
    19f0:	af 93       	push	r26
    19f2:	bf 93       	push	r27
    19f4:	ef 93       	push	r30
    19f6:	ff 93       	push	r31
	OCR1C = OCR1C_PERIOD_CNT + OCR1C;
    19f8:	ec e8       	ldi	r30, 0x8C	; 140
    19fa:	f0 e0       	ldi	r31, 0x00	; 0
    19fc:	80 81       	ld	r24, Z
    19fe:	91 81       	ldd	r25, Z+1	; 0x01
    1a00:	80 5c       	subi	r24, 0xC0	; 192
    1a02:	93 46       	sbci	r25, 0x63	; 99
    1a04:	91 83       	std	Z+1, r25	; 0x01
    1a06:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    1a08:	83 e0       	ldi	r24, 0x03	; 3
    1a0a:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
	return;
}
    1a0e:	ff 91       	pop	r31
    1a10:	ef 91       	pop	r30
    1a12:	bf 91       	pop	r27
    1a14:	af 91       	pop	r26
    1a16:	9f 91       	pop	r25
    1a18:	8f 91       	pop	r24
    1a1a:	7f 91       	pop	r23
    1a1c:	6f 91       	pop	r22
    1a1e:	5f 91       	pop	r21
    1a20:	4f 91       	pop	r20
    1a22:	3f 91       	pop	r19
    1a24:	2f 91       	pop	r18
    1a26:	0f 90       	pop	r0
    1a28:	0b be       	out	0x3b, r0	; 59
    1a2a:	0f 90       	pop	r0
    1a2c:	0f be       	out	0x3f, r0	; 63
    1a2e:	0f 90       	pop	r0
    1a30:	1f 90       	pop	r1
    1a32:	18 95       	reti

00001a34 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1a34:	1f 92       	push	r1
    1a36:	0f 92       	push	r0
    1a38:	0f b6       	in	r0, 0x3f	; 63
    1a3a:	0f 92       	push	r0
    1a3c:	0b b6       	in	r0, 0x3b	; 59
    1a3e:	0f 92       	push	r0
    1a40:	11 24       	eor	r1, r1
    1a42:	2f 93       	push	r18
    1a44:	3f 93       	push	r19
    1a46:	4f 93       	push	r20
    1a48:	5f 93       	push	r21
    1a4a:	6f 93       	push	r22
    1a4c:	7f 93       	push	r23
    1a4e:	8f 93       	push	r24
    1a50:	9f 93       	push	r25
    1a52:	af 93       	push	r26
    1a54:	bf 93       	push	r27
    1a56:	ef 93       	push	r30
    1a58:	ff 93       	push	r31
	OCR3A = OCR3A_PERIOD_CNT + OCR3A;
    1a5a:	e8 e9       	ldi	r30, 0x98	; 152
    1a5c:	f0 e0       	ldi	r31, 0x00	; 0
    1a5e:	80 81       	ld	r24, Z
    1a60:	91 81       	ldd	r25, Z+1	; 0x01
    1a62:	88 55       	subi	r24, 0x58	; 88
    1a64:	9e 49       	sbci	r25, 0x9E	; 158
    1a66:	91 83       	std	Z+1, r25	; 0x01
    1a68:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1a6a:	84 e0       	ldi	r24, 0x04	; 4
    1a6c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
	return;
}
    1a70:	ff 91       	pop	r31
    1a72:	ef 91       	pop	r30
    1a74:	bf 91       	pop	r27
    1a76:	af 91       	pop	r26
    1a78:	9f 91       	pop	r25
    1a7a:	8f 91       	pop	r24
    1a7c:	7f 91       	pop	r23
    1a7e:	6f 91       	pop	r22
    1a80:	5f 91       	pop	r21
    1a82:	4f 91       	pop	r20
    1a84:	3f 91       	pop	r19
    1a86:	2f 91       	pop	r18
    1a88:	0f 90       	pop	r0
    1a8a:	0b be       	out	0x3b, r0	; 59
    1a8c:	0f 90       	pop	r0
    1a8e:	0f be       	out	0x3f, r0	; 63
    1a90:	0f 90       	pop	r0
    1a92:	1f 90       	pop	r1
    1a94:	18 95       	reti

00001a96 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1a96:	1f 92       	push	r1
    1a98:	0f 92       	push	r0
    1a9a:	0f b6       	in	r0, 0x3f	; 63
    1a9c:	0f 92       	push	r0
    1a9e:	0b b6       	in	r0, 0x3b	; 59
    1aa0:	0f 92       	push	r0
    1aa2:	11 24       	eor	r1, r1
    1aa4:	2f 93       	push	r18
    1aa6:	3f 93       	push	r19
    1aa8:	4f 93       	push	r20
    1aaa:	5f 93       	push	r21
    1aac:	6f 93       	push	r22
    1aae:	7f 93       	push	r23
    1ab0:	8f 93       	push	r24
    1ab2:	9f 93       	push	r25
    1ab4:	af 93       	push	r26
    1ab6:	bf 93       	push	r27
    1ab8:	ef 93       	push	r30
    1aba:	ff 93       	push	r31
	OCR3B = OCR3B_PERIOD_CNT + OCR3B;
    1abc:	ea e9       	ldi	r30, 0x9A	; 154
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	80 81       	ld	r24, Z
    1ac2:	91 81       	ldd	r25, Z+1	; 0x01
    1ac4:	80 5b       	subi	r24, 0xB0	; 176
    1ac6:	9c 43       	sbci	r25, 0x3C	; 60
    1ac8:	91 83       	std	Z+1, r25	; 0x01
    1aca:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1acc:	85 e0       	ldi	r24, 0x05	; 5
    1ace:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
	return;
}
    1ad2:	ff 91       	pop	r31
    1ad4:	ef 91       	pop	r30
    1ad6:	bf 91       	pop	r27
    1ad8:	af 91       	pop	r26
    1ada:	9f 91       	pop	r25
    1adc:	8f 91       	pop	r24
    1ade:	7f 91       	pop	r23
    1ae0:	6f 91       	pop	r22
    1ae2:	5f 91       	pop	r21
    1ae4:	4f 91       	pop	r20
    1ae6:	3f 91       	pop	r19
    1ae8:	2f 91       	pop	r18
    1aea:	0f 90       	pop	r0
    1aec:	0b be       	out	0x3b, r0	; 59
    1aee:	0f 90       	pop	r0
    1af0:	0f be       	out	0x3f, r0	; 63
    1af2:	0f 90       	pop	r0
    1af4:	1f 90       	pop	r1
    1af6:	18 95       	reti

00001af8 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1af8:	1f 92       	push	r1
    1afa:	0f 92       	push	r0
    1afc:	0f b6       	in	r0, 0x3f	; 63
    1afe:	0f 92       	push	r0
    1b00:	0b b6       	in	r0, 0x3b	; 59
    1b02:	0f 92       	push	r0
    1b04:	11 24       	eor	r1, r1
    1b06:	2f 93       	push	r18
    1b08:	3f 93       	push	r19
    1b0a:	4f 93       	push	r20
    1b0c:	5f 93       	push	r21
    1b0e:	6f 93       	push	r22
    1b10:	7f 93       	push	r23
    1b12:	8f 93       	push	r24
    1b14:	9f 93       	push	r25
    1b16:	af 93       	push	r26
    1b18:	bf 93       	push	r27
    1b1a:	ef 93       	push	r30
    1b1c:	ff 93       	push	r31
	OCR3C = OCR3C_PERIOD_CNT + OCR3C;
    1b1e:	ec e9       	ldi	r30, 0x9C	; 156
    1b20:	f0 e0       	ldi	r31, 0x00	; 0
    1b22:	80 81       	ld	r24, Z
    1b24:	91 81       	ldd	r25, Z+1	; 0x01
    1b26:	8c 5d       	subi	r24, 0xDC	; 220
    1b28:	9b 40       	sbci	r25, 0x0B	; 11
    1b2a:	91 83       	std	Z+1, r25	; 0x01
    1b2c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1b2e:	86 e0       	ldi	r24, 0x06	; 6
    1b30:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <EventAddEvent>
	return;
}
    1b34:	ff 91       	pop	r31
    1b36:	ef 91       	pop	r30
    1b38:	bf 91       	pop	r27
    1b3a:	af 91       	pop	r26
    1b3c:	9f 91       	pop	r25
    1b3e:	8f 91       	pop	r24
    1b40:	7f 91       	pop	r23
    1b42:	6f 91       	pop	r22
    1b44:	5f 91       	pop	r21
    1b46:	4f 91       	pop	r20
    1b48:	3f 91       	pop	r19
    1b4a:	2f 91       	pop	r18
    1b4c:	0f 90       	pop	r0
    1b4e:	0b be       	out	0x3b, r0	; 59
    1b50:	0f 90       	pop	r0
    1b52:	0f be       	out	0x3f, r0	; 63
    1b54:	0f 90       	pop	r0
    1b56:	1f 90       	pop	r1
    1b58:	18 95       	reti

00001b5a <__vector_15>:

ISR(TIMER1_OVF_vect){}
    1b5a:	1f 92       	push	r1
    1b5c:	0f 92       	push	r0
    1b5e:	0f b6       	in	r0, 0x3f	; 63
    1b60:	0f 92       	push	r0
    1b62:	11 24       	eor	r1, r1
    1b64:	0f 90       	pop	r0
    1b66:	0f be       	out	0x3f, r0	; 63
    1b68:	0f 90       	pop	r0
    1b6a:	1f 90       	pop	r1
    1b6c:	18 95       	reti

00001b6e <__vector_31>:

ISR(TIMER3_OVF_vect){}
    1b6e:	1f 92       	push	r1
    1b70:	0f 92       	push	r0
    1b72:	0f b6       	in	r0, 0x3f	; 63
    1b74:	0f 92       	push	r0
    1b76:	11 24       	eor	r1, r1
    1b78:	0f 90       	pop	r0
    1b7a:	0f be       	out	0x3f, r0	; 63
    1b7c:	0f 90       	pop	r0
    1b7e:	1f 90       	pop	r1
    1b80:	18 95       	reti

00001b82 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    1b82:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow << TOIE1);
    1b86:	60 93 6f 00 	sts	0x006F, r22
}
    1b8a:	08 95       	ret

00001b8c <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    1b8c:	80 93 91 00 	sts	0x0091, r24
	
	TIMSK3 = (interruptOverflow << TOIE3);
    1b90:	60 93 71 00 	sts	0x0071, r22
}
    1b94:	08 95       	ret

00001b96 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    1b96:	80 91 84 00 	lds	r24, 0x0084
    1b9a:	90 91 85 00 	lds	r25, 0x0085
    1b9e:	80 5f       	subi	r24, 0xF0	; 240
    1ba0:	98 4d       	sbci	r25, 0xD8	; 216
    1ba2:	90 93 89 00 	sts	0x0089, r25
    1ba6:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    1baa:	ef e6       	ldi	r30, 0x6F	; 111
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	80 81       	ld	r24, Z
    1bb0:	82 60       	ori	r24, 0x02	; 2
    1bb2:	80 83       	st	Z, r24
}
    1bb4:	08 95       	ret

00001bb6 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    1bb6:	80 91 84 00 	lds	r24, 0x0084
    1bba:	90 91 85 00 	lds	r25, 0x0085
    1bbe:	80 5e       	subi	r24, 0xE0	; 224
    1bc0:	91 4b       	sbci	r25, 0xB1	; 177
    1bc2:	90 93 8b 00 	sts	0x008B, r25
    1bc6:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    1bca:	ef e6       	ldi	r30, 0x6F	; 111
    1bcc:	f0 e0       	ldi	r31, 0x00	; 0
    1bce:	80 81       	ld	r24, Z
    1bd0:	84 60       	ori	r24, 0x04	; 4
    1bd2:	80 83       	st	Z, r24
}
    1bd4:	08 95       	ret

00001bd6 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    1bd6:	80 91 84 00 	lds	r24, 0x0084
    1bda:	90 91 85 00 	lds	r25, 0x0085
    1bde:	80 5c       	subi	r24, 0xC0	; 192
    1be0:	93 46       	sbci	r25, 0x63	; 99
    1be2:	90 93 8d 00 	sts	0x008D, r25
    1be6:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    1bea:	ef e6       	ldi	r30, 0x6F	; 111
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	88 60       	ori	r24, 0x08	; 8
    1bf2:	80 83       	st	Z, r24
}
    1bf4:	08 95       	ret

00001bf6 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    1bf6:	80 91 94 00 	lds	r24, 0x0094
    1bfa:	90 91 95 00 	lds	r25, 0x0095
    1bfe:	88 55       	subi	r24, 0x58	; 88
    1c00:	9e 49       	sbci	r25, 0x9E	; 158
    1c02:	90 93 99 00 	sts	0x0099, r25
    1c06:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    1c0a:	e1 e7       	ldi	r30, 0x71	; 113
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	80 81       	ld	r24, Z
    1c10:	82 60       	ori	r24, 0x02	; 2
    1c12:	80 83       	st	Z, r24
}
    1c14:	08 95       	ret

00001c16 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    1c16:	80 91 94 00 	lds	r24, 0x0094
    1c1a:	90 91 95 00 	lds	r25, 0x0095
    1c1e:	80 5b       	subi	r24, 0xB0	; 176
    1c20:	9c 43       	sbci	r25, 0x3C	; 60
    1c22:	90 93 9b 00 	sts	0x009B, r25
    1c26:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    1c2a:	e1 e7       	ldi	r30, 0x71	; 113
    1c2c:	f0 e0       	ldi	r31, 0x00	; 0
    1c2e:	80 81       	ld	r24, Z
    1c30:	84 60       	ori	r24, 0x04	; 4
    1c32:	80 83       	st	Z, r24
}
    1c34:	08 95       	ret

00001c36 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    1c36:	80 91 94 00 	lds	r24, 0x0094
    1c3a:	90 91 95 00 	lds	r25, 0x0095
    1c3e:	8c 5d       	subi	r24, 0xDC	; 220
    1c40:	9b 40       	sbci	r25, 0x0B	; 11
    1c42:	90 93 9d 00 	sts	0x009D, r25
    1c46:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    1c4a:	e1 e7       	ldi	r30, 0x71	; 113
    1c4c:	f0 e0       	ldi	r31, 0x00	; 0
    1c4e:	80 81       	ld	r24, Z
    1c50:	88 60       	ori	r24, 0x08	; 8
    1c52:	80 83       	st	Z, r24
    1c54:	08 95       	ret

00001c56 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    1c56:	2b e0       	ldi	r18, 0x0B	; 11
    1c58:	88 e1       	ldi	r24, 0x18	; 24
    1c5a:	90 e0       	ldi	r25, 0x00	; 0
    1c5c:	0f b6       	in	r0, 0x3f	; 63
    1c5e:	f8 94       	cli
    1c60:	a8 95       	wdr
    1c62:	80 93 60 00 	sts	0x0060, r24
    1c66:	0f be       	out	0x3f, r0	; 63
    1c68:	20 93 60 00 	sts	0x0060, r18
}
    1c6c:	08 95       	ret

00001c6e <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    1c6e:	04 b6       	in	r0, 0x34	; 52
    1c70:	03 fe       	sbrs	r0, 3
    1c72:	06 c0       	rjmp	.+12     	; 0x1c80 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    1c74:	84 b7       	in	r24, 0x34	; 52
    1c76:	87 7f       	andi	r24, 0xF7	; 247
    1c78:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    1c7a:	80 e1       	ldi	r24, 0x10	; 16
    1c7c:	0e 94 c0 0b 	call	0x1780	; 0x1780 <AddError>
	}
}
    1c80:	08 95       	ret

00001c82 <__divmodhi4>:
    1c82:	97 fb       	bst	r25, 7
    1c84:	09 2e       	mov	r0, r25
    1c86:	07 26       	eor	r0, r23
    1c88:	0a d0       	rcall	.+20     	; 0x1c9e <__divmodhi4_neg1>
    1c8a:	77 fd       	sbrc	r23, 7
    1c8c:	04 d0       	rcall	.+8      	; 0x1c96 <__divmodhi4_neg2>
    1c8e:	0c d0       	rcall	.+24     	; 0x1ca8 <__udivmodhi4>
    1c90:	06 d0       	rcall	.+12     	; 0x1c9e <__divmodhi4_neg1>
    1c92:	00 20       	and	r0, r0
    1c94:	1a f4       	brpl	.+6      	; 0x1c9c <__divmodhi4_exit>

00001c96 <__divmodhi4_neg2>:
    1c96:	70 95       	com	r23
    1c98:	61 95       	neg	r22
    1c9a:	7f 4f       	sbci	r23, 0xFF	; 255

00001c9c <__divmodhi4_exit>:
    1c9c:	08 95       	ret

00001c9e <__divmodhi4_neg1>:
    1c9e:	f6 f7       	brtc	.-4      	; 0x1c9c <__divmodhi4_exit>
    1ca0:	90 95       	com	r25
    1ca2:	81 95       	neg	r24
    1ca4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ca6:	08 95       	ret

00001ca8 <__udivmodhi4>:
    1ca8:	aa 1b       	sub	r26, r26
    1caa:	bb 1b       	sub	r27, r27
    1cac:	51 e1       	ldi	r21, 0x11	; 17
    1cae:	07 c0       	rjmp	.+14     	; 0x1cbe <__udivmodhi4_ep>

00001cb0 <__udivmodhi4_loop>:
    1cb0:	aa 1f       	adc	r26, r26
    1cb2:	bb 1f       	adc	r27, r27
    1cb4:	a6 17       	cp	r26, r22
    1cb6:	b7 07       	cpc	r27, r23
    1cb8:	10 f0       	brcs	.+4      	; 0x1cbe <__udivmodhi4_ep>
    1cba:	a6 1b       	sub	r26, r22
    1cbc:	b7 0b       	sbc	r27, r23

00001cbe <__udivmodhi4_ep>:
    1cbe:	88 1f       	adc	r24, r24
    1cc0:	99 1f       	adc	r25, r25
    1cc2:	5a 95       	dec	r21
    1cc4:	a9 f7       	brne	.-22     	; 0x1cb0 <__udivmodhi4_loop>
    1cc6:	80 95       	com	r24
    1cc8:	90 95       	com	r25
    1cca:	bc 01       	movw	r22, r24
    1ccc:	cd 01       	movw	r24, r26
    1cce:	08 95       	ret

00001cd0 <_exit>:
    1cd0:	f8 94       	cli

00001cd2 <__stop_program>:
    1cd2:	ff cf       	rjmp	.-2      	; 0x1cd2 <__stop_program>
