gtwizard_0_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v,
gtwizard_0_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v,
gtwizard_0_init.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v,
gtwizard_0_gt.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v,
gtwizard_0_multi_gt.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v,
gtwizard_0_gtrxreset_seq.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_gtrxreset_seq.v,
gtwizard_0_rxpmarst_seq.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxpmarst_seq.v,
gtwizard_0_rxrate_seq.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxrate_seq.v,
gtwizard_0_sync_block.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v,
gtwizard_0.v,verilog,xil_defaultlib,../../../../Tet_MIG.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
