VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2024-06-08T19:53:44
Compiler: GNU 9.4.0 on Linux-5.15.0-107-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/ljw/VTR/vtr-verilog-to-routing/vpr/vpr /home/ljw/VTR/vtr-verilog-to-routing/vtr_flow/arch/timing/soft_fpu_arch_timing_chain.xml stereovision0 --circuit_file stereovision0.pre-vpr.blif --route_chan_width 200 --analysis --disp on


Architecture file: /home/ljw/VTR/vtr-verilog-to-routing/vtr_flow/arch/timing/soft_fpu_arch_timing_chain.xml
Circuit name: stereovision0

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 14.5 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: stereovision0.net
Circuit placement file: stereovision0.place
Circuit routing file: stereovision0.route
Circuit SDC file: stereovision0.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.00 seconds (max_rss 16.4 MiB, delta_rss +0.0 MiB)
Circuit file: stereovision0.pre-vpr.blif
# Load circuit
Found constant-one generator 'offchip_sram_oe~1'
Found constant-zero generator 'offchip_sram_addr~18'
Found constant-zero generator 'offchip_sram_addr~17'
Found constant-zero generator 'depth_out~15'
Found constant-zero generator 'depth_out~14'
Found constant-zero generator 'depth_out~13'
Found constant-zero generator 'depth_out~12'
Found constant-zero generator 'depth_out~11'
Found constant-zero generator 'depth_out~10'
Found constant-zero generator 'depth_out~9'
Found constant-zero generator 'depth_out~8'
Found constant-zero generator 'tm3_vidout_blue~1'
Found constant-zero generator 'tm3_vidout_blue~0'
Found constant-zero generator 'tm3_vidout_green~1'
Found constant-zero generator 'tm3_vidout_green~0'
Found constant-zero generator 'gnd'
Found constant-one generator 'vcc'
Found constant-zero generator 'unconn'
# Load circuit took 0.18 seconds (max_rss 67.7 MiB, delta_rss +51.3 MiB)
# Clean circuit
Absorbed 8953 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  510 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 666
Swept block(s)      : 0
Constant Pins Marked: 510
# Clean circuit took 0.02 seconds (max_rss 67.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.03 seconds (max_rss 67.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 67.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 21706
    .input :     169
    .latch :   11497
    .output:     197
    0-LUT  :      17
    4-LUT  :    7103
    adder  :    2723
  Nets  : 23566
    Avg Fanout:     2.2
    Max Fanout: 11497.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 76554
  Timing Graph Edges: 111884
  Timing Graph Levels: 34
# Build Timing Graph took 0.08 seconds (max_rss 69.5 MiB, delta_rss +1.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'tm3_clk_v0' Fanout: 11497 pins (15.0%), 11497 blocks (53.0%)
# Load Timing Constraints

SDC file 'stereovision0.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'tm3_clk_v0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'tm3_clk_v0' Source: 'tm3_clk_v0.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 69.5 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'stereovision0.net'.
Detected 17 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.958013 seconds).
Warning 2: Treated 17 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.98 seconds (max_rss 182.8 MiB, delta_rss +113.3 MiB)
Warning 3: Netlist contains 809 global net to non-global architecture pin connections
Warning 4: Logic block #2975 (offchip_sram_oe~1) has only 1 output pin 'offchip_sram_oe~1.O[0]'. It may be a constant generator.
Warning 5: Logic block #2976 (offchip_sram_addr~18) has only 1 output pin 'offchip_sram_addr~18.O[0]'. It may be a constant generator.
Warning 6: Logic block #2977 (offchip_sram_addr~17) has only 1 output pin 'offchip_sram_addr~17.O[0]'. It may be a constant generator.
Warning 7: Logic block #2978 (depth_out~15) has only 1 output pin 'depth_out~15.O[0]'. It may be a constant generator.
Warning 8: Logic block #2979 (depth_out~14) has only 1 output pin 'depth_out~14.O[0]'. It may be a constant generator.
Warning 9: Logic block #2980 (depth_out~13) has only 1 output pin 'depth_out~13.O[0]'. It may be a constant generator.
Warning 10: Logic block #2981 (depth_out~12) has only 1 output pin 'depth_out~12.O[0]'. It may be a constant generator.
Warning 11: Logic block #2982 (depth_out~11) has only 1 output pin 'depth_out~11.O[0]'. It may be a constant generator.
Warning 12: Logic block #2983 (depth_out~10) has only 1 output pin 'depth_out~10.O[0]'. It may be a constant generator.
Warning 13: Logic block #2984 (depth_out~9) has only 1 output pin 'depth_out~9.O[0]'. It may be a constant generator.
Warning 14: Logic block #2985 (depth_out~8) has only 1 output pin 'depth_out~8.O[0]'. It may be a constant generator.
Warning 15: Logic block #2986 (tm3_vidout_blue~1) has only 1 output pin 'tm3_vidout_blue~1.O[0]'. It may be a constant generator.
Warning 16: Logic block #2987 (tm3_vidout_blue~0) has only 1 output pin 'tm3_vidout_blue~0.O[0]'. It may be a constant generator.
Warning 17: Logic block #2988 (tm3_vidout_green~1) has only 1 output pin 'tm3_vidout_green~1.O[0]'. It may be a constant generator.
Warning 18: Logic block #2989 (tm3_vidout_green~0) has only 1 output pin 'tm3_vidout_green~0.O[0]'. It may be a constant generator.
Warning 19: Logic block #2990 (gnd) has only 1 output pin 'gnd.O[0]'. It may be a constant generator.
Warning 20: Logic block #2991 (vcc) has only 1 output pin 'vcc.O[0]'. It may be a constant generator.

Pb types usage...
  io              : 366
   inpad          : 169
   outpad         : 197
  clb             : 3309
   ble            : 12673
    soft_logic    : 9811
     lut4         : 7088
      lut         : 7088
     arithmetic   : 2723
      lut3        : 32
       lut        : 32
      adder       : 2723
    ff            : 11497

# Create Device
## Build Device Grid
FPGA sized to 60 x 60: 3600 grid tiles (auto)

Resource usage...
	Netlist
		366	blocks of type: io
	Architecture
		696	blocks of type: io
	Netlist
		3309	blocks of type: clb
	Architecture
		3364	blocks of type: clb

Device Utilization: 0.95 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.53 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.98 Logical Block: clb

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 182.8 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:59276
OPIN->CHANX/CHANY edge count before creating direct connections: 707600
OPIN->CHANX/CHANY edge count after creating direct connections: 710906
CHAN->CHAN type edge count:3851912
## Build routing resource graph took 4.32 seconds (max_rss 349.1 MiB, delta_rss +166.3 MiB)
  RR Graph Nodes: 448176
  RR Graph Edges: 4622094
# Create Device took 4.41 seconds (max_rss 349.1 MiB, delta_rss +166.3 MiB)

# Load Placement
Reading stereovision0.place.

Successfully read stereovision0.place.

# Load Placement took 0.01 seconds (max_rss 349.1 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.38 seconds (max_rss 349.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.02 seconds (max_rss 349.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1195491714
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 349.1 MiB, delta_rss +0.0 MiB)
Found 17404 mismatches between routing and packing results.
Fixed 11582 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.06 seconds (max_rss 349.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        366                               0.538251                     0.461749   
       clb       3309                                5.11514                      2.49713   
Absorbed logical nets 15134 out of 23566 nets, 8432 nets not absorbed.


Average number of bends per net: 1.18374  Maximum # of bends: 460

Number of global nets: 18
Number of routed nets (nonglobal): 8414
Wire length results (in units of 1 clb segments)...
	Total wirelength: 94462, average net length: 11.2268
	Maximum net length: 2140

Wire length results in terms of physical segments...
	Total wiring segments used: 23987, average wire segments per net: 2.85084
	Maximum segments used by a net: 554
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 518

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)  968 ( 13.9%) |*******
[        0:      0.1) 5994 ( 86.1%) |**********************************************
Maximum routing channel utilization:      0.19 at (16,41)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      22  14.083      200
                         1      17   9.117      200
                         2      17   9.550      200
                         3      23  10.917      200
                         4      20   9.900      200
                         5      25  12.667      200
                         6      19  11.717      200
                         7      17  10.733      200
                         8      16  10.850      200
                         9      22  12.783      200
                        10      19  11.717      200
                        11      22  12.567      200
                        12      21  12.000      200
                        13      23  12.900      200
                        14      24  12.217      200
                        15      18  11.350      200
                        16      19  11.733      200
                        17      20  12.850      200
                        18      23  11.500      200
                        19      26  14.650      200
                        20      24  13.883      200
                        21      30  15.117      200
                        22      29  16.750      200
                        23      24  14.367      200
                        24      27  15.383      200
                        25      21  13.167      200
                        26      25  14.950      200
                        27      20  13.017      200
                        28      18  10.600      200
                        29      25  14.433      200
                        30      24  13.383      200
                        31      26  13.717      200
                        32      20  11.967      200
                        33      28  14.700      200
                        34      20  11.633      200
                        35      23  12.917      200
                        36      23  11.883      200
                        37      30  14.333      200
                        38      28  14.533      200
                        39      28  16.983      200
                        40      30  15.867      200
                        41      39  18.000      200
                        42      36  17.833      200
                        43      29  16.150      200
                        44      29  15.417      200
                        45      37  18.217      200
                        46      32  15.367      200
                        47      37  18.617      200
                        48      28  16.533      200
                        49      23  15.283      200
                        50      24  15.850      200
                        51      27  14.233      200
                        52      26  17.617      200
                        53      26  15.783      200
                        54      26  14.283      200
                        55      26  14.700      200
                        56      23  12.750      200
                        57      24  10.667      200
                        58      39  25.400      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      14   5.383      200
                         1      18   9.183      200
                         2      23  11.067      200
                         3      24  11.900      200
                         4      30  12.400      200
                         5      31  13.367      200
                         6      27  15.617      200
                         7      29  14.200      200
                         8      27  14.300      200
                         9      24  13.033      200
                        10      28  13.350      200
                        11      33  16.167      200
                        12      27  13.367      200
                        13      32  15.800      200
                        14      31  14.500      200
                        15      26  14.133      200
                        16      25  14.600      200
                        17      29  14.333      200
                        18      31  14.517      200
                        19      23  14.367      200
                        20      31  15.367      200
                        21      28  13.450      200
                        22      25  14.600      200
                        23      32  18.150      200
                        24      25  16.633      200
                        25      31  15.883      200
                        26      38  17.183      200
                        27      28  15.117      200
                        28      30  13.567      200
                        29      26  12.417      200
                        30      22  10.817      200
                        31      20   8.333      200
                        32      20  12.267      200
                        33      18   9.333      200
                        34      21  12.900      200
                        35      22  13.433      200
                        36      19  11.683      200
                        37      25  13.850      200
                        38      23  15.483      200
                        39      20  11.833      200
                        40      22  12.033      200
                        41      22  11.000      200
                        42      17   9.900      200
                        43      18   9.967      200
                        44      21  12.100      200
                        45      18  11.317      200
                        46      21  12.317      200
                        47      22  11.883      200
                        48      18  11.200      200
                        49      22  13.550      200
                        50      26  14.383      200
                        51      20  13.533      200
                        52      21  13.033      200
                        53      20  11.217      200
                        54      20  11.717      200
                        55      17  10.083      200
                        56      20  11.300      200
                        57      20  10.333      200
                        58      12   3.533      200

Total tracks in x-direction: 11800, in y-direction: 11800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 7.71072e+06
	Total used logic block area: 7.58466e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 2.19646e+07, per logic tile: 6101.27

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4 179950
                                                      Y      4 179950

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0694

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0639

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.133

Final hold Worst Negative Slack (hWNS): -0.0851 ns
Final hold Total Negative Slack (hTNS): -119.993 ns

Final hold slack histogram:
[ -8.5e-11:  2.1e-10) 7961 ( 68.2%) |**********************************************
[  2.1e-10:  5.1e-10)  806 (  6.9%) |*****
[  5.1e-10:  8.1e-10)  440 (  3.8%) |***
[  8.1e-10:  1.1e-09)  126 (  1.1%) |*
[  1.1e-09:  1.4e-09)  400 (  3.4%) |**
[  1.4e-09:  1.7e-09) 1875 ( 16.1%) |***********
[  1.7e-09:    2e-09)   23 (  0.2%) |
[    2e-09:  2.3e-09)    7 (  0.1%) |
[  2.3e-09:  2.6e-09)    9 (  0.1%) |
[  2.6e-09:  2.9e-09)   32 (  0.3%) |

Final critical path delay (least slack): 6.91236 ns, Fmax: 144.668 MHz
Final setup Worst Negative Slack (sWNS): -6.91236 ns
Final setup Total Negative Slack (sTNS): -25550.1 ns

Final setup slack histogram:
[ -6.9e-09: -6.3e-09)    7 (  0.1%) |
[ -6.3e-09: -5.6e-09)   87 (  0.7%) |*
[ -5.6e-09:   -5e-09)  610 (  5.2%) |********
[   -5e-09: -4.3e-09) 1059 (  9.1%) |**************
[ -4.3e-09: -3.7e-09)  570 (  4.9%) |********
[ -3.7e-09:   -3e-09)  121 (  1.0%) |**
[   -3e-09: -2.4e-09)  526 (  4.5%) |*******
[ -2.4e-09: -1.8e-09) 2939 ( 25.2%) |****************************************
[ -1.8e-09: -1.1e-09) 3368 ( 28.8%) |**********************************************
[ -1.1e-09: -4.7e-10) 2392 ( 20.5%) |*********************************

Final geomean non-virtual intra-domain period: 6.91236 ns (144.668 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 6.91236 ns (144.668 MHz)

Incr Slack updates 1 in 0.000828475 sec
Full Max Req/Worst Slack updates 1 in 0.000203826 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00165394 sec
Flow timing analysis took 0.305217 seconds (0.290125 STA, 0.0150914 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 80.41 seconds (max_rss 349.1 MiB)
Incr Slack updates 1 in 0.00135219 sec
Full Max Req/Worst Slack updates 1 in 0.000394112 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00364782 sec
