$date
	Fri Nov 11 11:06:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module nand_gate_4bit_tb $end
$scope module nand_gate_4bit_tb $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 4 # Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 #
b0 "
b0 !
$end
#1000000000000
b110 "
b1 !
#2000000000000
b1001 "
b10 !
#3000000000000
b1011 #
b1100 "
b100 !
#4000000000000
