
SPI_TEMP.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000002ea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000296  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000002ea  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000031c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000060  00000000  00000000  0000035c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000a7a  00000000  00000000  000003bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000088a  00000000  00000000  00000e36  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000004bc  00000000  00000000  000016c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000b4  00000000  00000000  00001b7c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000432  00000000  00000000  00001c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000001de  00000000  00000000  00002062  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000040  00000000  00000000  00002240  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  34:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 e9       	ldi	r30, 0x96	; 150
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a0 30       	cpi	r26, 0x00	; 0
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	0e 94 4b 00 	call	0x96	; 0x96 <main>
  8e:	0c 94 49 01 	jmp	0x292	; 0x292 <_exit>

00000092 <__bad_interrupt>:
  92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <main>:
#include <util/delay.h>
#include "uart.h"

int main(void)
{
	UART_Init();
  96:	0e 94 cb 00 	call	0x196	; 0x196 <UART_Init>
	uint8_t chip_id,msb,lsb,xlsb;
	uint32_t temp;
	DDRB|=(1<<DDB3)|(1<<DDB5)|(1<<DDB2); // MOSI, SCK AND CSB are configured as output
  9a:	84 b1       	in	r24, 0x04	; 4
  9c:	8c 62       	ori	r24, 0x2C	; 44
  9e:	84 b9       	out	0x04, r24	; 4
	DDRB&=~(1<<DDB4); //MISO is configured as input
  a0:	84 b1       	in	r24, 0x04	; 4
  a2:	8f 7e       	andi	r24, 0xEF	; 239
  a4:	84 b9       	out	0x04, r24	; 4
	
	SPCR |= ((1 << SPE) |( 1 << MSTR) | (1 << SPR0));
  a6:	8c b5       	in	r24, 0x2c	; 44
  a8:	81 65       	ori	r24, 0x51	; 81
  aa:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~((1 << SPR1) |( 1 << CPHA) | (1 << CPOL));
  ac:	8c b5       	in	r24, 0x2c	; 44
  ae:	81 7f       	andi	r24, 0xF1	; 241
  b0:	8c bd       	out	0x2c, r24	; 44
	while (1)
	{
		PORTB&=~(1<<PB2); //Selecting slave
  b2:	85 b1       	in	r24, 0x05	; 5
  b4:	8b 7f       	andi	r24, 0xFB	; 251
  b6:	85 b9       	out	0x05, r24	; 5
		SPDR= (0XD0|0X80); // Ensuring 1 on MSB (Reading)
  b8:	80 ed       	ldi	r24, 0xD0	; 208
  ba:	8e bd       	out	0x2e, r24	; 46
		while (!(SPSR & (1<<SPIF))); // Waiting until flag is set
  bc:	0d b4       	in	r0, 0x2d	; 45
  be:	07 fe       	sbrs	r0, 7
  c0:	fd cf       	rjmp	.-6      	; 0xbc <main+0x26>
		(void)SPDR; // reading SPDR(for dummy garbage value)
  c2:	8e b5       	in	r24, 0x2e	; 46
		
		SPDR=0X00;    // Sending dummy to read the data from BMP280
  c4:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));//waiting until flag is set.
  c6:	0d b4       	in	r0, 0x2d	; 45
  c8:	07 fe       	sbrs	r0, 7
  ca:	fd cf       	rjmp	.-6      	; 0xc6 <main+0x30>
		chip_id = SPDR;   // reading chip ID
  cc:	8e b5       	in	r24, 0x2e	; 46
		
		PORTB|=(1<<PB2); // De selecting slave
  ce:	85 b1       	in	r24, 0x05	; 5
  d0:	84 60       	ori	r24, 0x04	; 4
  d2:	85 b9       	out	0x05, r24	; 5
		
		//Enabling measurement by writing 0x27 to 0xF4 register of bmp280
		
		PORTB&=~(1<<PB2); //Selecting slave
  d4:	85 b1       	in	r24, 0x05	; 5
  d6:	8b 7f       	andi	r24, 0xFB	; 251
  d8:	85 b9       	out	0x05, r24	; 5
		SPDR= (0XF4&0X7F); // Ensuring 1 on MSB (Writing)
  da:	84 e7       	ldi	r24, 0x74	; 116
  dc:	8e bd       	out	0x2e, r24	; 46
		while (!(SPSR & (1<<SPIF))); // Waiting until flag is set
  de:	0d b4       	in	r0, 0x2d	; 45
  e0:	07 fe       	sbrs	r0, 7
  e2:	fd cf       	rjmp	.-6      	; 0xde <main+0x48>
		(void)SPDR; // reading SPDR(for dummy garbage value)
  e4:	8e b5       	in	r24, 0x2e	; 46
		
		SPDR=0X27;    // writing to F4 the data from BMP280
  e6:	87 e2       	ldi	r24, 0x27	; 39
  e8:	8e bd       	out	0x2e, r24	; 46
		while (!(SPSR & (1<<SPIF)));//waiting until flag is set.
  ea:	0d b4       	in	r0, 0x2d	; 45
  ec:	07 fe       	sbrs	r0, 7
  ee:	fd cf       	rjmp	.-6      	; 0xea <main+0x54>
		(void)SPDR;   // dummy reading
  f0:	8e b5       	in	r24, 0x2e	; 46
		PORTB|=(1<<PB2); // De selecting slave
  f2:	85 b1       	in	r24, 0x05	; 5
  f4:	84 60       	ori	r24, 0x04	; 4
  f6:	85 b9       	out	0x05, r24	; 5
		
		// Reading Data from 0xFA
		
		PORTB&=~(1<<PB2); //Selecting slave
  f8:	85 b1       	in	r24, 0x05	; 5
  fa:	8b 7f       	andi	r24, 0xFB	; 251
  fc:	85 b9       	out	0x05, r24	; 5
		SPDR= (0XFA|0X80); // Ensuring 1 on MSB (Reading)
  fe:	8a ef       	ldi	r24, 0xFA	; 250
 100:	8e bd       	out	0x2e, r24	; 46
		while (!(SPSR & (1<<SPIF))); // Waiting until flag is set
 102:	0d b4       	in	r0, 0x2d	; 45
 104:	07 fe       	sbrs	r0, 7
 106:	fd cf       	rjmp	.-6      	; 0x102 <main+0x6c>
		(void)SPDR; // reading SPDR(for dummy garbage value)
 108:	8e b5       	in	r24, 0x2e	; 46
		
		SPDR=0X00;    // Sending dummy to read the data from BMP280
 10a:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));//waiting until flag is set.
 10c:	0d b4       	in	r0, 0x2d	; 45
 10e:	07 fe       	sbrs	r0, 7
 110:	fd cf       	rjmp	.-6      	; 0x10c <main+0x76>
		msb = SPDR;   // reading chip ID
 112:	4e b5       	in	r20, 0x2e	; 46
		
		//Reading Data from 0XFB
		SPDR=0X00;    // Sending dummy to read the data from BMP280
 114:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));//waiting until flag is set.
 116:	0d b4       	in	r0, 0x2d	; 45
 118:	07 fe       	sbrs	r0, 7
 11a:	fd cf       	rjmp	.-6      	; 0x116 <main+0x80>
		lsb = SPDR;   // reading chip ID
 11c:	8e b5       	in	r24, 0x2e	; 46
		
		SPDR=0X00;    // Sending dummy to read the data from BMP280
 11e:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));//waiting until flag is set.
 120:	0d b4       	in	r0, 0x2d	; 45
 122:	07 fe       	sbrs	r0, 7
 124:	fd cf       	rjmp	.-6      	; 0x120 <main+0x8a>
		xlsb = SPDR;   // reading chip ID
 126:	2e b5       	in	r18, 0x2e	; 46
		
		temp = ((uint32_t)msb << 12) | ((uint32_t)lsb << 4) | ((uint32_t)xlsb >> 4);
 128:	50 e0       	ldi	r21, 0x00	; 0
 12a:	60 e0       	ldi	r22, 0x00	; 0
 12c:	70 e0       	ldi	r23, 0x00	; 0
 12e:	03 2e       	mov	r0, r19
 130:	3c e0       	ldi	r19, 0x0C	; 12
 132:	44 0f       	add	r20, r20
 134:	55 1f       	adc	r21, r21
 136:	66 1f       	adc	r22, r22
 138:	77 1f       	adc	r23, r23
 13a:	3a 95       	dec	r19
 13c:	d1 f7       	brne	.-12     	; 0x132 <main+0x9c>
 13e:	30 2d       	mov	r19, r0
 140:	90 e0       	ldi	r25, 0x00	; 0
 142:	a0 e0       	ldi	r26, 0x00	; 0
 144:	b0 e0       	ldi	r27, 0x00	; 0
 146:	88 0f       	add	r24, r24
 148:	99 1f       	adc	r25, r25
 14a:	aa 1f       	adc	r26, r26
 14c:	bb 1f       	adc	r27, r27
 14e:	88 0f       	add	r24, r24
 150:	99 1f       	adc	r25, r25
 152:	aa 1f       	adc	r26, r26
 154:	bb 1f       	adc	r27, r27
 156:	88 0f       	add	r24, r24
 158:	99 1f       	adc	r25, r25
 15a:	aa 1f       	adc	r26, r26
 15c:	bb 1f       	adc	r27, r27
 15e:	88 0f       	add	r24, r24
 160:	99 1f       	adc	r25, r25
 162:	aa 1f       	adc	r26, r26
 164:	bb 1f       	adc	r27, r27
 166:	84 2b       	or	r24, r20
 168:	95 2b       	or	r25, r21
 16a:	a6 2b       	or	r26, r22
 16c:	b7 2b       	or	r27, r23
 16e:	22 95       	swap	r18
 170:	2f 70       	andi	r18, 0x0F	; 15
 172:	bc 01       	movw	r22, r24
 174:	cd 01       	movw	r24, r26
 176:	62 2b       	or	r22, r18
		UART_TxNumber(temp);
 178:	0e 94 eb 00 	call	0x1d6	; 0x1d6 <UART_TxNumber>
		UART_TxChar('\n');
 17c:	8a e0       	ldi	r24, 0x0A	; 10
 17e:	0e 94 d7 00 	call	0x1ae	; 0x1ae <UART_TxChar>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 182:	2f ef       	ldi	r18, 0xFF	; 255
 184:	83 ed       	ldi	r24, 0xD3	; 211
 186:	90 e3       	ldi	r25, 0x30	; 48
 188:	21 50       	subi	r18, 0x01	; 1
 18a:	80 40       	sbci	r24, 0x00	; 0
 18c:	90 40       	sbci	r25, 0x00	; 0
 18e:	e1 f7       	brne	.-8      	; 0x188 <main+0xf2>
 190:	00 c0       	rjmp	.+0      	; 0x192 <main+0xfc>
 192:	00 00       	nop
 194:	8e cf       	rjmp	.-228    	; 0xb2 <main+0x1c>

00000196 <UART_Init>:

	UART_TxString("0x");

	UART_TxString(hex);

}
 196:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 19a:	87 e6       	ldi	r24, 0x67	; 103
 19c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 1a0:	88 e0       	ldi	r24, 0x08	; 8
 1a2:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
 1a6:	86 e0       	ldi	r24, 0x06	; 6
 1a8:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
 1ac:	08 95       	ret

000001ae <UART_TxChar>:
 1ae:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 1b2:	95 ff       	sbrs	r25, 5
 1b4:	fc cf       	rjmp	.-8      	; 0x1ae <UART_TxChar>
 1b6:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 1ba:	08 95       	ret

000001bc <UART_TxString>:
 1bc:	cf 93       	push	r28
 1be:	df 93       	push	r29
 1c0:	ec 01       	movw	r28, r24
 1c2:	03 c0       	rjmp	.+6      	; 0x1ca <UART_TxString+0xe>
 1c4:	21 96       	adiw	r28, 0x01	; 1
 1c6:	0e 94 d7 00 	call	0x1ae	; 0x1ae <UART_TxChar>
 1ca:	88 81       	ld	r24, Y
 1cc:	81 11       	cpse	r24, r1
 1ce:	fa cf       	rjmp	.-12     	; 0x1c4 <UART_TxString+0x8>
 1d0:	df 91       	pop	r29
 1d2:	cf 91       	pop	r28
 1d4:	08 95       	ret

000001d6 <UART_TxNumber>:

void UART_TxNumber(uint32_t num)

{
 1d6:	cf 93       	push	r28
 1d8:	df 93       	push	r29
 1da:	cd b7       	in	r28, 0x3d	; 61
 1dc:	de b7       	in	r29, 0x3e	; 62
 1de:	2c 97       	sbiw	r28, 0x0c	; 12
 1e0:	0f b6       	in	r0, 0x3f	; 63
 1e2:	f8 94       	cli
 1e4:	de bf       	out	0x3e, r29	; 62
 1e6:	0f be       	out	0x3f, r0	; 63
 1e8:	cd bf       	out	0x3d, r28	; 61
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__ltoa_ncheck (long, char *, unsigned char);
	return __ltoa_ncheck (__val, __s, __radix);
 1ea:	2a e0       	ldi	r18, 0x0A	; 10
 1ec:	ae 01       	movw	r20, r28
 1ee:	4f 5f       	subi	r20, 0xFF	; 255
 1f0:	5f 4f       	sbci	r21, 0xFF	; 255
 1f2:	0e 94 08 01 	call	0x210	; 0x210 <__ltoa_ncheck>

	char buffer[12];

	ltoa(num, buffer, 10); // convert to string (long to ASCII)

	UART_TxString(buffer);
 1f6:	ce 01       	movw	r24, r28
 1f8:	01 96       	adiw	r24, 0x01	; 1
 1fa:	0e 94 de 00 	call	0x1bc	; 0x1bc <UART_TxString>

 1fe:	2c 96       	adiw	r28, 0x0c	; 12
 200:	0f b6       	in	r0, 0x3f	; 63
 202:	f8 94       	cli
 204:	de bf       	out	0x3e, r29	; 62
 206:	0f be       	out	0x3f, r0	; 63
 208:	cd bf       	out	0x3d, r28	; 61
 20a:	df 91       	pop	r29
 20c:	cf 91       	pop	r28
 20e:	08 95       	ret

00000210 <__ltoa_ncheck>:
 210:	bb 27       	eor	r27, r27
 212:	2a 30       	cpi	r18, 0x0A	; 10
 214:	51 f4       	brne	.+20     	; 0x22a <__ltoa_ncheck+0x1a>
 216:	99 23       	and	r25, r25
 218:	42 f4       	brpl	.+16     	; 0x22a <__ltoa_ncheck+0x1a>
 21a:	bd e2       	ldi	r27, 0x2D	; 45
 21c:	90 95       	com	r25
 21e:	80 95       	com	r24
 220:	70 95       	com	r23
 222:	61 95       	neg	r22
 224:	7f 4f       	sbci	r23, 0xFF	; 255
 226:	8f 4f       	sbci	r24, 0xFF	; 255
 228:	9f 4f       	sbci	r25, 0xFF	; 255
 22a:	0c 94 18 01 	jmp	0x230	; 0x230 <__ultoa_common>

0000022e <__ultoa_ncheck>:
 22e:	bb 27       	eor	r27, r27

00000230 <__ultoa_common>:
 230:	fa 01       	movw	r30, r20
 232:	a6 2f       	mov	r26, r22
 234:	62 17       	cp	r22, r18
 236:	71 05       	cpc	r23, r1
 238:	81 05       	cpc	r24, r1
 23a:	91 05       	cpc	r25, r1
 23c:	33 0b       	sbc	r19, r19
 23e:	30 fb       	bst	r19, 0
 240:	66 f0       	brts	.+24     	; 0x25a <__ultoa_common+0x2a>
 242:	aa 27       	eor	r26, r26
 244:	66 0f       	add	r22, r22
 246:	77 1f       	adc	r23, r23
 248:	88 1f       	adc	r24, r24
 24a:	99 1f       	adc	r25, r25
 24c:	aa 1f       	adc	r26, r26
 24e:	a2 17       	cp	r26, r18
 250:	10 f0       	brcs	.+4      	; 0x256 <__ultoa_common+0x26>
 252:	a2 1b       	sub	r26, r18
 254:	63 95       	inc	r22
 256:	38 50       	subi	r19, 0x08	; 8
 258:	a9 f7       	brne	.-22     	; 0x244 <__ultoa_common+0x14>
 25a:	a0 5d       	subi	r26, 0xD0	; 208
 25c:	aa 33       	cpi	r26, 0x3A	; 58
 25e:	08 f0       	brcs	.+2      	; 0x262 <__ultoa_common+0x32>
 260:	a9 5d       	subi	r26, 0xD9	; 217
 262:	a1 93       	st	Z+, r26
 264:	36 f7       	brtc	.-52     	; 0x232 <__ultoa_common+0x2>
 266:	b1 11       	cpse	r27, r1
 268:	b1 93       	st	Z+, r27
 26a:	10 82       	st	Z, r1
 26c:	ca 01       	movw	r24, r20
 26e:	0c 94 39 01 	jmp	0x272	; 0x272 <strrev>

00000272 <strrev>:
 272:	dc 01       	movw	r26, r24
 274:	fc 01       	movw	r30, r24
 276:	67 2f       	mov	r22, r23
 278:	71 91       	ld	r23, Z+
 27a:	77 23       	and	r23, r23
 27c:	e1 f7       	brne	.-8      	; 0x276 <strrev+0x4>
 27e:	32 97       	sbiw	r30, 0x02	; 2
 280:	04 c0       	rjmp	.+8      	; 0x28a <strrev+0x18>
 282:	7c 91       	ld	r23, X
 284:	6d 93       	st	X+, r22
 286:	70 83       	st	Z, r23
 288:	62 91       	ld	r22, -Z
 28a:	ae 17       	cp	r26, r30
 28c:	bf 07       	cpc	r27, r31
 28e:	c8 f3       	brcs	.-14     	; 0x282 <strrev+0x10>
 290:	08 95       	ret

00000292 <_exit>:
 292:	f8 94       	cli

00000294 <__stop_program>:
 294:	ff cf       	rjmp	.-2      	; 0x294 <__stop_program>
