v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 43100 46200 1 0 0 vac-1.sym
{
T 43800 46850 5 10 1 1 0 0 1
refdes=V1
T 43800 47050 5 10 0 0 0 0 1
device=vac
T 43800 47250 5 10 0 0 0 0 1
footprint=none
T 43800 46650 5 10 1 1 0 0 1
value=dc 0 ac 1
}
C 43300 45800 1 0 0 gnd-1.sym
N 43400 47400 43400 48500 4
C 43400 49400 1 0 0 spice-directive-1.sym
{
T 43500 49700 5 10 0 1 0 0 1
device=directive
T 43500 49800 5 10 1 1 0 0 1
refdes=A2
T 43500 49500 5 10 0 1 0 0 1
file=unknown
T 43500 49500 5 10 1 1 0 0 1
value=.ac dec 10 0.01 100
}
C 45800 50000 1 0 0 spice-directive-1.sym
{
T 45900 50300 5 10 0 1 0 0 1
device=directive
T 45900 50100 5 10 0 1 0 0 1
file=unknown
T 45900 50400 5 10 1 1 0 0 1
refdes=A3
T 45900 50100 5 10 1 1 0 0 1
value=.print ac Vm(out)
}
C 43400 50000 1 0 0 spice-directive-1.sym
{
T 43500 50300 5 10 0 1 0 0 1
device=directive
T 43500 50400 5 10 1 1 0 0 1
refdes=A1
T 43500 50100 5 10 0 1 0 0 1
file=unknown
T 43500 50100 5 10 1 1 0 0 1
value=.title Filtro notch
}
N 48500 48100 48300 48100 4
N 49500 48300 50000 48300 4
{
T 49800 48300 5 10 1 1 0 0 1
netname=out
}
C 45800 49200 1 0 0 spice-model-1.sym
{
T 45900 49900 5 10 0 1 0 0 1
device=model
T 45900 49800 5 10 1 1 0 0 1
refdes=A4
T 47100 49500 5 10 1 1 0 0 1
model-name=opamp
T 46300 49300 5 10 1 1 0 0 1
file=opamp.subckt
}
C 48500 47900 1 0 0 opamp-1.sym
{
T 49200 48700 5 10 0 0 0 0 1
device=OPAMP
T 49200 48500 5 10 1 1 0 0 1
refdes=U1
T 49200 49300 5 10 0 0 0 0 1
symversion=0.1
T 49200 48700 5 10 1 0 0 0 1
model-name=opamp
}
C 48900 47600 1 0 0 gnd-1.sym
C 49100 49000 1 180 0 gnd-1.sym
C 49900 46700 1 270 0 resistor-1.sym
{
T 50300 46400 5 10 0 0 270 0 1
device=RESISTOR
T 50200 46400 5 10 1 1 0 0 1
refdes=R5
T 50200 46200 5 10 1 1 0 0 1
value=47k
}
C 49900 45400 1 270 0 resistor-1.sym
{
T 50300 45100 5 10 0 0 270 0 1
device=RESISTOR
T 50200 45100 5 10 1 1 0 0 1
refdes=R6
T 50200 44900 5 10 1 1 0 0 1
value=47k
}
C 47100 46700 1 0 0 capacitor-1.sym
{
T 47300 47400 5 10 0 0 0 0 1
device=CAPACITOR
T 47300 47600 5 10 0 0 0 0 1
symversion=0.1
T 47300 47200 5 10 1 1 0 0 1
refdes=C2
T 47600 47200 5 10 1 1 0 0 1
value=68n
}
C 48000 46200 1 180 0 opamp-1.sym
{
T 47300 45400 5 10 0 0 180 0 1
device=OPAMP
T 47300 45600 5 10 1 1 180 0 1
refdes=U2
T 47300 44800 5 10 0 0 180 0 1
symversion=0.1
T 47300 45400 5 10 1 0 180 0 1
model-name=opamp
}
N 48000 45600 50000 45600 4
N 48000 46900 48600 46900 4
C 49500 47000 1 180 0 resistor-1.sym
{
T 49200 46600 5 10 0 0 180 0 1
device=RESISTOR
T 48800 47100 5 10 1 1 0 0 1
refdes=R4
T 49100 47100 5 10 1 1 0 0 1
value=42k
}
N 49500 46900 50000 46900 4
N 50000 46700 50000 48300 4
N 50000 45800 50000 45400 4
C 46600 48100 1 270 0 resistor-1.sym
{
T 47000 47800 5 10 0 0 270 0 1
device=RESISTOR
T 46900 47800 5 10 1 1 0 0 1
refdes=R2
T 46900 47600 5 10 1 1 0 0 1
value=47k
}
C 45800 47100 1 270 0 resistor-1.sym
{
T 46200 46800 5 10 0 0 270 0 1
device=RESISTOR
T 46100 46800 5 10 1 1 0 0 1
refdes=R3
T 46100 46600 5 10 1 1 0 0 1
value=931k
}
C 45700 47600 1 180 0 resistor-1.sym
{
T 45400 47200 5 10 0 0 180 0 1
device=RESISTOR
T 45000 47700 5 10 1 1 0 0 1
refdes=R1
T 45300 47700 5 10 1 1 0 0 1
value=931k
}
C 44800 48300 1 0 0 capacitor-1.sym
{
T 45000 49000 5 10 0 0 0 0 1
device=CAPACITOR
T 45000 49200 5 10 0 0 0 0 1
symversion=0.1
T 45000 48800 5 10 1 1 0 0 1
refdes=C1
T 45300 48800 5 10 1 1 0 0 1
value=68n
}
N 43400 48500 44800 48500 4
N 44600 44300 44600 48500 4
N 45700 47500 45900 47500 4
N 45900 47100 45900 48500 4
N 45700 48500 48500 48500 4
N 46700 48100 46700 48500 4
N 46700 45800 46700 47200 4
N 46700 46900 47100 46900 4
N 47000 45800 46700 45800 4
N 48000 46000 48300 46000 4
N 48300 46000 48300 46900 4
N 48300 46900 48300 48100 4
C 45800 45800 1 0 0 gnd-1.sym
N 43400 46200 43400 46100 4
N 45900 46200 45900 46100 4
N 50000 44500 50000 44300 4
N 50000 44300 44600 44300 4
N 44800 47500 44600 47500 4
C 47600 46500 1 180 0 gnd-1.sym
C 47400 45100 1 0 0 gnd-1.sym
