# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name sumBuf_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_0 \
    op interface \
    ports { sumBuf_0_address0 { O 10 vector } sumBuf_0_ce0 { O 1 bit } sumBuf_0_q0 { I 32 vector } sumBuf_0_address1 { O 10 vector } sumBuf_0_ce1 { O 1 bit } sumBuf_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name sumBuf_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_1 \
    op interface \
    ports { sumBuf_1_address0 { O 10 vector } sumBuf_1_ce0 { O 1 bit } sumBuf_1_q0 { I 32 vector } sumBuf_1_address1 { O 10 vector } sumBuf_1_ce1 { O 1 bit } sumBuf_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name sumBuf_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_2 \
    op interface \
    ports { sumBuf_2_address0 { O 10 vector } sumBuf_2_ce0 { O 1 bit } sumBuf_2_q0 { I 32 vector } sumBuf_2_address1 { O 10 vector } sumBuf_2_ce1 { O 1 bit } sumBuf_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name sumBuf_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_3 \
    op interface \
    ports { sumBuf_3_address0 { O 10 vector } sumBuf_3_ce0 { O 1 bit } sumBuf_3_q0 { I 32 vector } sumBuf_3_address1 { O 10 vector } sumBuf_3_ce1 { O 1 bit } sumBuf_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name sumBuf_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_4 \
    op interface \
    ports { sumBuf_4_address0 { O 10 vector } sumBuf_4_ce0 { O 1 bit } sumBuf_4_q0 { I 32 vector } sumBuf_4_address1 { O 10 vector } sumBuf_4_ce1 { O 1 bit } sumBuf_4_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name sumBuf_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_5 \
    op interface \
    ports { sumBuf_5_address0 { O 10 vector } sumBuf_5_ce0 { O 1 bit } sumBuf_5_q0 { I 32 vector } sumBuf_5_address1 { O 10 vector } sumBuf_5_ce1 { O 1 bit } sumBuf_5_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name sumBuf_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_6 \
    op interface \
    ports { sumBuf_6_address0 { O 10 vector } sumBuf_6_ce0 { O 1 bit } sumBuf_6_q0 { I 32 vector } sumBuf_6_address1 { O 10 vector } sumBuf_6_ce1 { O 1 bit } sumBuf_6_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name sumBuf_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_7 \
    op interface \
    ports { sumBuf_7_address0 { O 10 vector } sumBuf_7_ce0 { O 1 bit } sumBuf_7_q0 { I 32 vector } sumBuf_7_address1 { O 10 vector } sumBuf_7_ce1 { O 1 bit } sumBuf_7_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name sumBuf_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_8 \
    op interface \
    ports { sumBuf_8_address0 { O 10 vector } sumBuf_8_ce0 { O 1 bit } sumBuf_8_q0 { I 32 vector } sumBuf_8_address1 { O 10 vector } sumBuf_8_ce1 { O 1 bit } sumBuf_8_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name sumBuf_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_9 \
    op interface \
    ports { sumBuf_9_address0 { O 10 vector } sumBuf_9_ce0 { O 1 bit } sumBuf_9_q0 { I 32 vector } sumBuf_9_address1 { O 10 vector } sumBuf_9_ce1 { O 1 bit } sumBuf_9_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name sumBuf_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_10 \
    op interface \
    ports { sumBuf_10_address0 { O 10 vector } sumBuf_10_ce0 { O 1 bit } sumBuf_10_q0 { I 32 vector } sumBuf_10_address1 { O 10 vector } sumBuf_10_ce1 { O 1 bit } sumBuf_10_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name sumBuf_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_11 \
    op interface \
    ports { sumBuf_11_address0 { O 10 vector } sumBuf_11_ce0 { O 1 bit } sumBuf_11_q0 { I 32 vector } sumBuf_11_address1 { O 10 vector } sumBuf_11_ce1 { O 1 bit } sumBuf_11_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name sumBuf_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_12 \
    op interface \
    ports { sumBuf_12_address0 { O 10 vector } sumBuf_12_ce0 { O 1 bit } sumBuf_12_q0 { I 32 vector } sumBuf_12_address1 { O 10 vector } sumBuf_12_ce1 { O 1 bit } sumBuf_12_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name sumBuf_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_13 \
    op interface \
    ports { sumBuf_13_address0 { O 10 vector } sumBuf_13_ce0 { O 1 bit } sumBuf_13_q0 { I 32 vector } sumBuf_13_address1 { O 10 vector } sumBuf_13_ce1 { O 1 bit } sumBuf_13_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name sumBuf_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_14 \
    op interface \
    ports { sumBuf_14_address0 { O 10 vector } sumBuf_14_ce0 { O 1 bit } sumBuf_14_q0 { I 32 vector } sumBuf_14_address1 { O 10 vector } sumBuf_14_ce1 { O 1 bit } sumBuf_14_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name sumBuf_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_15 \
    op interface \
    ports { sumBuf_15_address0 { O 10 vector } sumBuf_15_ce0 { O 1 bit } sumBuf_15_q0 { I 32 vector } sumBuf_15_address1 { O 10 vector } sumBuf_15_ce1 { O 1 bit } sumBuf_15_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name sumBuf_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_16 \
    op interface \
    ports { sumBuf_16_address0 { O 10 vector } sumBuf_16_ce0 { O 1 bit } sumBuf_16_q0 { I 32 vector } sumBuf_16_address1 { O 10 vector } sumBuf_16_ce1 { O 1 bit } sumBuf_16_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name sumBuf_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_17 \
    op interface \
    ports { sumBuf_17_address0 { O 10 vector } sumBuf_17_ce0 { O 1 bit } sumBuf_17_q0 { I 32 vector } sumBuf_17_address1 { O 10 vector } sumBuf_17_ce1 { O 1 bit } sumBuf_17_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name sumBuf_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_18 \
    op interface \
    ports { sumBuf_18_address0 { O 10 vector } sumBuf_18_ce0 { O 1 bit } sumBuf_18_q0 { I 32 vector } sumBuf_18_address1 { O 10 vector } sumBuf_18_ce1 { O 1 bit } sumBuf_18_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name sumBuf_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_19 \
    op interface \
    ports { sumBuf_19_address0 { O 10 vector } sumBuf_19_ce0 { O 1 bit } sumBuf_19_q0 { I 32 vector } sumBuf_19_address1 { O 10 vector } sumBuf_19_ce1 { O 1 bit } sumBuf_19_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name sumBuf_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_20 \
    op interface \
    ports { sumBuf_20_address0 { O 10 vector } sumBuf_20_ce0 { O 1 bit } sumBuf_20_q0 { I 32 vector } sumBuf_20_address1 { O 10 vector } sumBuf_20_ce1 { O 1 bit } sumBuf_20_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name sumBuf_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename sumBuf_21 \
    op interface \
    ports { sumBuf_21_address0 { O 10 vector } sumBuf_21_ce0 { O 1 bit } sumBuf_21_q0 { I 32 vector } sumBuf_21_address1 { O 10 vector } sumBuf_21_ce1 { O 1 bit } sumBuf_21_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'sumBuf_21'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name box_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_0_0_read \
    op interface \
    ports { box_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name box_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_0_1_read \
    op interface \
    ports { box_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name box_0_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_0_2_read \
    op interface \
    ports { box_0_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name box_0_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_0_3_read \
    op interface \
    ports { box_0_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name box_0_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_0_4_read \
    op interface \
    ports { box_0_4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name box_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_1_0_read \
    op interface \
    ports { box_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name box_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_1_1_read \
    op interface \
    ports { box_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name box_1_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_1_2_read \
    op interface \
    ports { box_1_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name box_1_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_1_3_read \
    op interface \
    ports { box_1_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name box_1_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_1_4_read \
    op interface \
    ports { box_1_4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name box_2_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_2_0_read \
    op interface \
    ports { box_2_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name box_2_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_2_1_read \
    op interface \
    ports { box_2_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name box_2_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_2_2_read \
    op interface \
    ports { box_2_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name box_2_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_2_3_read \
    op interface \
    ports { box_2_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name box_2_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_2_4_read \
    op interface \
    ports { box_2_4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name box_3_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_3_0_read \
    op interface \
    ports { box_3_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name box_3_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_3_1_read \
    op interface \
    ports { box_3_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name box_3_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_3_2_read \
    op interface \
    ports { box_3_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name box_3_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_3_3_read \
    op interface \
    ports { box_3_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name box_3_4_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_box_3_4_read \
    op interface \
    ports { box_3_4_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name sumBufIndex_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sumBufIndex_V \
    op interface \
    ports { sumBufIndex_V { I 176 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name rOffset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rOffset \
    op interface \
    ports { rOffset { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name cOffset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_cOffset \
    op interface \
    ports { cOffset { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 32 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


