# Digital Systems Final Project

Implementation of a simple histogram equalization algorithm on FPGA through VHDL. More information can be found in the report.

## Authors

[@MargheritaMusumeci](https://github.com/MargheritaMusumeci) \
[@matteoldani](https://github.com/matteoldani)
