
    <table id="data-table" class="display" style="width:100%">
        <thead>
            <tr>
                <th>Name</th>
                <th>Architecture</th>
                <th>Tech.</th>
                <th>Area [mm2]</th>
                <th>Power [mW]</th>
                <th>Perf. [GOPS]</th>
                <th>Eff. [GOPS/W]</th>
                <th>Data Type</th>
                <th>IMC</th>
                <th>Maturity</th>
                <th>Source</th>
            </tr>
        </thead>
        <tbody>
    
        <tr>
            <td>MANIC</td>
            <td>Vector</td>
            <td>22nm</td>
            <td>0.57</td>
            <td>2.0</td>
            <td>0.512</td>
            <td>256.0</td>
            <td>FP32</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/ISCAS46773.2023.10181809">10.1109/ISCAS46773.2023.10181809</a></td>
        </tr>
        
        <tr>
            <td>Zhou&nbsp;et&nbsp;al.</td>
            <td>ISA</td>
            <td>28nm</td>
            <td>-</td>
            <td>13.0</td>
            <td>3690.0</td>
            <td>284000.0</td>
            <td>INT2</td>
            <td>yes</td>
            <td>Simulation</td>
            <td><a href="https://doi.org/10.1109/AICAS57966.2023.10168630">10.1109/AICAS57966.2023.10168630</a></td>
        </tr>
        
        <tr>
            <td>TinyVers</td>
            <td>L2 NPU</td>
            <td>22nm</td>
            <td>6.25</td>
            <td>20.0</td>
            <td>17.6</td>
            <td>880.0</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2023.3236566">10.1109/JSSC.2023.3236566</a></td>
        </tr>
        
        <tr>
            <td>FlexNN</td>
            <td>ISA</td>
            <td>22nm</td>
            <td>0.55</td>
            <td>26.0</td>
            <td>85.0</td>
            <td>3270.0</td>
            <td>INT2</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1109/ISVLSI59464.2023.10238679">10.1109/ISVLSI59464.2023.10238679</a></td>
        </tr>
        
        <tr>
            <td>DIANA</td>
            <td>L2 NPU</td>
            <td>22nm</td>
            <td>10.24</td>
            <td>31.0</td>
            <td>18600.0</td>
            <td>600000.0</td>
            <td>Analog</td>
            <td>yes</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2022.3214064">10.1109/JSSC.2022.3214064</a></td>
        </tr>
        
        <tr>
            <td>RDCIM</td>
            <td>ISA</td>
            <td>55nm</td>
            <td>9.8</td>
            <td>43.0</td>
            <td>2820.0</td>
            <td>65600.0</td>
            <td>INT4</td>
            <td>yes</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/TCSI.2024.3350664">10.1109/TCSI.2024.3350664</a></td>
        </tr>
        
        <tr>
            <td>Vega</td>
            <td>ISA</td>
            <td>22nm</td>
            <td>12</td>
            <td>49.4</td>
            <td>32.2</td>
            <td>652.0</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2021.3114881">10.1109/JSSC.2021.3114881</a></td>
        </tr>
        
        <tr>
            <td>Darkside</td>
            <td>L1 NPU</td>
            <td>65nm</td>
            <td>3.85</td>
            <td>89.1</td>
            <td>12.6</td>
            <td>141.0</td>
            <td>FP16</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/OJSSCS.2022.3210082">10.1109/OJSSCS.2022.3210082</a></td>
        </tr>
        
        <tr>
            <td>SamurAI</td>
            <td>L2 NPU</td>
            <td>28nm</td>
            <td>4.52</td>
            <td>94.7</td>
            <td>36.0</td>
            <td>380.0</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2022.3198505">10.1109/JSSC.2022.3198505</a></td>
        </tr>
        
        <tr>
            <td>Vecim</td>
            <td>Vector</td>
            <td>65nm</td>
            <td>4</td>
            <td>110.0</td>
            <td>25.3</td>
            <td>230.0</td>
            <td>FP16</td>
            <td>yes</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/ISSCC49657.2024.10454387">10.1109/ISSCC49657.2024.10454387</a></td>
        </tr>
        
        <tr>
            <td>Tambe&nbsp;et&nbsp;al.</td>
            <td>L2 NPU</td>
            <td>12nm</td>
            <td>4.59</td>
            <td>111.0</td>
            <td>734.0</td>
            <td>6610.0</td>
            <td>FP4</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/ISSCC42615.2023.10067817">10.1109/ISSCC42615.2023.10067817</a></td>
        </tr>
        
        <tr>
            <td>Archimedes</td>
            <td>L1 NPU</td>
            <td>22nm</td>
            <td>3.38</td>
            <td>112.0</td>
            <td>1198.0</td>
            <td>10700.0</td>
            <td>INT2 x INT8</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1109/DAC56929.2023.10247945">10.1109/DAC56929.2023.10247945</a></td>
        </tr>
        
        <tr>
            <td>SNCPU</td>
            <td>L2 NPU</td>
            <td>65nm</td>
            <td>4.47</td>
            <td>116.0</td>
            <td>75.9</td>
            <td>654.0</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2022.3214170">10.1109/JSSC.2022.3214170</a></td>
        </tr>
        
        <tr>
            <td>Marsellus</td>
            <td>L1 NPU</td>
            <td>22nm</td>
            <td>18.7 (1.9 cluster)</td>
            <td>123.0</td>
            <td>637.0</td>
            <td>5180.0</td>
            <td>INT2</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2023.3318301">10.1109/JSSC.2023.3318301</a></td>
        </tr>
        
        <tr>
            <td>DIANA</td>
            <td>L2 NPU</td>
            <td>22nm</td>
            <td>10.24</td>
            <td>132.0</td>
            <td>230.0</td>
            <td>1740.0</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2022.3214064">10.1109/JSSC.2022.3214064</a></td>
        </tr>
        
        <tr>
            <td>Garofalo&nbsp;et&nbsp;al.</td>
            <td>L1 NPU</td>
            <td>22nm</td>
            <td>30</td>
            <td>150.0</td>
            <td>958.0</td>
            <td>6390.0</td>
            <td>Analog</td>
            <td>yes</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1109/JETCAS.2022.3170152">10.1109/JETCAS.2022.3170152</a></td>
        </tr>
        
        <tr>
            <td>Dustin</td>
            <td>ISA</td>
            <td>65nm</td>
            <td>10</td>
            <td>156.0</td>
            <td>33.6</td>
            <td>215.0</td>
            <td>INT2 x INT4</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/TCSI.2023.3254810">10.1109/TCSI.2023.3254810</a></td>
        </tr>
        
        <tr>
            <td>RedMulE</td>
            <td>L1 NPU</td>
            <td>22nm</td>
            <td>0.73</td>
            <td>193.0</td>
            <td>117.0</td>
            <td>606.0</td>
            <td>FP16</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.48550/arXiv.2301.03904">10.48550/arXiv.2301.03904</a></td>
        </tr>
        
        <tr>
            <td>Shaheen</td>
            <td>ISA</td>
            <td>22nm</td>
            <td>9</td>
            <td>195.0</td>
            <td>26.0</td>
            <td>133.0</td>
            <td>INT2</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/TCSI.2024.3359044">10.1109/TCSI.2024.3359044</a></td>
        </tr>
        
        <tr>
            <td>Manticore</td>
            <td>ISA</td>
            <td>22nm</td>
            <td>888</td>
            <td>200.0</td>
            <td>25.0</td>
            <td>125.0</td>
            <td>FP64</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1109/MM.2020.3045564">10.1109/MM.2020.3045564</a></td>
        </tr>
        
        <tr>
            <td>exSDOTP</td>
            <td>ISA</td>
            <td>12nm</td>
            <td>0.52</td>
            <td>278.0</td>
            <td>160.0</td>
            <td>576.0</td>
            <td>FP8</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1109/ARITH54963.2022.00010">10.1109/ARITH54963.2022.00010</a></td>
        </tr>
        
        <tr>
            <td>NewAra</td>
            <td>Vector</td>
            <td>22nm</td>
            <td>0.81</td>
            <td>280.0</td>
            <td>10.4</td>
            <td>37.1</td>
            <td>FP64</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1109/ASAP54787.2022.00017">10.1109/ASAP54787.2022.00017</a></td>
        </tr>
        
        <tr>
            <td>Kraken</td>
            <td>ISA</td>
            <td>22nm</td>
            <td>9</td>
            <td>300.0</td>
            <td>75.0</td>
            <td>250.0</td>
            <td>INT2</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.48550/arXiv.2209.01065">10.48550/arXiv.2209.01065</a></td>
        </tr>
        
        <tr>
            <td>Siracusa</td>
            <td>L1 NPU</td>
            <td>16nm</td>
            <td>16 (10.1 cluster)</td>
            <td>332.0</td>
            <td>1950.0</td>
            <td>5870.0</td>
            <td>INT2 x INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2024.3385987">10.1109/JSSC.2024.3385987</a></td>
        </tr>
        
        <tr>
            <td>Siracusa</td>
            <td>L1 NPU</td>
            <td>16nm</td>
            <td>16 (10.1 cluster)</td>
            <td>332.0</td>
            <td>698.0</td>
            <td>2100.0</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2024.3385987">10.1109/JSSC.2024.3385987</a></td>
        </tr>
        
        <tr>
            <td>Vitruvius+</td>
            <td>Vector</td>
            <td>22nm</td>
            <td>1.3</td>
            <td>459.0</td>
            <td>21.7</td>
            <td>47.3</td>
            <td>FP64</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1145/3575861">10.1145/3575861</a></td>
        </tr>
        
        <tr>
            <td>CNC</td>
            <td>ISA</td>
            <td>4nm</td>
            <td>1.92</td>
            <td>510.0</td>
            <td>75.8</td>
            <td>149.0</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/JSSC.2022.3228765">10.1109/JSSC.2022.3228765</a></td>
        </tr>
        
        <tr>
            <td>YUN</td>
            <td>Vector</td>
            <td>65nm</td>
            <td>6</td>
            <td>650.0</td>
            <td>2.83</td>
            <td>4.35</td>
            <td>FP64</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/TCSII.2023.3292579">10.1109/TCSII.2023.3292579</a></td>
        </tr>
        
        <tr>
            <td>YUN</td>
            <td>Vector</td>
            <td>65nm</td>
            <td>6</td>
            <td>650.0</td>
            <td>22.9</td>
            <td>35.2</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/TCSII.2023.3292579">10.1109/TCSII.2023.3292579</a></td>
        </tr>
        
        <tr>
            <td>Ara</td>
            <td>Vector</td>
            <td>22nm</td>
            <td>10735 kGE</td>
            <td>794.0</td>
            <td>32.4</td>
            <td>40.8</td>
            <td>FP64</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1109/TVLSI.2019.2950087">10.1109/TVLSI.2019.2950087</a></td>
        </tr>
        
        <tr>
            <td>Spatz</td>
            <td>Vector</td>
            <td>22nm</td>
            <td>20</td>
            <td>1070.0</td>
            <td>285.0</td>
            <td>266.0</td>
            <td>INT32</td>
            <td>no</td>
            <td>Pre-silicon</td>
            <td><a href="https://doi.org/10.1145/3508352.3549367">10.1145/3508352.3549367</a></td>
        </tr>
        
        <tr>
            <td>CIFER</td>
            <td>ISA</td>
            <td>12nm</td>
            <td>16</td>
            <td>1792.0</td>
            <td>15.54</td>
            <td>8.67</td>
            <td>FP32</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/LSSC.2023.3303111">10.1109/LSSC.2023.3303111</a></td>
        </tr>
        
        <tr>
            <td>Bruschi&nbsp;et&nbsp;al.</td>
            <td>L1 NPU</td>
            <td>5nm</td>
            <td>480</td>
            <td>3070.0</td>
            <td>20000.0</td>
            <td>6510.0</td>
            <td>Analog</td>
            <td>yes</td>
            <td>Simulation</td>
            <td><a href="https://doi.org/10.48550/arXiv.2211.12877">10.48550/arXiv.2211.12877</a></td>
        </tr>
        
        <tr>
            <td>Metis&nbsp;AIPU</td>
            <td>L2 NPU</td>
            <td>12nm</td>
            <td>144</td>
            <td>3490.0</td>
            <td>52400.0</td>
            <td>15000.0</td>
            <td>INT8</td>
            <td>yes</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/ISSCC49657.2024.10454395">10.1109/ISSCC49657.2024.10454395</a></td>
        </tr>
        
        <tr>
            <td>Esperanto</td>
            <td>ISA</td>
            <td>7nm</td>
            <td>570</td>
            <td>20000.0</td>
            <td>139000.0</td>
            <td>6950.0</td>
            <td>INT8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.1109/MM.2022.3140674">10.1109/MM.2022.3140674</a></td>
        </tr>
        
        <tr>
            <td>Occamy</td>
            <td>ISA</td>
            <td>12nm</td>
            <td>146 (51.5 compute)</td>
            <td>23000.0</td>
            <td>770.0</td>
            <td>33.5</td>
            <td>FP64</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.48550/arXiv.2406.15068">10.48550/arXiv.2406.15068</a></td>
        </tr>
        
        <tr>
            <td>Occamy</td>
            <td>ISA</td>
            <td>12nm</td>
            <td>146 (51.5 compute)</td>
            <td>23000.0</td>
            <td>6140.0</td>
            <td>267.0</td>
            <td>FP8</td>
            <td>no</td>
            <td>Silicon</td>
            <td><a href="https://doi.org/10.48550/arXiv.2406.15068">10.48550/arXiv.2406.15068</a></td>
        </tr>
        
        <tr>
            <td>speedAI240</td>
            <td>ISA</td>
            <td>7nm</td>
            <td>-</td>
            <td>67000.0</td>
            <td>2000000.0</td>
            <td>29900.0</td>
            <td>FP8</td>
            <td>no</td>
            <td>Simulation</td>
            <td><a href="https://doi.org/10.1109/MM.2023.3255864">10.1109/MM.2023.3255864</a></td>
        </tr>
        
        </tbody>
    </table>
    