INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 7/Q1/Q1.srcs/sources_1/new/shift_and_add_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_and_add_multi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kartik/Desktop/Digital Design labs/Lab 7/Q1/Q1.srcs/sources_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_shift_and_add_multi
