============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 16:35:19 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6227 instances
RUN-0007 : 2457 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7373 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4918 nets have 2 pins
RUN-1001 : 1539 nets have [3 - 5] pins
RUN-1001 : 749 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6225 instances, 2457 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29454, tnet num: 7371, tinst num: 6225, tnode num: 36633, tedge num: 48637.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.148311s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (98.0%)

RUN-1004 : used memory is 270 MB, reserved memory is 249 MB, peak memory is 270 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.306383s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (98.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.79411e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6225.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.20852e+06, overlap = 46
PHY-3002 : Step(2): len = 1.03291e+06, overlap = 54.7812
PHY-3002 : Step(3): len = 603307, overlap = 72.0625
PHY-3002 : Step(4): len = 548367, overlap = 90.6562
PHY-3002 : Step(5): len = 431292, overlap = 102.188
PHY-3002 : Step(6): len = 386438, overlap = 137.906
PHY-3002 : Step(7): len = 348391, overlap = 128.344
PHY-3002 : Step(8): len = 321612, overlap = 136.844
PHY-3002 : Step(9): len = 282243, overlap = 164
PHY-3002 : Step(10): len = 251318, overlap = 193.938
PHY-3002 : Step(11): len = 232622, overlap = 210.375
PHY-3002 : Step(12): len = 223366, overlap = 223.125
PHY-3002 : Step(13): len = 204150, overlap = 241.188
PHY-3002 : Step(14): len = 189598, overlap = 247.656
PHY-3002 : Step(15): len = 182794, overlap = 263.438
PHY-3002 : Step(16): len = 169897, overlap = 279.375
PHY-3002 : Step(17): len = 165066, overlap = 292.188
PHY-3002 : Step(18): len = 161813, overlap = 298.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03825e-05
PHY-3002 : Step(19): len = 165965, overlap = 284.469
PHY-3002 : Step(20): len = 172803, overlap = 272.688
PHY-3002 : Step(21): len = 197362, overlap = 175.938
PHY-3002 : Step(22): len = 213005, overlap = 147.938
PHY-3002 : Step(23): len = 205832, overlap = 153.844
PHY-3002 : Step(24): len = 205302, overlap = 128.406
PHY-3002 : Step(25): len = 202326, overlap = 113
PHY-3002 : Step(26): len = 195194, overlap = 112
PHY-3002 : Step(27): len = 192337, overlap = 99.75
PHY-3002 : Step(28): len = 187999, overlap = 103.156
PHY-3002 : Step(29): len = 185342, overlap = 97.75
PHY-3002 : Step(30): len = 178249, overlap = 101.312
PHY-3002 : Step(31): len = 176034, overlap = 93.8438
PHY-3002 : Step(32): len = 176959, overlap = 101.812
PHY-3002 : Step(33): len = 172676, overlap = 94.7812
PHY-3002 : Step(34): len = 170645, overlap = 90.875
PHY-3002 : Step(35): len = 169840, overlap = 90.7812
PHY-3002 : Step(36): len = 166517, overlap = 86.2812
PHY-3002 : Step(37): len = 166070, overlap = 85.4062
PHY-3002 : Step(38): len = 163208, overlap = 76.5938
PHY-3002 : Step(39): len = 161861, overlap = 68.0938
PHY-3002 : Step(40): len = 160405, overlap = 59.5
PHY-3002 : Step(41): len = 160858, overlap = 60.875
PHY-3002 : Step(42): len = 159478, overlap = 51.0938
PHY-3002 : Step(43): len = 156788, overlap = 55.3438
PHY-3002 : Step(44): len = 156520, overlap = 51.125
PHY-3002 : Step(45): len = 155626, overlap = 55.3125
PHY-3002 : Step(46): len = 155087, overlap = 57.5
PHY-3002 : Step(47): len = 152637, overlap = 49.3438
PHY-3002 : Step(48): len = 151809, overlap = 47.625
PHY-3002 : Step(49): len = 152139, overlap = 39.125
PHY-3002 : Step(50): len = 150438, overlap = 46.0625
PHY-3002 : Step(51): len = 150085, overlap = 46.25
PHY-3002 : Step(52): len = 149595, overlap = 45.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07649e-05
PHY-3002 : Step(53): len = 148910, overlap = 45.4688
PHY-3002 : Step(54): len = 149107, overlap = 45.5312
PHY-3002 : Step(55): len = 150906, overlap = 40.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.15298e-05
PHY-3002 : Step(56): len = 152824, overlap = 37.6875
PHY-3002 : Step(57): len = 153623, overlap = 37.625
PHY-3002 : Step(58): len = 163243, overlap = 34.5938
PHY-3002 : Step(59): len = 169296, overlap = 35.2812
PHY-3002 : Step(60): len = 169823, overlap = 34.7188
PHY-3002 : Step(61): len = 170816, overlap = 35.1875
PHY-3002 : Step(62): len = 171605, overlap = 37.625
PHY-3002 : Step(63): len = 173175, overlap = 37.625
PHY-3002 : Step(64): len = 174030, overlap = 40.2188
PHY-3002 : Step(65): len = 173903, overlap = 41.125
PHY-3002 : Step(66): len = 173473, overlap = 39.5625
PHY-3002 : Step(67): len = 172967, overlap = 39.5
PHY-3002 : Step(68): len = 173402, overlap = 39.4375
PHY-3002 : Step(69): len = 171655, overlap = 39.6875
PHY-3002 : Step(70): len = 171578, overlap = 39.6875
PHY-3002 : Step(71): len = 171108, overlap = 39.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.30596e-05
PHY-3002 : Step(72): len = 171599, overlap = 39.4062
PHY-3002 : Step(73): len = 171803, overlap = 39.4062
PHY-3002 : Step(74): len = 172855, overlap = 34.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00014183
PHY-3002 : Step(75): len = 173700, overlap = 35.0625
PHY-3002 : Step(76): len = 174200, overlap = 35.3125
PHY-3002 : Step(77): len = 183616, overlap = 32.7812
PHY-3002 : Step(78): len = 189040, overlap = 29.1875
PHY-3002 : Step(79): len = 191362, overlap = 31.625
PHY-3002 : Step(80): len = 192392, overlap = 27.8125
PHY-3002 : Step(81): len = 192248, overlap = 27
PHY-3002 : Step(82): len = 193465, overlap = 29.25
PHY-3002 : Step(83): len = 194563, overlap = 30.25
PHY-3002 : Step(84): len = 194284, overlap = 30.25
PHY-3002 : Step(85): len = 193575, overlap = 28
PHY-3002 : Step(86): len = 193075, overlap = 25.75
PHY-3002 : Step(87): len = 193153, overlap = 25.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000283661
PHY-3002 : Step(88): len = 193186, overlap = 25.75
PHY-3002 : Step(89): len = 193256, overlap = 25.75
PHY-3002 : Step(90): len = 193561, overlap = 25.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017467s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (89.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 237784, over cnt = 957(2%), over = 4244, worst = 38
PHY-1001 : End global iterations;  0.434399s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (158.3%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 40.80, top10 = 33.31, top15 = 28.96.
PHY-3001 : End congestion estimation;  0.563979s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (144.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.173207s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.77937e-06
PHY-3002 : Step(91): len = 189083, overlap = 31.5625
PHY-3002 : Step(92): len = 188434, overlap = 34.125
PHY-3002 : Step(93): len = 177605, overlap = 37.9688
PHY-3002 : Step(94): len = 176095, overlap = 45.9688
PHY-3002 : Step(95): len = 169646, overlap = 56.3125
PHY-3002 : Step(96): len = 168832, overlap = 58.6875
PHY-3002 : Step(97): len = 165960, overlap = 62.4062
PHY-3002 : Step(98): len = 166086, overlap = 62.5
PHY-3002 : Step(99): len = 164872, overlap = 62.5938
PHY-3002 : Step(100): len = 164771, overlap = 61.4062
PHY-3002 : Step(101): len = 164465, overlap = 60.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95587e-05
PHY-3002 : Step(102): len = 164451, overlap = 59.5
PHY-3002 : Step(103): len = 164622, overlap = 59.4375
PHY-3002 : Step(104): len = 165354, overlap = 60.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.91175e-05
PHY-3002 : Step(105): len = 170887, overlap = 56.6875
PHY-3002 : Step(106): len = 171662, overlap = 56
PHY-3002 : Step(107): len = 180206, overlap = 50.1562
PHY-3002 : Step(108): len = 181750, overlap = 46.6875
PHY-3002 : Step(109): len = 182439, overlap = 45.6875
PHY-3002 : Step(110): len = 181628, overlap = 41.5
PHY-3002 : Step(111): len = 181687, overlap = 40.7188
PHY-3002 : Step(112): len = 180651, overlap = 32.5938
PHY-3002 : Step(113): len = 180782, overlap = 26.8438
PHY-3002 : Step(114): len = 180585, overlap = 30.4688
PHY-3002 : Step(115): len = 181362, overlap = 26.2188
PHY-3002 : Step(116): len = 181029, overlap = 29.5312
PHY-3002 : Step(117): len = 181159, overlap = 29.4062
PHY-3002 : Step(118): len = 179980, overlap = 27.3125
PHY-3002 : Step(119): len = 179972, overlap = 28.1562
PHY-3002 : Step(120): len = 180086, overlap = 28.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.8235e-05
PHY-3002 : Step(121): len = 180453, overlap = 29.9375
PHY-3002 : Step(122): len = 180914, overlap = 29.5312
PHY-3002 : Step(123): len = 180914, overlap = 29.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000145027
PHY-3002 : Step(124): len = 191449, overlap = 27.125
PHY-3002 : Step(125): len = 192855, overlap = 27.2812
PHY-3002 : Step(126): len = 194265, overlap = 24.5312
PHY-3002 : Step(127): len = 194695, overlap = 24.5625
PHY-3002 : Step(128): len = 199600, overlap = 13.8438
PHY-3002 : Step(129): len = 205284, overlap = 7.625
PHY-3002 : Step(130): len = 208135, overlap = 7.6875
PHY-3002 : Step(131): len = 207598, overlap = 9.3125
PHY-3002 : Step(132): len = 207702, overlap = 9.5625
PHY-3002 : Step(133): len = 204999, overlap = 8.09375
PHY-3002 : Step(134): len = 203149, overlap = 6.3125
PHY-3002 : Step(135): len = 202549, overlap = 6.375
PHY-3002 : Step(136): len = 200776, overlap = 5.125
PHY-3002 : Step(137): len = 200570, overlap = 3.8125
PHY-3002 : Step(138): len = 199734, overlap = 3.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000290055
PHY-3002 : Step(139): len = 202181, overlap = 4.75
PHY-3002 : Step(140): len = 203340, overlap = 4.75
PHY-3002 : Step(141): len = 204475, overlap = 4.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000554153
PHY-3002 : Step(142): len = 207832, overlap = 3.5625
PHY-3002 : Step(143): len = 214315, overlap = 4.5625
PHY-3002 : Step(144): len = 220610, overlap = 5.25
PHY-3002 : Step(145): len = 224298, overlap = 5.09375
PHY-3002 : Step(146): len = 223948, overlap = 3.5
PHY-3002 : Step(147): len = 223395, overlap = 1.6875
PHY-3002 : Step(148): len = 222749, overlap = 1.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 31/7373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 260320, over cnt = 985(2%), over = 4104, worst = 31
PHY-1001 : End global iterations;  0.454296s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (175.4%)

PHY-1001 : Congestion index: top1 = 48.25, top5 = 37.66, top10 = 31.71, top15 = 27.89.
PHY-3001 : End congestion estimation;  0.576593s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (159.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.176956s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.89006e-05
PHY-3002 : Step(149): len = 223016, overlap = 71.4688
PHY-3002 : Step(150): len = 224166, overlap = 63.625
PHY-3002 : Step(151): len = 220674, overlap = 51.7188
PHY-3002 : Step(152): len = 220795, overlap = 49.25
PHY-3002 : Step(153): len = 220159, overlap = 52
PHY-3002 : Step(154): len = 216931, overlap = 47
PHY-3002 : Step(155): len = 216678, overlap = 46.1875
PHY-3002 : Step(156): len = 213933, overlap = 44.5
PHY-3002 : Step(157): len = 212113, overlap = 42.4688
PHY-3002 : Step(158): len = 211893, overlap = 42.75
PHY-3002 : Step(159): len = 211103, overlap = 44.4375
PHY-3002 : Step(160): len = 209994, overlap = 46.7812
PHY-3002 : Step(161): len = 209779, overlap = 44.875
PHY-3002 : Step(162): len = 209240, overlap = 46.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000177801
PHY-3002 : Step(163): len = 212044, overlap = 44.0625
PHY-3002 : Step(164): len = 214677, overlap = 41.6875
PHY-3002 : Step(165): len = 215702, overlap = 42.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00034754
PHY-3002 : Step(166): len = 218239, overlap = 39.25
PHY-3002 : Step(167): len = 221854, overlap = 38.3125
PHY-3002 : Step(168): len = 226369, overlap = 34.8125
PHY-3002 : Step(169): len = 228460, overlap = 33.5
PHY-3002 : Step(170): len = 228027, overlap = 32.8125
PHY-3002 : Step(171): len = 227691, overlap = 30.625
PHY-3002 : Step(172): len = 227593, overlap = 30.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000695081
PHY-3002 : Step(173): len = 229994, overlap = 30.7812
PHY-3002 : Step(174): len = 232059, overlap = 27.9375
PHY-3002 : Step(175): len = 233413, overlap = 26.25
PHY-3002 : Step(176): len = 234828, overlap = 25.4375
PHY-3002 : Step(177): len = 236792, overlap = 24.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00131808
PHY-3002 : Step(178): len = 238076, overlap = 23.0938
PHY-3002 : Step(179): len = 238942, overlap = 22.6875
PHY-3002 : Step(180): len = 239903, overlap = 21.8438
PHY-3002 : Step(181): len = 241430, overlap = 21.75
PHY-3002 : Step(182): len = 242903, overlap = 21.375
PHY-3002 : Step(183): len = 244581, overlap = 21.3125
PHY-3002 : Step(184): len = 245294, overlap = 19.7188
PHY-3002 : Step(185): len = 245697, overlap = 19.8438
PHY-3002 : Step(186): len = 246427, overlap = 19.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00228159
PHY-3002 : Step(187): len = 247043, overlap = 19.8125
PHY-3002 : Step(188): len = 247830, overlap = 19.375
PHY-3002 : Step(189): len = 249112, overlap = 18.7188
PHY-3002 : Step(190): len = 251887, overlap = 18.75
PHY-3002 : Step(191): len = 253212, overlap = 18.7812
PHY-3002 : Step(192): len = 254191, overlap = 18.7188
PHY-3002 : Step(193): len = 255011, overlap = 17.9375
PHY-3002 : Step(194): len = 255584, overlap = 18.7812
PHY-3002 : Step(195): len = 256248, overlap = 18.75
PHY-3002 : Step(196): len = 257475, overlap = 16.9375
PHY-3002 : Step(197): len = 258168, overlap = 17.4688
PHY-3002 : Step(198): len = 258698, overlap = 17.7812
PHY-3002 : Step(199): len = 258975, overlap = 17.5
PHY-3002 : Step(200): len = 259173, overlap = 17.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00433194
PHY-3002 : Step(201): len = 259519, overlap = 17.6875
PHY-3002 : Step(202): len = 260484, overlap = 17.7188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29454, tnet num: 7371, tinst num: 6225, tnode num: 36633, tedge num: 48637.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.196404s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (100.6%)

RUN-1004 : used memory is 312 MB, reserved memory is 294 MB, peak memory is 324 MB
OPT-1001 : Total overflow 193.81 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 213/7373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321480, over cnt = 1000(2%), over = 3015, worst = 16
PHY-1001 : End global iterations;  0.529929s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (188.7%)

PHY-1001 : Congestion index: top1 = 40.65, top5 = 32.57, top10 = 28.50, top15 = 26.02.
PHY-1001 : End incremental global routing;  0.649459s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (173.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189297s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (99.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.969929s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (148.2%)

OPT-1001 : Current memory(MB): used = 318, reserve = 300, peak = 324.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6175/7373.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321480, over cnt = 1000(2%), over = 3015, worst = 16
PHY-1002 : len = 328320, over cnt = 636(1%), over = 1738, worst = 15
PHY-1002 : len = 337056, over cnt = 199(0%), over = 533, worst = 12
PHY-1002 : len = 340080, over cnt = 50(0%), over = 120, worst = 11
PHY-1002 : len = 341208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.523678s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (152.2%)

PHY-1001 : Congestion index: top1 = 35.24, top5 = 29.06, top10 = 26.10, top15 = 24.21.
OPT-1001 : End congestion update;  0.649343s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (144.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7371 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136597s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.786073s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (137.2%)

OPT-1001 : Current memory(MB): used = 323, reserve = 305, peak = 324.
OPT-1001 : End physical optimization;  3.014901s wall, 3.671875s user + 0.093750s system = 3.765625s CPU (124.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2457 LUT to BLE ...
SYN-4008 : Packed 2457 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 512 SEQ with LUT/SLICE
SYN-4006 : 970 single LUT's are left
SYN-4006 : 541 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2998/5599 primitive instances ...
PHY-3001 : End packing;  0.307420s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3288 instances
RUN-1001 : 1558 mslices, 1558 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6311 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3833 nets have 2 pins
RUN-1001 : 1543 nets have [3 - 5] pins
RUN-1001 : 770 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3286 instances, 3116 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1043 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 258267, Over = 40.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3135/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327968, over cnt = 372(1%), over = 568, worst = 9
PHY-1002 : len = 329632, over cnt = 217(0%), over = 288, worst = 5
PHY-1002 : len = 331720, over cnt = 67(0%), over = 87, worst = 4
PHY-1002 : len = 332200, over cnt = 31(0%), over = 37, worst = 4
PHY-1002 : len = 332456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.602195s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (145.3%)

PHY-1001 : Congestion index: top1 = 34.85, top5 = 28.18, top10 = 25.10, top15 = 23.11.
PHY-3001 : End congestion estimation;  0.748836s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (135.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25670, tnet num: 6309, tinst num: 3286, tnode num: 30877, tedge num: 44224.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.325903s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (100.2%)

RUN-1004 : used memory is 330 MB, reserved memory is 313 MB, peak memory is 330 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.516189s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.12474e-05
PHY-3002 : Step(203): len = 242724, overlap = 41
PHY-3002 : Step(204): len = 233635, overlap = 39.5
PHY-3002 : Step(205): len = 224625, overlap = 41.5
PHY-3002 : Step(206): len = 220430, overlap = 44.5
PHY-3002 : Step(207): len = 217963, overlap = 47.25
PHY-3002 : Step(208): len = 214915, overlap = 50.5
PHY-3002 : Step(209): len = 213852, overlap = 51.25
PHY-3002 : Step(210): len = 213375, overlap = 53
PHY-3002 : Step(211): len = 212845, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102495
PHY-3002 : Step(212): len = 218222, overlap = 50
PHY-3002 : Step(213): len = 220317, overlap = 46.5
PHY-3002 : Step(214): len = 224202, overlap = 41
PHY-3002 : Step(215): len = 225955, overlap = 37.25
PHY-3002 : Step(216): len = 227319, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00020499
PHY-3002 : Step(217): len = 231230, overlap = 31.5
PHY-3002 : Step(218): len = 233339, overlap = 32.25
PHY-3002 : Step(219): len = 236866, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.017715s wall, 0.671875s user + 1.828125s system = 2.500000s CPU (245.6%)

PHY-3001 : Trial Legalized: Len = 256645
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 332/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 320016, over cnt = 484(1%), over = 737, worst = 6
PHY-1002 : len = 322336, over cnt = 268(0%), over = 359, worst = 4
PHY-1002 : len = 325288, over cnt = 55(0%), over = 70, worst = 4
PHY-1002 : len = 325904, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 326040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.930320s wall, 1.375000s user + 0.062500s system = 1.437500s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 33.00, top5 = 28.10, top10 = 25.29, top15 = 23.41.
PHY-3001 : End congestion estimation;  1.121203s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (144.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.185298s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.22098e-05
PHY-3002 : Step(220): len = 246530, overlap = 0.25
PHY-3002 : Step(221): len = 238884, overlap = 6.75
PHY-3002 : Step(222): len = 236464, overlap = 8.25
PHY-3002 : Step(223): len = 235654, overlap = 9.25
PHY-3002 : Step(224): len = 234622, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013683s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.2%)

PHY-3001 : Legalized: Len = 241042, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030309s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.1%)

PHY-3001 : 29 instances has been re-located, deltaX = 5, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 241534, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25670, tnet num: 6309, tinst num: 3286, tnode num: 30877, tedge num: 44224.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.490787s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (97.5%)

RUN-1004 : used memory is 328 MB, reserved memory is 310 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2595/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 310088, over cnt = 452(1%), over = 654, worst = 6
PHY-1002 : len = 311920, over cnt = 251(0%), over = 353, worst = 5
PHY-1002 : len = 314272, over cnt = 99(0%), over = 134, worst = 4
PHY-1002 : len = 315360, over cnt = 23(0%), over = 30, worst = 4
PHY-1002 : len = 315616, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.735845s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (129.5%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 27.57, top10 = 24.79, top15 = 23.04.
PHY-1001 : End incremental global routing;  0.887070s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (125.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.181107s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.196573s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (117.5%)

OPT-1001 : Current memory(MB): used = 334, reserve = 317, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5369/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315616, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 315624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 315656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.158880s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.3%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 27.56, top10 = 24.79, top15 = 23.04.
OPT-1001 : End congestion update;  0.303332s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (103.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.146741s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.8%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.450233s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 336, reserve = 319, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131914s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5369/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045829s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.3%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 27.56, top10 = 24.79, top15 = 23.04.
PHY-1001 : End incremental global routing;  0.188956s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174419s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5369/6311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049691s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (125.8%)

PHY-1001 : Congestion index: top1 = 32.39, top5 = 27.56, top10 = 24.79, top15 = 23.04.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155747s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.045441s wall, 4.203125s user + 0.078125s system = 4.281250s CPU (105.8%)

RUN-1003 : finish command "place" in  24.300687s wall, 44.046875s user + 11.406250s system = 55.453125s CPU (228.2%)

RUN-1004 : used memory is 297 MB, reserved memory is 278 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3288 instances
RUN-1001 : 1558 mslices, 1558 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6311 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3833 nets have 2 pins
RUN-1001 : 1543 nets have [3 - 5] pins
RUN-1001 : 770 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25670, tnet num: 6309, tinst num: 3286, tnode num: 30877, tedge num: 44224.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.308855s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.3%)

RUN-1004 : used memory is 322 MB, reserved memory is 306 MB, peak memory is 353 MB
PHY-1001 : 1558 mslices, 1558 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299112, over cnt = 567(1%), over = 918, worst = 8
PHY-1002 : len = 302816, over cnt = 310(0%), over = 458, worst = 6
PHY-1002 : len = 305408, over cnt = 152(0%), over = 211, worst = 6
PHY-1002 : len = 307328, over cnt = 36(0%), over = 49, worst = 3
PHY-1002 : len = 307912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.852359s wall, 1.328125s user + 0.109375s system = 1.437500s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 32.65, top5 = 27.40, top10 = 24.72, top15 = 22.93.
PHY-1001 : End global routing;  0.991201s wall, 1.484375s user + 0.109375s system = 1.593750s CPU (160.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 356, reserve = 339, peak = 360.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 613, reserve = 599, peak = 613.
PHY-1001 : End build detailed router design. 4.097941s wall, 4.031250s user + 0.062500s system = 4.093750s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.218906s wall, 4.171875s user + 0.046875s system = 4.218750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 646, reserve = 633, peak = 646.
PHY-1001 : End phase 1; 4.224745s wall, 4.187500s user + 0.046875s system = 4.234375s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2392 net; 2.727615s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (100.2%)

PHY-1022 : len = 846872, over cnt = 151(0%), over = 151, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 650, reserve = 637, peak = 650.
PHY-1001 : End initial routed; 9.565340s wall, 17.578125s user + 0.046875s system = 17.625000s CPU (184.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5095(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.624340s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 656, reserve = 643, peak = 656.
PHY-1001 : End phase 2; 11.189760s wall, 19.203125s user + 0.046875s system = 19.250000s CPU (172.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 846872, over cnt = 151(0%), over = 151, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022237s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 842392, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.185227s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (194.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 842456, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.077426s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (121.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 842232, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.054555s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5095(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.632464s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 23 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.765055s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 689, reserve = 678, peak = 689.
PHY-1001 : End phase 3; 2.910145s wall, 3.046875s user + 0.046875s system = 3.093750s CPU (106.3%)

PHY-1003 : Routed, final wirelength = 842232
PHY-1001 : Current memory(MB): used = 691, reserve = 679, peak = 691.
PHY-1001 : End export database. 0.022759s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.7%)

PHY-1001 : End detail routing;  22.721744s wall, 30.750000s user + 0.218750s system = 30.968750s CPU (136.3%)

RUN-1003 : finish command "route" in  25.289142s wall, 33.796875s user + 0.328125s system = 34.125000s CPU (134.9%)

RUN-1004 : used memory is 657 MB, reserved memory is 645 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5375   out of  19600   27.42%
#reg                     2190   out of  19600   11.17%
#le                      5916
  #lut only              3726   out of   5916   62.98%
  #reg only               541   out of   5916    9.14%
  #lut&reg               1649   out of   5916   27.87%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                             Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                  977
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                               186
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                               46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                               36
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_cam_vga_out/vcnt_b_n_syn_14.q0                   21
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_38.q0                       18
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_23.f0          11
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_9.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                   6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                               0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5916   |3964    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |756    |498     |161     |395     |2       |0       |
|    command1                          |command                                    |57     |56      |0       |46      |0       |0       |
|    control1                          |control_interface                          |92     |59      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |6      |6       |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |81      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |81      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |30      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |31      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |61      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |61      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |21      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |19      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |67      |44      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |579    |561     |9       |83      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |174    |174     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |98     |53      |17      |64      |0       |0       |
|  u_image_process                     |image_process                              |4126   |2564    |1170    |1558    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |174    |106     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |163    |102     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |175    |114     |45      |86      |2       |0       |
|      u_three_martix_3                |three_martix                               |162    |107     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |929    |644     |249     |255     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |749    |437     |235     |276     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |510    |314     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |19      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |239    |123     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |726    |434     |235     |255     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |501    |311     |190     |119     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |87     |57      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |225    |123     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |732    |430     |235     |261     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |305     |190     |122     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |81     |51      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |237    |125     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |79     |25      |14      |51      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |359    |212     |92      |160     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |148    |97      |47      |48      |0       |0       |
|      u_three_martix_2                |three_martix                               |211    |115     |45      |112     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |39     |39      |0       |28      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |175    |151     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3752  
    #2          2       659   
    #3          3       567   
    #4          4       269   
    #5        5-10      785   
    #6        11-50     125   
    #7       51-100      8    
    #8       101-500     3    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3286
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6311, pip num: 59734
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 23
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3070 valid insts, and 183714 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.283310s wall, 64.312500s user + 0.484375s system = 64.796875s CPU (1226.4%)

RUN-1004 : used memory is 684 MB, reserved memory is 673 MB, peak memory is 841 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_163519.log"
