\hypertarget{class_l_e_ds_1_1_l_e_ds}{}\section{L\+E\+Ds Architecture Reference}
\label{class_l_e_ds_1_1_l_e_ds}\index{L\+E\+Ds@{L\+E\+Ds}}
\subsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_l_e_ds_1_1_l_e_ds_a0b2ae93f7930ef5bc4cc2730b8c405d1}{P\+R\+O\+C\+E\+S\+S\+\_\+11}{\bfseries  ( {\bfseries {\bfseries \hyperlink{class_l_e_ds_a4b5e1e3eba67b2e61c77c9a719d8518c}{C\+L\+O\+C\+K\+\_\+50}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_l_e_ds_1_1_l_e_ds_aa45ed8f4ade73b3c1510f9df8ec7dd9c}{C\+L\+K\+\_\+\+F\+R\+E\+Q} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50000000} \textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_l_e_ds_1_1_l_e_ds_a1890617960a841a3d027f78733169e15}{B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_l_e_ds_1_1_l_e_ds_a62b6ca896e870c8bfbd7496a8c89efe6}{C\+N\+T\+\_\+\+M\+A\+X} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{class_l_e_ds_1_1_l_e_ds_aa45ed8f4ade73b3c1510f9df8ec7dd9c}{C\+L\+K\+\_\+\+F\+R\+E\+Q}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{class_l_e_ds_1_1_l_e_ds_a1890617960a841a3d027f78733169e15}{B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_l_e_ds_1_1_l_e_ds_a17db0b3b66ebd22d100f607c5589f41d}{cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_l_e_ds_1_1_l_e_ds_a15ab33796b0132ed52d27866826e80ef}{blink} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 22 of file L\+E\+Ds.\+vhd.



\subsection{Member Function Documentation}
\hypertarget{class_l_e_ds_1_1_l_e_ds_a0b2ae93f7930ef5bc4cc2730b8c405d1}{}\index{L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}!P\+R\+O\+C\+E\+S\+S\+\_\+11@{P\+R\+O\+C\+E\+S\+S\+\_\+11}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+11@{P\+R\+O\+C\+E\+S\+S\+\_\+11}!L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}}
\subsubsection[{P\+R\+O\+C\+E\+S\+S\+\_\+11}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+11(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf C\+L\+O\+C\+K\+\_\+50}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{class_l_e_ds_1_1_l_e_ds_a0b2ae93f7930ef5bc4cc2730b8c405d1}


Definition at line 29 of file L\+E\+Ds.\+vhd.



\subsection{Member Data Documentation}
\hypertarget{class_l_e_ds_1_1_l_e_ds_a15ab33796b0132ed52d27866826e80ef}{}\index{L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}!blink@{blink}}
\index{blink@{blink}!L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}}
\subsubsection[{blink}]{\setlength{\rightskip}{0pt plus 5cm}{\bf blink} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_l_e_ds_1_1_l_e_ds_a15ab33796b0132ed52d27866826e80ef}


Definition at line 27 of file L\+E\+Ds.\+vhd.

\hypertarget{class_l_e_ds_1_1_l_e_ds_a1890617960a841a3d027f78733169e15}{}\index{L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}!B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q@{B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q}}
\index{B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q@{B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q}!L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}}
\subsubsection[{B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{class_l_e_ds_1_1_l_e_ds_a1890617960a841a3d027f78733169e15}


Definition at line 24 of file L\+E\+Ds.\+vhd.

\hypertarget{class_l_e_ds_1_1_l_e_ds_aa45ed8f4ade73b3c1510f9df8ec7dd9c}{}\index{L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}!C\+L\+K\+\_\+\+F\+R\+E\+Q@{C\+L\+K\+\_\+\+F\+R\+E\+Q}}
\index{C\+L\+K\+\_\+\+F\+R\+E\+Q@{C\+L\+K\+\_\+\+F\+R\+E\+Q}!L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}}
\subsubsection[{C\+L\+K\+\_\+\+F\+R\+E\+Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+K\+\_\+\+F\+R\+E\+Q} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50000000} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{class_l_e_ds_1_1_l_e_ds_aa45ed8f4ade73b3c1510f9df8ec7dd9c}


Definition at line 23 of file L\+E\+Ds.\+vhd.

\hypertarget{class_l_e_ds_1_1_l_e_ds_a17db0b3b66ebd22d100f607c5589f41d}{}\index{L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}!cnt@{cnt}}
\index{cnt@{cnt}!L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}}
\subsubsection[{cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_l_e_ds_1_1_l_e_ds_a17db0b3b66ebd22d100f607c5589f41d}


Definition at line 26 of file L\+E\+Ds.\+vhd.

\hypertarget{class_l_e_ds_1_1_l_e_ds_a62b6ca896e870c8bfbd7496a8c89efe6}{}\index{L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}!C\+N\+T\+\_\+\+M\+A\+X@{C\+N\+T\+\_\+\+M\+A\+X}}
\index{C\+N\+T\+\_\+\+M\+A\+X@{C\+N\+T\+\_\+\+M\+A\+X}!L\+E\+Ds\+::\+L\+E\+Ds@{L\+E\+Ds\+::\+L\+E\+Ds}}
\subsubsection[{C\+N\+T\+\_\+\+M\+A\+X}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+N\+T\+\_\+\+M\+A\+X} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf C\+L\+K\+\_\+\+F\+R\+E\+Q}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf B\+L\+I\+N\+K\+\_\+\+F\+R\+E\+Q}} \textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{class_l_e_ds_1_1_l_e_ds_a62b6ca896e870c8bfbd7496a8c89efe6}


Definition at line 25 of file L\+E\+Ds.\+vhd.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{_l_e_ds_8vhd}{L\+E\+Ds.\+vhd}\end{DoxyCompactItemize}
