\subsection{altera\+\_\+avalon\+\_\+spi\+\_\+regs.\+h}
\label{altera__avalon__spi__regs_8h_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/software/lms\+\_\+ctr\+\_\+bsp/drivers/inc/altera\+\_\+avalon\+\_\+spi\+\_\+regs.\+h@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/software/lms\+\_\+ctr\+\_\+bsp/drivers/inc/altera\+\_\+avalon\+\_\+spi\+\_\+regs.\+h}}

\begin{DoxyCode}
00001 \textcolor{comment}{/******************************************************************************}
00002 \textcolor{comment}{*                                                                             *}
00003 \textcolor{comment}{* License Agreement                                                           *}
00004 \textcolor{comment}{*                                                                             *}
00005 \textcolor{comment}{* Copyright (c) 2003 Altera Corporation, San Jose, California, USA.           *}
00006 \textcolor{comment}{* All rights reserved.                                                        *}
00007 \textcolor{comment}{*                                                                             *}
00008 \textcolor{comment}{* Permission is hereby granted, free of charge, to any person obtaining a     *}
00009 \textcolor{comment}{* copy of this software and associated documentation files (the "Software"),  *}
00010 \textcolor{comment}{* to deal in the Software without restriction, including without limitation   *}
00011 \textcolor{comment}{* the rights to use, copy, modify, merge, publish, distribute, sublicense,    *}
00012 \textcolor{comment}{* and/or sell copies of the Software, and to permit persons to whom the       *}
00013 \textcolor{comment}{* Software is furnished to do so, subject to the following conditions:        *}
00014 \textcolor{comment}{*                                                                             *}
00015 \textcolor{comment}{* The above copyright notice and this permission notice shall be included in  *}
00016 \textcolor{comment}{* all copies or substantial portions of the Software.                         *}
00017 \textcolor{comment}{*                                                                             *}
00018 \textcolor{comment}{* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR  *}
00019 \textcolor{comment}{* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,    *}
00020 \textcolor{comment}{* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE *}
00021 \textcolor{comment}{* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER      *}
00022 \textcolor{comment}{* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING     *}
00023 \textcolor{comment}{* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER         *}
00024 \textcolor{comment}{* DEALINGS IN THE SOFTWARE.                                                   *}
00025 \textcolor{comment}{*                                                                             *}
00026 \textcolor{comment}{* This agreement shall be governed in all respects by the laws of the State   *}
00027 \textcolor{comment}{* of California and by the laws of the United States of America.              *}
00028 \textcolor{comment}{*                                                                             *}
00029 \textcolor{comment}{******************************************************************************/}
00030 
00031 \textcolor{preprocessor}{#ifndef \_\_ALTERA\_AVALON\_SPI\_REGS\_H\_\_}
00032 \textcolor{preprocessor}{#define \_\_ALTERA\_AVALON\_SPI\_REGS\_H\_\_}
00033 
00034 \textcolor{preprocessor}{#include <io.h>}
00035 
00036 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_RXDATA\_REG                  0}
00037 \textcolor{preprocessor}{#define IOADDR\_ALTERA\_AVALON\_SPI\_RXDATA(base)         \_\_IO\_CALC\_ADDRESS\_NATIVE(base,
       ALTERA\_AVALON\_SPI\_RXDATA\_REG)}
00038 \textcolor{preprocessor}{#define IORD\_ALTERA\_AVALON\_SPI\_RXDATA(base)           IORD(base, ALTERA\_AVALON\_SPI\_RXDATA\_REG) }
00039 \textcolor{preprocessor}{#define IOWR\_ALTERA\_AVALON\_SPI\_RXDATA(base, data)     IOWR(base, ALTERA\_AVALON\_SPI\_RXDATA\_REG, data)}
00040 
00041 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_TXDATA\_REG                  1}
00042 \textcolor{preprocessor}{#define IOADDR\_ALTERA\_AVALON\_SPI\_TXDATA(base)         \_\_IO\_CALC\_ADDRESS\_NATIVE(base,
       ALTERA\_AVALON\_SPI\_TXDATA\_REG)}
00043 \textcolor{preprocessor}{#define IORD\_ALTERA\_AVALON\_SPI\_TXDATA(base)           IORD(base, ALTERA\_AVALON\_SPI\_TXDATA\_REG) }
00044 \textcolor{preprocessor}{#define IOWR\_ALTERA\_AVALON\_SPI\_TXDATA(base, data)     IOWR(base, ALTERA\_AVALON\_SPI\_TXDATA\_REG, data)}
00045 
00046 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_REG                  2}
00047 \textcolor{preprocessor}{#define IOADDR\_ALTERA\_AVALON\_SPI\_STATUS(base)         \_\_IO\_CALC\_ADDRESS\_NATIVE(base,
       ALTERA\_AVALON\_SPI\_STATUS\_REG)}
00048 \textcolor{preprocessor}{#define IORD\_ALTERA\_AVALON\_SPI\_STATUS(base)           IORD(base, ALTERA\_AVALON\_SPI\_STATUS\_REG) }
00049 \textcolor{preprocessor}{#define IOWR\_ALTERA\_AVALON\_SPI\_STATUS(base, data)     IOWR(base, ALTERA\_AVALON\_SPI\_STATUS\_REG, data)}
00050 
00051 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_ROE\_MSK              (0x8)}
00052 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_ROE\_OFST             (3)}
00053 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_TOE\_MSK              (0x10)}
00054 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_TOE\_OFST             (4)}
00055 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_TMT\_MSK              (0x20)}
00056 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_TMT\_OFST             (5)}
00057 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_TRDY\_MSK             (0x40)}
00058 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_TRDY\_OFST            (6)}
00059 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_RRDY\_MSK             (0x80)}
00060 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_RRDY\_OFST            (7)}
00061 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_E\_MSK                (0x100)}
00062 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_STATUS\_E\_OFST               (8)}
00063 
00064 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_REG                 3}
00065 \textcolor{preprocessor}{#define IOADDR\_ALTERA\_AVALON\_SPI\_CONTROL(base)        \_\_IO\_CALC\_ADDRESS\_NATIVE(base,
       ALTERA\_AVALON\_SPI\_CONTROL\_REG)}
00066 \textcolor{preprocessor}{#define IORD\_ALTERA\_AVALON\_SPI\_CONTROL(base)          IORD(base, ALTERA\_AVALON\_SPI\_CONTROL\_REG) }
00067 \textcolor{preprocessor}{#define IOWR\_ALTERA\_AVALON\_SPI\_CONTROL(base, data)    IOWR(base, ALTERA\_AVALON\_SPI\_CONTROL\_REG, data)}
00068 
00069 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_IROE\_MSK            (0x8)}
00070 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_IROE\_OFST           (3)}
00071 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_ITOE\_MSK            (0x10)}
00072 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_ITOE\_OFST           (4)}
00073 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_ITRDY\_MSK           (0x40)}
00074 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_ITRDY\_OFS           (6)}
00075 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_IRRDY\_MSK           (0x80)}
00076 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_IRRDY\_OFS           (7)}
00077 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_IE\_MSK              (0x100)}
00078 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_IE\_OFST             (8)}
00079 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_SSO\_MSK             (0x400)}
00080 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_CONTROL\_SSO\_OFST            (10)}
00081 
00082 \textcolor{preprocessor}{#define ALTERA\_AVALON\_SPI\_SLAVE\_SEL\_REG               5}
00083 \textcolor{preprocessor}{#define IOADDR\_ALTERA\_AVALON\_SPI\_SLAVE\_SEL(base)      \_\_IO\_CALC\_ADDRESS\_NATIVE(base,
       ALTERA\_AVALON\_SPI\_SLAVE\_SEL\_REG)}
00084 \textcolor{preprocessor}{#define IORD\_ALTERA\_AVALON\_SPI\_SLAVE\_SEL(base)        IORD(base, ALTERA\_AVALON\_SPI\_SLAVE\_SEL\_REG) }
00085 \textcolor{preprocessor}{#define IOWR\_ALTERA\_AVALON\_SPI\_SLAVE\_SEL(base, data)  IOWR(base, ALTERA\_AVALON\_SPI\_SLAVE\_SEL\_REG, data)}
00086 
00087 \textcolor{preprocessor}{#endif }\textcolor{comment}{/* \_\_ALTERA\_AVALON\_SPI\_REGS\_H\_\_ */}\textcolor{preprocessor}{}
\end{DoxyCode}
