# shift-left-right-load-reg
8-bit loadable shift register in Verilog with left/right shift capability and a testbench for simulation.
