

================================================================
== Vivado HLS Report for 'SCIG_2'
================================================================
* Date:           Mon Jan  6 15:36:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        37|         32|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 32, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 11 12 }
  Pipeline-1 : II = 32, D = 37, States = { 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	14  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond2)
	12  / (!exitcond2)
12 --> 
	11  / true
13 --> 
14 --> 
	51  / (exitcond)
	15  / (!exitcond)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	14  / true
51 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%IFMPadDimSqrt = alloca i10, align 2" [./../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 52 'alloca' 'IFMPadDimSqrt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca [10500 x i16], align 2" [./../hw_library/stream_convolution_slideWindow.h:107]   --->   Operation 53 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inElem_V = alloca [256 x i16], align 2" [./../hw_library/stream_convolution_slideWindow.h:127]   --->   Operation 54 'alloca' 'inElem_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 55 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:68]   --->   Operation 55 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 56 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [./../hw_library/stream_convolution_slideWindow.h:70]   --->   Operation 56 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 57 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 0" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 57 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_V_123 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:72]   --->   Operation 58 'read' 'tmp_V_123' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 59 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_123)" [./../hw_library/stream_convolution_slideWindow.h:74]   --->   Operation 59 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 60 [1/1] (3.63ns)   --->   "%tmp_V_125 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:76]   --->   Operation 60 'read' 'tmp_V_125' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_125)" [./../hw_library/stream_convolution_slideWindow.h:78]   --->   Operation 61 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 62 [1/1] (3.63ns)   --->   "%tmp_V_127 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:80]   --->   Operation 62 'read' 'tmp_V_127' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_127)" [./../hw_library/stream_convolution_slideWindow.h:82]   --->   Operation 63 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 64 [1/1] (3.63ns)   --->   "%tmp_V_129 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:84]   --->   Operation 64 'read' 'tmp_V_129' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 65 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_129)" [./../hw_library/stream_convolution_slideWindow.h:86]   --->   Operation 65 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 66 [1/1] (3.63ns)   --->   "%tmp_V_131 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:88]   --->   Operation 66 'read' 'tmp_V_131' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_131)" [./../hw_library/stream_convolution_slideWindow.h:90]   --->   Operation 67 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 68 [1/1] (3.63ns)   --->   "%tmp_V_133 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:92]   --->   Operation 68 'read' 'tmp_V_133' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 69 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_133)" [./../hw_library/stream_convolution_slideWindow.h:94]   --->   Operation 69 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str162, i32 0, i32 0, [1 x i8]* @p_str163, [1 x i8]* @p_str164, [1 x i8]* @p_str165, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str166, [1 x i8]* @p_str167)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (3.63ns)   --->   "%tmp_V_135 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:96]   --->   Operation 72 'read' 'tmp_V_135' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 73 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_135)" [./../hw_library/stream_convolution_slideWindow.h:98]   --->   Operation 73 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %10" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_131, %tmp_V_125" [./../hw_library/stream_convolution_slideWindow.h:183]   --->   Operation 75 'mul' 'KER_size_0' <Predicate = (!tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%oy = alloca i32"   --->   Operation 76 'alloca' 'oy' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%ox = alloca i32"   --->   Operation 77 'alloca' 'ox' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%ky = alloca i32"   --->   Operation 78 'alloca' 'ky' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%inp_j = alloca i32"   --->   Operation 79 'alloca' 'inp_j' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%inp_i = alloca i32"   --->   Operation 80 'alloca' 'inp_i' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%kx = alloca i32"   --->   Operation 81 'alloca' 'kx' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str56)" [./../hw_library/stream_convolution_slideWindow.h:100]   --->   Operation 82 'specregionbegin' 'tmp' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "store i10 400, i10* %IFMPadDimSqrt, align 2" [./../hw_library/stream_convolution_slideWindow.h:104]   --->   Operation 83 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i10* %IFMPadDimSqrt, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:105]   --->   Operation 84 'specfucore' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (12.5ns)   --->   "%baseIterBound = mul i32 %tmp_V_123, 6520" [./../hw_library/stream_convolution_slideWindow.h:121]   --->   Operation 85 'mul' 'baseIterBound' <Predicate = (tmp_s)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %baseIterBound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:122]   --->   Operation 86 'specfucore' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%inElem_V_addr = getelementptr [256 x i16]* %inElem_V, i64 0, i64 0" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 87 'getelementptr' 'inElem_V_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%inElem_V_addr_1 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 1" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 88 'getelementptr' 'inElem_V_addr_1' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%inElem_V_addr_2 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 89 'getelementptr' 'inElem_V_addr_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%inElem_V_addr_3 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 3" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 90 'getelementptr' 'inElem_V_addr_3' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%inElem_V_addr_4 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 4" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 91 'getelementptr' 'inElem_V_addr_4' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%inElem_V_addr_5 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 5" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 92 'getelementptr' 'inElem_V_addr_5' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%inElem_V_addr_6 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 6" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 93 'getelementptr' 'inElem_V_addr_6' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%inElem_V_addr_7 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 7" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 94 'getelementptr' 'inElem_V_addr_7' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%inElem_V_addr_8 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 8" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 95 'getelementptr' 'inElem_V_addr_8' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%inElem_V_addr_9 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 9" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 96 'getelementptr' 'inElem_V_addr_9' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%inElem_V_addr_10 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 10" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 97 'getelementptr' 'inElem_V_addr_10' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%inElem_V_addr_11 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 11" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 98 'getelementptr' 'inElem_V_addr_11' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%inElem_V_addr_12 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 12" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 99 'getelementptr' 'inElem_V_addr_12' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%inElem_V_addr_13 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 13" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 100 'getelementptr' 'inElem_V_addr_13' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%inElem_V_addr_14 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 14" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 101 'getelementptr' 'inElem_V_addr_14' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%inElem_V_addr_15 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 15" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 102 'getelementptr' 'inElem_V_addr_15' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%inElem_V_addr_16 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 16" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 103 'getelementptr' 'inElem_V_addr_16' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%inElem_V_addr_17 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 17" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 104 'getelementptr' 'inElem_V_addr_17' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%inElem_V_addr_18 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 18" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 105 'getelementptr' 'inElem_V_addr_18' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%inElem_V_addr_19 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 19" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 106 'getelementptr' 'inElem_V_addr_19' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%inElem_V_addr_20 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 20" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 107 'getelementptr' 'inElem_V_addr_20' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%inElem_V_addr_21 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 21" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 108 'getelementptr' 'inElem_V_addr_21' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%inElem_V_addr_22 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 22" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 109 'getelementptr' 'inElem_V_addr_22' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%inElem_V_addr_23 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 23" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 110 'getelementptr' 'inElem_V_addr_23' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%inElem_V_addr_24 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 24" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 111 'getelementptr' 'inElem_V_addr_24' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%inElem_V_addr_25 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 25" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 112 'getelementptr' 'inElem_V_addr_25' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%inElem_V_addr_26 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 26" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 113 'getelementptr' 'inElem_V_addr_26' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%inElem_V_addr_27 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 27" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 114 'getelementptr' 'inElem_V_addr_27' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%inElem_V_addr_28 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 28" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 115 'getelementptr' 'inElem_V_addr_28' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%inElem_V_addr_29 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 29" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 116 'getelementptr' 'inElem_V_addr_29' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%inElem_V_addr_30 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 30" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 117 'getelementptr' 'inElem_V_addr_30' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%inElem_V_addr_31 = getelementptr [256 x i16]* %inElem_V, i64 0, i64 31" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 118 'getelementptr' 'inElem_V_addr_31' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 119 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 120 [1/1] (1.76ns)   --->   "store i32 -2, i32* %inp_i"   --->   Operation 120 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 121 [1/1] (1.76ns)   --->   "store i32 -2, i32* %inp_j"   --->   Operation 121 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 122 [1/1] (1.76ns)   --->   "store i32 0, i32* %ky"   --->   Operation 122 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 123 [1/1] (1.76ns)   --->   "store i32 0, i32* %ox"   --->   Operation 123 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 124 [1/1] (1.76ns)   --->   "store i32 0, i32* %oy"   --->   Operation 124 'store' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 125 [1/1] (1.76ns)   --->   "br label %2" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 125 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 126 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_125, %KER_size_0" [./../hw_library/stream_convolution_slideWindow.h:184]   --->   Operation 126 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:186]   --->   Operation 127 'specfucore' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str59)" [./../hw_library/stream_convolution_slideWindow.h:182]   --->   Operation 128 'specregionbegin' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_127, %KER_size_1" [./../hw_library/stream_convolution_slideWindow.h:185]   --->   Operation 129 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:187]   --->   Operation 130 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:188]   --->   Operation 131 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.76ns)   --->   "br label %11" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 132 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%i6 = phi i32 [ 0, %10 ], [ %i_7, %12 ]"   --->   Operation 133 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %i6, %KER_bound" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 134 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (2.55ns)   --->   "%i_7 = add i32 %i6, 1" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 135 'add' 'i_7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %13, label %12" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.26>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str60)" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 137 'specregionbegin' 'tmp_76' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/stream_convolution_slideWindow.h:190]   --->   Operation 138 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (3.63ns)   --->   "%tmp_V_137 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:191]   --->   Operation 139 'read' 'tmp_V_137' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 140 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_137)" [./../hw_library/stream_convolution_slideWindow.h:192]   --->   Operation 140 'write' <Predicate = (!exitcond2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str60, i32 %tmp_76)" [./../hw_library/stream_convolution_slideWindow.h:193]   --->   Operation 141 'specregionend' 'empty_136' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/stream_convolution_slideWindow.h:189]   --->   Operation 142 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str59, i32 %tmp_73)" [./../hw_library/stream_convolution_slideWindow.h:194]   --->   Operation 143 'specregionend' 'empty_137' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 144 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/stream_convolution_slideWindow.h:195]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 4.42>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%inp = phi i32 [ 0, %1 ], [ %inp_6, %._crit_edge225 ]" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 146 'phi' 'inp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %1 ], [ %i_8, %._crit_edge225 ]"   --->   Operation 147 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i, %baseIterBound" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 148 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (2.55ns)   --->   "%i_8 = add i32 %i, 1" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 149 'add' 'i_8' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %3" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str57)" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 151 'specregionbegin' 'tmp_74' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/stream_convolution_slideWindow.h:124]   --->   Operation 152 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%IFMPadDimSqrt_load = load i10* %IFMPadDimSqrt, align 2"   --->   Operation 153 'load' 'IFMPadDimSqrt_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%extLd = sext i10 %IFMPadDimSqrt_load to i32"   --->   Operation 154 'sext' 'extLd' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (2.47ns)   --->   "%tmp_75 = icmp ult i32 %inp, %extLd" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 155 'icmp' 'tmp_75' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (1.76ns)   --->   "br i1 %tmp_75, label %4, label %._crit_edge" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 156 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%inp_j_load_1 = load i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 157 'load' 'inp_j_load_1' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%inp_i_load_1 = load i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 158 'load' 'inp_i_load_1' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)" [./../hw_library/stream_convolution_slideWindow.h:126]   --->   Operation 159 'specregionbegin' 'tmp_77' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i16]* %inElem_V, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/stream_convolution_slideWindow.h:128]   --->   Operation 160 'specmemcore' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%tmp_85 = or i32 %inp_j_load_1, %inp_i_load_1" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 161 'or' 'tmp_85' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_85, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 162 'bitselect' 'tmp_147' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_151)   --->   "%tmp_148 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %inp_i_load_1, i32 4, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 163 'partselect' 'tmp_148' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_151)   --->   "%tmp_149 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %inp_j_load_1, i32 4, i32 31)" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 164 'partselect' 'tmp_149' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_151)   --->   "%tmp_150 = or i28 %tmp_148, %tmp_149" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 165 'or' 'tmp_150' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (2.46ns) (out node of the LUT)   --->   "%tmp_151 = icmp ne i28 %tmp_150, 0" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 166 'icmp' 'tmp_151' <Predicate = (!exitcond & tmp_75)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond3 = or i1 %tmp_151, %tmp_147" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 167 'or' 'or_cond3' <Predicate = (!exitcond & tmp_75)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %or_cond3, label %.preheader218.0, label %.preheader.0" [./../hw_library/stream_convolution_slideWindow.h:129]   --->   Operation 168 'br' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 5.90>
ST_15 : Operation 169 [1/1] (3.63ns)   --->   "%tmp_V_138 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 169 'read' 'tmp_V_138' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_152 = trunc i32 %tmp_V_138 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 170 'trunc' 'tmp_152' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (2.26ns)   --->   "store i16 %tmp_152, i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 171 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 172 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 172 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 16 <SV = 10> <Delay = 5.90>
ST_16 : Operation 173 [1/1] (3.63ns)   --->   "%tmp_V_139 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 173 'read' 'tmp_V_139' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i32 %tmp_V_139 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 174 'trunc' 'tmp_153' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (2.26ns)   --->   "store i16 %tmp_153, i16* %inElem_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 175 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 176 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 176 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 177 [2/2] (2.26ns)   --->   "%inElem_V_load = load i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 177 'load' 'inElem_V_load' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 178 [1/1] (2.55ns)   --->   "%inp_2 = add i32 1, %inp" [./../hw_library/stream_convolution_slideWindow.h:143]   --->   Operation 178 'add' 'inp_2' <Predicate = (!exitcond & tmp_75)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 179 'br' <Predicate = (!exitcond & tmp_75)> <Delay = 1.76>

State 17 <SV = 11> <Delay = 7.49>
ST_17 : Operation 180 [1/1] (3.63ns)   --->   "%tmp_V_140 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 180 'read' 'tmp_V_140' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i32 %tmp_V_140 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 181 'trunc' 'tmp_154' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (2.26ns)   --->   "store i16 %tmp_154, i16* %inElem_V_addr_2, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 182 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 183 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_2, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 183 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_184 = shl i32 %inp, 5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 184 'shl' 'tmp_184' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_90 = zext i32 %tmp_184 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 185 'zext' 'tmp_90' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_17 : Operation 186 [1/2] (2.26ns)   --->   "%inElem_V_load = load i16* %inElem_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 186 'load' 'inElem_V_load' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_90" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 187 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load, i16* %inputBuf_V_addr, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 188 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_17 : Operation 189 [2/2] (2.26ns)   --->   "%inElem_V_load_1 = load i16* %inElem_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 189 'load' 'inElem_V_load_1' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%inp_1 = phi i32 [ %inp_2, %.loopexit_ifconv ], [ %inp, %3 ]"   --->   Operation 190 'phi' 'inp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (2.47ns)   --->   "%tmp_93 = icmp ugt i32 %inp_1, 120" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 191 'icmp' 'tmp_93' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (1.76ns)   --->   "br i1 %tmp_93, label %5, label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:153]   --->   Operation 192 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%oy_load_1 = load i32* %oy"   --->   Operation 193 'load' 'oy_load_1' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%ox_load_1 = load i32* %ox"   --->   Operation 194 'load' 'ox_load_1' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%ky_load = load i32* %ky"   --->   Operation 195 'load' 'ky_load' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%kx_load = load i32* %kx" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 196 'load' 'kx_load' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_185 = trunc i32 %oy_load_1 to i27"   --->   Operation 197 'trunc' 'tmp_185' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_186 = trunc i32 %ky_load to i27"   --->   Operation 198 'trunc' 'tmp_186' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (2.40ns)   --->   "%tmp_80 = add i27 %tmp_185, %tmp_186"   --->   Operation 199 'add' 'tmp_80' <Predicate = (!exitcond & tmp_93)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_187 = shl i27 %tmp_80, 4"   --->   Operation 200 'shl' 'tmp_187' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_188 = shl i27 %tmp_80, 2"   --->   Operation 201 'shl' 'tmp_188' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i32 %ox_load_1 to i27"   --->   Operation 202 'trunc' 'tmp_189' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_190 = trunc i32 %kx_load to i27" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 203 'trunc' 'tmp_190' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i27 %tmp_187, %tmp_188" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 204 'add' 'tmp2' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.11> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 205 [1/1] (2.40ns)   --->   "%tmp3 = add i27 %tmp_190, %tmp_189" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 205 'add' 'tmp3' <Predicate = (!exitcond & tmp_93)> <Delay = 2.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%input_ind3 = add i27 %tmp3, %tmp2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 206 'add' 'input_ind3' <Predicate = (!exitcond & tmp_93)> <Delay = 4.22> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.11> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 207 [1/1] (2.55ns)   --->   "%kx_1 = add i32 1, %kx_load" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 207 'add' 'kx_1' <Predicate = (!exitcond & tmp_93)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (2.47ns)   --->   "%tmp_96 = icmp eq i32 %kx_1, 5" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 208 'icmp' 'tmp_96' <Predicate = (!exitcond & tmp_93)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %tmp_96, label %6, label %.._crit_edge225_crit_edge" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 209 'br' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (1.76ns)   --->   "store i32 %kx_1, i32* %kx" [./../hw_library/stream_convolution_slideWindow.h:162]   --->   Operation 210 'store' <Predicate = (!exitcond & tmp_93 & !tmp_96)> <Delay = 1.76>
ST_17 : Operation 211 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:163]   --->   Operation 211 'br' <Predicate = (!exitcond & tmp_93 & !tmp_96)> <Delay = 1.76>
ST_17 : Operation 212 [1/1] (2.55ns)   --->   "%ky_1 = add i32 %ky_load, 1" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 212 'add' 'ky_1' <Predicate = (!exitcond & tmp_93 & tmp_96)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (2.47ns)   --->   "%tmp_97 = icmp eq i32 %ky_1, 5" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 213 'icmp' 'tmp_97' <Predicate = (!exitcond & tmp_93 & tmp_96)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %tmp_97, label %7, label %.._crit_edge225_crit_edge608" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 214 'br' <Predicate = (!exitcond & tmp_93 & tmp_96)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 215 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & !tmp_97)> <Delay = 1.76>
ST_17 : Operation 216 [1/1] (1.76ns)   --->   "store i32 %ky_1, i32* %ky" [./../hw_library/stream_convolution_slideWindow.h:165]   --->   Operation 216 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & !tmp_97)> <Delay = 1.76>
ST_17 : Operation 217 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:166]   --->   Operation 217 'br' <Predicate = (!exitcond & tmp_93 & tmp_96 & !tmp_97)> <Delay = 1.76>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%ox_load = load i32* %ox" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 218 'load' 'ox_load' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (2.55ns)   --->   "%ox_1 = add i32 %ox_load, 1" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 219 'add' 'ox_1' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (2.47ns)   --->   "%tmp_98 = icmp eq i32 %ox_1, 16" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 220 'icmp' 'tmp_98' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [1/1] (1.76ns)   --->   "store i32 0, i32* %ky"   --->   Operation 221 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 1.76>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %tmp_98, label %8, label %.._crit_edge225_crit_edge609" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 222 'br' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 223 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & !tmp_98)> <Delay = 1.76>
ST_17 : Operation 224 [1/1] (1.76ns)   --->   "store i32 %ox_1, i32* %ox" [./../hw_library/stream_convolution_slideWindow.h:168]   --->   Operation 224 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & !tmp_98)> <Delay = 1.76>
ST_17 : Operation 225 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:169]   --->   Operation 225 'br' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & !tmp_98)> <Delay = 1.76>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%oy_load = load i32* %oy" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 226 'load' 'oy_load' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (2.55ns)   --->   "%oy_1 = add i32 %oy_load, 1" [./../hw_library/stream_convolution_slideWindow.h:171]   --->   Operation 227 'add' 'oy_1' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (2.47ns)   --->   "%tmp_99 = icmp eq i32 %oy_1, 16" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 228 'icmp' 'tmp_99' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (0.69ns)   --->   "%p_inp_1 = select i1 %tmp_99, i32 0, i32 %inp_1" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 229 'select' 'p_inp_1' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.69ns)   --->   "%p_3 = select i1 %tmp_99, i32 0, i32 %oy_1" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 230 'select' 'p_3' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (1.76ns)   --->   "store i32 0, i32* %kx"   --->   Operation 231 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 1.76>
ST_17 : Operation 232 [1/1] (1.76ns)   --->   "store i32 0, i32* %ox"   --->   Operation 232 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 1.76>
ST_17 : Operation 233 [1/1] (1.76ns)   --->   "store i32 %p_3, i32* %oy" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 233 'store' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 1.76>
ST_17 : Operation 234 [1/1] (1.76ns)   --->   "br label %._crit_edge225" [./../hw_library/stream_convolution_slideWindow.h:176]   --->   Operation 234 'br' <Predicate = (!exitcond & tmp_93 & tmp_96 & tmp_97 & tmp_98)> <Delay = 1.76>

State 18 <SV = 12> <Delay = 5.90>
ST_18 : Operation 235 [1/1] (3.63ns)   --->   "%tmp_V_141 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 235 'read' 'tmp_V_141' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i32 %tmp_V_141 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 236 'trunc' 'tmp_155' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (2.26ns)   --->   "store i16 %tmp_155, i16* %inElem_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 237 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 238 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 238 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_218_s = or i32 %tmp_184, 1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 239 'or' 'tmp_218_s' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_219_1 = zext i32 %tmp_218_s to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 240 'zext' 'tmp_219_1' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_18 : Operation 241 [1/2] (2.26ns)   --->   "%inElem_V_load_1 = load i16* %inElem_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 241 'load' 'inElem_V_load_1' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_1 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_1" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 242 'getelementptr' 'inputBuf_V_addr_1' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_1, i16* %inputBuf_V_addr_1, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 243 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_18 : Operation 244 [2/2] (2.26ns)   --->   "%inElem_V_load_2 = load i16* %inElem_V_addr_2, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 244 'load' 'inElem_V_load_2' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_94 = call i32 @_ssdm_op_BitConcatenate.i32.i27.i5(i27 %input_ind3, i5 0)" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 245 'bitconcatenate' 'tmp_94' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_95 = zext i32 %tmp_94 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 246 'zext' 'tmp_95' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_32 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_95" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 247 'getelementptr' 'inputBuf_V_addr_32' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_18 : Operation 248 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i16* %inputBuf_V_addr_32, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 248 'load' 'inputBuf_V_load' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%inp_6 = phi i32 [ %p_inp_1, %8 ], [ %inp_1, %._crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge ], [ %inp_1, %.._crit_edge225_crit_edge608 ], [ %inp_1, %.._crit_edge225_crit_edge609 ]" [./../hw_library/stream_convolution_slideWindow.h:172]   --->   Operation 249 'phi' 'inp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str57, i32 %tmp_74)" [./../hw_library/stream_convolution_slideWindow.h:180]   --->   Operation 250 'specregionend' 'empty_134' <Predicate = (!exitcond)> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/stream_convolution_slideWindow.h:123]   --->   Operation 251 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 19 <SV = 13> <Delay = 6.88>
ST_19 : Operation 252 [1/1] (3.63ns)   --->   "%tmp_V_142 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 252 'read' 'tmp_V_142' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i32 %tmp_V_142 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 253 'trunc' 'tmp_156' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (2.26ns)   --->   "store i16 %tmp_156, i16* %inElem_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 254 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 255 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 255 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_218_1 = or i32 %tmp_184, 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 256 'or' 'tmp_218_1' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_219_2 = zext i32 %tmp_218_1 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 257 'zext' 'tmp_219_2' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_19 : Operation 258 [1/2] (2.26ns)   --->   "%inElem_V_load_2 = load i16* %inElem_V_addr_2, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 258 'load' 'inElem_V_load_2' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_2 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 259 'getelementptr' 'inputBuf_V_addr_2' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_2, i16* %inputBuf_V_addr_2, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 260 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_19 : Operation 261 [2/2] (2.26ns)   --->   "%inElem_V_load_3 = load i16* %inElem_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 261 'load' 'inElem_V_load_3' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 262 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i16* %inputBuf_V_addr_32, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 262 'load' 'inputBuf_V_load' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_19 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_V_170 = sext i16 %inputBuf_V_load to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 263 'sext' 'tmp_V_170' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_170)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 264 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_227_s = or i32 %tmp_94, 1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 265 'or' 'tmp_227_s' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_228_1 = zext i32 %tmp_227_s to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 266 'zext' 'tmp_228_1' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_33 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_1" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 267 'getelementptr' 'inputBuf_V_addr_33' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_19 : Operation 268 [2/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i16* %inputBuf_V_addr_33, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 268 'load' 'inputBuf_V_load_1' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 20 <SV = 14> <Delay = 6.88>
ST_20 : Operation 269 [1/1] (3.63ns)   --->   "%tmp_V_143 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 269 'read' 'tmp_V_143' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_157 = trunc i32 %tmp_V_143 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 270 'trunc' 'tmp_157' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (2.26ns)   --->   "store i16 %tmp_157, i16* %inElem_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 271 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 272 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 272 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_218_2 = or i32 %tmp_184, 3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 273 'or' 'tmp_218_2' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_219_3 = zext i32 %tmp_218_2 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 274 'zext' 'tmp_219_3' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_20 : Operation 275 [1/2] (2.26ns)   --->   "%inElem_V_load_3 = load i16* %inElem_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 275 'load' 'inElem_V_load_3' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_3 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_3" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 276 'getelementptr' 'inputBuf_V_addr_3' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_3, i16* %inputBuf_V_addr_3, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 277 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_20 : Operation 278 [2/2] (2.26ns)   --->   "%inElem_V_load_4 = load i16* %inElem_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 278 'load' 'inElem_V_load_4' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 279 [1/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i16* %inputBuf_V_addr_33, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 279 'load' 'inputBuf_V_load_1' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_V_171 = sext i16 %inputBuf_V_load_1 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 280 'sext' 'tmp_V_171' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_171)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 281 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_227_1 = or i32 %tmp_94, 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 282 'or' 'tmp_227_1' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_228_2 = zext i32 %tmp_227_1 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 283 'zext' 'tmp_228_2' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_34 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 284 'getelementptr' 'inputBuf_V_addr_34' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_20 : Operation 285 [2/2] (3.25ns)   --->   "%inputBuf_V_load_2 = load i16* %inputBuf_V_addr_34, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 285 'load' 'inputBuf_V_load_2' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 21 <SV = 15> <Delay = 6.88>
ST_21 : Operation 286 [1/1] (3.63ns)   --->   "%tmp_V_144 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 286 'read' 'tmp_V_144' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i32 %tmp_V_144 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 287 'trunc' 'tmp_158' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (2.26ns)   --->   "store i16 %tmp_158, i16* %inElem_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 288 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 289 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 289 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_218_3 = or i32 %tmp_184, 4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 290 'or' 'tmp_218_3' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_219_4 = zext i32 %tmp_218_3 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 291 'zext' 'tmp_219_4' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_21 : Operation 292 [1/2] (2.26ns)   --->   "%inElem_V_load_4 = load i16* %inElem_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 292 'load' 'inElem_V_load_4' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_4 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_4" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 293 'getelementptr' 'inputBuf_V_addr_4' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_4, i16* %inputBuf_V_addr_4, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 294 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_21 : Operation 295 [2/2] (2.26ns)   --->   "%inElem_V_load_5 = load i16* %inElem_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 295 'load' 'inElem_V_load_5' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 296 [1/2] (3.25ns)   --->   "%inputBuf_V_load_2 = load i16* %inputBuf_V_addr_34, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 296 'load' 'inputBuf_V_load_2' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_V_172 = sext i16 %inputBuf_V_load_2 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 297 'sext' 'tmp_V_172' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_172)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 298 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_227_2 = or i32 %tmp_94, 3" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 299 'or' 'tmp_227_2' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_228_3 = zext i32 %tmp_227_2 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 300 'zext' 'tmp_228_3' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_35 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_3" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 301 'getelementptr' 'inputBuf_V_addr_35' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_21 : Operation 302 [2/2] (3.25ns)   --->   "%inputBuf_V_load_3 = load i16* %inputBuf_V_addr_35, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 302 'load' 'inputBuf_V_load_3' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 22 <SV = 16> <Delay = 6.88>
ST_22 : Operation 303 [1/1] (3.63ns)   --->   "%tmp_V_145 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 303 'read' 'tmp_V_145' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i32 %tmp_V_145 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 304 'trunc' 'tmp_159' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (2.26ns)   --->   "store i16 %tmp_159, i16* %inElem_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 305 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 306 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 306 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_218_4 = or i32 %tmp_184, 5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 307 'or' 'tmp_218_4' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_219_5 = zext i32 %tmp_218_4 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 308 'zext' 'tmp_219_5' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_22 : Operation 309 [1/2] (2.26ns)   --->   "%inElem_V_load_5 = load i16* %inElem_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 309 'load' 'inElem_V_load_5' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_5 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_5" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 310 'getelementptr' 'inputBuf_V_addr_5' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_5, i16* %inputBuf_V_addr_5, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 311 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_22 : Operation 312 [2/2] (2.26ns)   --->   "%inElem_V_load_6 = load i16* %inElem_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 312 'load' 'inElem_V_load_6' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 313 [1/2] (3.25ns)   --->   "%inputBuf_V_load_3 = load i16* %inputBuf_V_addr_35, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 313 'load' 'inputBuf_V_load_3' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_V_173 = sext i16 %inputBuf_V_load_3 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 314 'sext' 'tmp_V_173' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_173)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 315 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_227_3 = or i32 %tmp_94, 4" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 316 'or' 'tmp_227_3' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_22 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_228_4 = zext i32 %tmp_227_3 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 317 'zext' 'tmp_228_4' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_36 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_4" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 318 'getelementptr' 'inputBuf_V_addr_36' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_22 : Operation 319 [2/2] (3.25ns)   --->   "%inputBuf_V_load_4 = load i16* %inputBuf_V_addr_36, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 319 'load' 'inputBuf_V_load_4' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 23 <SV = 17> <Delay = 6.88>
ST_23 : Operation 320 [1/1] (3.63ns)   --->   "%tmp_V_146 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 320 'read' 'tmp_V_146' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_160 = trunc i32 %tmp_V_146 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 321 'trunc' 'tmp_160' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (2.26ns)   --->   "store i16 %tmp_160, i16* %inElem_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 322 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 323 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 323 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_218_5 = or i32 %tmp_184, 6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 324 'or' 'tmp_218_5' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_219_6 = zext i32 %tmp_218_5 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 325 'zext' 'tmp_219_6' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_23 : Operation 326 [1/2] (2.26ns)   --->   "%inElem_V_load_6 = load i16* %inElem_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 326 'load' 'inElem_V_load_6' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_6 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_6" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 327 'getelementptr' 'inputBuf_V_addr_6' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_6, i16* %inputBuf_V_addr_6, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 328 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_23 : Operation 329 [2/2] (2.26ns)   --->   "%inElem_V_load_7 = load i16* %inElem_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 329 'load' 'inElem_V_load_7' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 330 [1/2] (3.25ns)   --->   "%inputBuf_V_load_4 = load i16* %inputBuf_V_addr_36, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 330 'load' 'inputBuf_V_load_4' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_V_174 = sext i16 %inputBuf_V_load_4 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 331 'sext' 'tmp_V_174' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_174)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 332 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_227_4 = or i32 %tmp_94, 5" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 333 'or' 'tmp_227_4' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_228_5 = zext i32 %tmp_227_4 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 334 'zext' 'tmp_228_5' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_37 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_5" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 335 'getelementptr' 'inputBuf_V_addr_37' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_23 : Operation 336 [2/2] (3.25ns)   --->   "%inputBuf_V_load_5 = load i16* %inputBuf_V_addr_37, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 336 'load' 'inputBuf_V_load_5' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 24 <SV = 18> <Delay = 6.88>
ST_24 : Operation 337 [1/1] (3.63ns)   --->   "%tmp_V_147 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 337 'read' 'tmp_V_147' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_161 = trunc i32 %tmp_V_147 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 338 'trunc' 'tmp_161' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (2.26ns)   --->   "store i16 %tmp_161, i16* %inElem_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 339 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 340 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 340 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_218_6 = or i32 %tmp_184, 7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 341 'or' 'tmp_218_6' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_219_7 = zext i32 %tmp_218_6 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 342 'zext' 'tmp_219_7' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_24 : Operation 343 [1/2] (2.26ns)   --->   "%inElem_V_load_7 = load i16* %inElem_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 343 'load' 'inElem_V_load_7' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_7 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_7" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 344 'getelementptr' 'inputBuf_V_addr_7' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_24 : Operation 345 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_7, i16* %inputBuf_V_addr_7, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 345 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_24 : Operation 346 [2/2] (2.26ns)   --->   "%inElem_V_load_8 = load i16* %inElem_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 346 'load' 'inElem_V_load_8' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 347 [1/2] (3.25ns)   --->   "%inputBuf_V_load_5 = load i16* %inputBuf_V_addr_37, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 347 'load' 'inputBuf_V_load_5' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_V_175 = sext i16 %inputBuf_V_load_5 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 348 'sext' 'tmp_V_175' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_175)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 349 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_227_5 = or i32 %tmp_94, 6" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 350 'or' 'tmp_227_5' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_228_6 = zext i32 %tmp_227_5 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 351 'zext' 'tmp_228_6' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_38 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_6" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 352 'getelementptr' 'inputBuf_V_addr_38' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_24 : Operation 353 [2/2] (3.25ns)   --->   "%inputBuf_V_load_6 = load i16* %inputBuf_V_addr_38, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 353 'load' 'inputBuf_V_load_6' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 25 <SV = 19> <Delay = 6.88>
ST_25 : Operation 354 [1/1] (3.63ns)   --->   "%tmp_V_148 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 354 'read' 'tmp_V_148' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_162 = trunc i32 %tmp_V_148 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 355 'trunc' 'tmp_162' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_25 : Operation 356 [1/1] (2.26ns)   --->   "store i16 %tmp_162, i16* %inElem_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 356 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 357 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 357 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_218_7 = or i32 %tmp_184, 8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 358 'or' 'tmp_218_7' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_219_8 = zext i32 %tmp_218_7 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 359 'zext' 'tmp_219_8' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_25 : Operation 360 [1/2] (2.26ns)   --->   "%inElem_V_load_8 = load i16* %inElem_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 360 'load' 'inElem_V_load_8' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 361 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_8 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_8" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 361 'getelementptr' 'inputBuf_V_addr_8' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_25 : Operation 362 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_8, i16* %inputBuf_V_addr_8, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 362 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_25 : Operation 363 [2/2] (2.26ns)   --->   "%inElem_V_load_9 = load i16* %inElem_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 363 'load' 'inElem_V_load_9' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 364 [1/2] (3.25ns)   --->   "%inputBuf_V_load_6 = load i16* %inputBuf_V_addr_38, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 364 'load' 'inputBuf_V_load_6' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_V_176 = sext i16 %inputBuf_V_load_6 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 365 'sext' 'tmp_V_176' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_176)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 366 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_227_6 = or i32 %tmp_94, 7" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 367 'or' 'tmp_227_6' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_228_7 = zext i32 %tmp_227_6 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 368 'zext' 'tmp_228_7' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_39 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_7" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 369 'getelementptr' 'inputBuf_V_addr_39' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_25 : Operation 370 [2/2] (3.25ns)   --->   "%inputBuf_V_load_7 = load i16* %inputBuf_V_addr_39, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 370 'load' 'inputBuf_V_load_7' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 26 <SV = 20> <Delay = 6.88>
ST_26 : Operation 371 [1/1] (3.63ns)   --->   "%tmp_V_149 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 371 'read' 'tmp_V_149' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_26 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_163 = trunc i32 %tmp_V_149 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 372 'trunc' 'tmp_163' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_26 : Operation 373 [1/1] (2.26ns)   --->   "store i16 %tmp_163, i16* %inElem_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 373 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 374 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 374 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_218_8 = or i32 %tmp_184, 9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 375 'or' 'tmp_218_8' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_219_9 = zext i32 %tmp_218_8 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 376 'zext' 'tmp_219_9' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_26 : Operation 377 [1/2] (2.26ns)   --->   "%inElem_V_load_9 = load i16* %inElem_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 377 'load' 'inElem_V_load_9' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 378 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_9 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_9" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 378 'getelementptr' 'inputBuf_V_addr_9' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_26 : Operation 379 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_9, i16* %inputBuf_V_addr_9, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 379 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_26 : Operation 380 [2/2] (2.26ns)   --->   "%inElem_V_load_10 = load i16* %inElem_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 380 'load' 'inElem_V_load_10' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 381 [1/2] (3.25ns)   --->   "%inputBuf_V_load_7 = load i16* %inputBuf_V_addr_39, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 381 'load' 'inputBuf_V_load_7' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_26 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_V_177 = sext i16 %inputBuf_V_load_7 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 382 'sext' 'tmp_V_177' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_26 : Operation 383 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_177)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 383 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_26 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_227_7 = or i32 %tmp_94, 8" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 384 'or' 'tmp_227_7' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_228_8 = zext i32 %tmp_227_7 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 385 'zext' 'tmp_228_8' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_40 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_8" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 386 'getelementptr' 'inputBuf_V_addr_40' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_26 : Operation 387 [2/2] (3.25ns)   --->   "%inputBuf_V_load_8 = load i16* %inputBuf_V_addr_40, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 387 'load' 'inputBuf_V_load_8' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 27 <SV = 21> <Delay = 6.88>
ST_27 : Operation 388 [1/1] (3.63ns)   --->   "%tmp_V_150 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 388 'read' 'tmp_V_150' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_164 = trunc i32 %tmp_V_150 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 389 'trunc' 'tmp_164' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_27 : Operation 390 [1/1] (2.26ns)   --->   "store i16 %tmp_164, i16* %inElem_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 390 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 391 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 391 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_218_9 = or i32 %tmp_184, 10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 392 'or' 'tmp_218_9' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_219_s = zext i32 %tmp_218_9 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 393 'zext' 'tmp_219_s' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_27 : Operation 394 [1/2] (2.26ns)   --->   "%inElem_V_load_10 = load i16* %inElem_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 394 'load' 'inElem_V_load_10' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 395 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_10 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_s" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 395 'getelementptr' 'inputBuf_V_addr_10' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_27 : Operation 396 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_10, i16* %inputBuf_V_addr_10, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 396 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_27 : Operation 397 [2/2] (2.26ns)   --->   "%inElem_V_load_11 = load i16* %inElem_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 397 'load' 'inElem_V_load_11' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 398 [1/2] (3.25ns)   --->   "%inputBuf_V_load_8 = load i16* %inputBuf_V_addr_40, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 398 'load' 'inputBuf_V_load_8' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_27 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_V_178 = sext i16 %inputBuf_V_load_8 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 399 'sext' 'tmp_V_178' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_27 : Operation 400 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_178)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 400 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_227_8 = or i32 %tmp_94, 9" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 401 'or' 'tmp_227_8' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_27 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_228_9 = zext i32 %tmp_227_8 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 402 'zext' 'tmp_228_9' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_27 : Operation 403 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_41 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_9" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 403 'getelementptr' 'inputBuf_V_addr_41' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_27 : Operation 404 [2/2] (3.25ns)   --->   "%inputBuf_V_load_9 = load i16* %inputBuf_V_addr_41, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 404 'load' 'inputBuf_V_load_9' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 28 <SV = 22> <Delay = 6.88>
ST_28 : Operation 405 [1/1] (3.63ns)   --->   "%tmp_V_151 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 405 'read' 'tmp_V_151' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i32 %tmp_V_151 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 406 'trunc' 'tmp_165' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_28 : Operation 407 [1/1] (2.26ns)   --->   "store i16 %tmp_165, i16* %inElem_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 407 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 408 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 408 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_218_10 = or i32 %tmp_184, 11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 409 'or' 'tmp_218_10' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_28 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_219_10 = zext i32 %tmp_218_10 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 410 'zext' 'tmp_219_10' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_28 : Operation 411 [1/2] (2.26ns)   --->   "%inElem_V_load_11 = load i16* %inElem_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 411 'load' 'inElem_V_load_11' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 412 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_11 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_10" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 412 'getelementptr' 'inputBuf_V_addr_11' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_28 : Operation 413 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_11, i16* %inputBuf_V_addr_11, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 413 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_28 : Operation 414 [2/2] (2.26ns)   --->   "%inElem_V_load_12 = load i16* %inElem_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 414 'load' 'inElem_V_load_12' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 415 [1/2] (3.25ns)   --->   "%inputBuf_V_load_9 = load i16* %inputBuf_V_addr_41, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 415 'load' 'inputBuf_V_load_9' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_28 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_V_179 = sext i16 %inputBuf_V_load_9 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 416 'sext' 'tmp_V_179' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_28 : Operation 417 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_179)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 417 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_227_9 = or i32 %tmp_94, 10" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 418 'or' 'tmp_227_9' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_228_s = zext i32 %tmp_227_9 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 419 'zext' 'tmp_228_s' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_42 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_s" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 420 'getelementptr' 'inputBuf_V_addr_42' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_28 : Operation 421 [2/2] (3.25ns)   --->   "%inputBuf_V_load_10 = load i16* %inputBuf_V_addr_42, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 421 'load' 'inputBuf_V_load_10' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 29 <SV = 23> <Delay = 6.88>
ST_29 : Operation 422 [1/1] (3.63ns)   --->   "%tmp_V_152 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 422 'read' 'tmp_V_152' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_166 = trunc i32 %tmp_V_152 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 423 'trunc' 'tmp_166' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_29 : Operation 424 [1/1] (2.26ns)   --->   "store i16 %tmp_166, i16* %inElem_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 424 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 425 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 425 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_218_11 = or i32 %tmp_184, 12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 426 'or' 'tmp_218_11' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_29 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_219_11 = zext i32 %tmp_218_11 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 427 'zext' 'tmp_219_11' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_29 : Operation 428 [1/2] (2.26ns)   --->   "%inElem_V_load_12 = load i16* %inElem_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 428 'load' 'inElem_V_load_12' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_12 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_11" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 429 'getelementptr' 'inputBuf_V_addr_12' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_12, i16* %inputBuf_V_addr_12, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 430 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_29 : Operation 431 [2/2] (2.26ns)   --->   "%inElem_V_load_13 = load i16* %inElem_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 431 'load' 'inElem_V_load_13' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 432 [1/2] (3.25ns)   --->   "%inputBuf_V_load_10 = load i16* %inputBuf_V_addr_42, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 432 'load' 'inputBuf_V_load_10' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_29 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_V_180 = sext i16 %inputBuf_V_load_10 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 433 'sext' 'tmp_V_180' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_29 : Operation 434 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_180)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 434 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_227_10 = or i32 %tmp_94, 11" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 435 'or' 'tmp_227_10' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_29 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_228_10 = zext i32 %tmp_227_10 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 436 'zext' 'tmp_228_10' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_29 : Operation 437 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_43 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_10" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 437 'getelementptr' 'inputBuf_V_addr_43' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_29 : Operation 438 [2/2] (3.25ns)   --->   "%inputBuf_V_load_11 = load i16* %inputBuf_V_addr_43, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 438 'load' 'inputBuf_V_load_11' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 30 <SV = 24> <Delay = 6.88>
ST_30 : Operation 439 [1/1] (3.63ns)   --->   "%tmp_V_153 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 439 'read' 'tmp_V_153' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_30 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_167 = trunc i32 %tmp_V_153 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 440 'trunc' 'tmp_167' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_30 : Operation 441 [1/1] (2.26ns)   --->   "store i16 %tmp_167, i16* %inElem_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 441 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 442 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 442 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_218_12 = or i32 %tmp_184, 13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 443 'or' 'tmp_218_12' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_219_12 = zext i32 %tmp_218_12 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 444 'zext' 'tmp_219_12' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_30 : Operation 445 [1/2] (2.26ns)   --->   "%inElem_V_load_13 = load i16* %inElem_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 445 'load' 'inElem_V_load_13' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 446 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_13 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_12" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 446 'getelementptr' 'inputBuf_V_addr_13' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_30 : Operation 447 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_13, i16* %inputBuf_V_addr_13, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 447 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_30 : Operation 448 [2/2] (2.26ns)   --->   "%inElem_V_load_14 = load i16* %inElem_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 448 'load' 'inElem_V_load_14' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 449 [1/2] (3.25ns)   --->   "%inputBuf_V_load_11 = load i16* %inputBuf_V_addr_43, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 449 'load' 'inputBuf_V_load_11' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_30 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_V_181 = sext i16 %inputBuf_V_load_11 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 450 'sext' 'tmp_V_181' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_30 : Operation 451 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_181)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 451 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_30 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_227_11 = or i32 %tmp_94, 12" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 452 'or' 'tmp_227_11' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_30 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_228_11 = zext i32 %tmp_227_11 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 453 'zext' 'tmp_228_11' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_30 : Operation 454 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_44 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_11" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 454 'getelementptr' 'inputBuf_V_addr_44' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_30 : Operation 455 [2/2] (3.25ns)   --->   "%inputBuf_V_load_12 = load i16* %inputBuf_V_addr_44, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 455 'load' 'inputBuf_V_load_12' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 31 <SV = 25> <Delay = 6.88>
ST_31 : Operation 456 [1/1] (3.63ns)   --->   "%tmp_V_154 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 456 'read' 'tmp_V_154' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_31 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_168 = trunc i32 %tmp_V_154 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 457 'trunc' 'tmp_168' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_31 : Operation 458 [1/1] (2.26ns)   --->   "store i16 %tmp_168, i16* %inElem_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 458 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 459 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 459 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_218_13 = or i32 %tmp_184, 14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 460 'or' 'tmp_218_13' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_31 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_219_13 = zext i32 %tmp_218_13 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 461 'zext' 'tmp_219_13' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_31 : Operation 462 [1/2] (2.26ns)   --->   "%inElem_V_load_14 = load i16* %inElem_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 462 'load' 'inElem_V_load_14' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 463 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_14 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_13" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 463 'getelementptr' 'inputBuf_V_addr_14' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_31 : Operation 464 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_14, i16* %inputBuf_V_addr_14, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 464 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_31 : Operation 465 [2/2] (2.26ns)   --->   "%inElem_V_load_15 = load i16* %inElem_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 465 'load' 'inElem_V_load_15' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 466 [1/2] (3.25ns)   --->   "%inputBuf_V_load_12 = load i16* %inputBuf_V_addr_44, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 466 'load' 'inputBuf_V_load_12' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_31 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_V_182 = sext i16 %inputBuf_V_load_12 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 467 'sext' 'tmp_V_182' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_31 : Operation 468 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_182)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 468 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_31 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_227_12 = or i32 %tmp_94, 13" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 469 'or' 'tmp_227_12' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_31 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_228_12 = zext i32 %tmp_227_12 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 470 'zext' 'tmp_228_12' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_31 : Operation 471 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_45 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_12" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 471 'getelementptr' 'inputBuf_V_addr_45' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_31 : Operation 472 [2/2] (3.25ns)   --->   "%inputBuf_V_load_13 = load i16* %inputBuf_V_addr_45, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 472 'load' 'inputBuf_V_load_13' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 32 <SV = 26> <Delay = 6.88>
ST_32 : Operation 473 [1/1] (3.63ns)   --->   "%tmp_V_155 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 473 'read' 'tmp_V_155' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_32 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_169 = trunc i32 %tmp_V_155 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 474 'trunc' 'tmp_169' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_32 : Operation 475 [1/1] (2.26ns)   --->   "store i16 %tmp_169, i16* %inElem_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 475 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 476 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 476 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_218_14 = or i32 %tmp_184, 15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 477 'or' 'tmp_218_14' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_32 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_219_14 = zext i32 %tmp_218_14 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 478 'zext' 'tmp_219_14' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_32 : Operation 479 [1/2] (2.26ns)   --->   "%inElem_V_load_15 = load i16* %inElem_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 479 'load' 'inElem_V_load_15' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_15 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_14" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 480 'getelementptr' 'inputBuf_V_addr_15' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_32 : Operation 481 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_15, i16* %inputBuf_V_addr_15, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 481 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_32 : Operation 482 [2/2] (2.26ns)   --->   "%inElem_V_load_16 = load i16* %inElem_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 482 'load' 'inElem_V_load_16' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 483 [1/2] (3.25ns)   --->   "%inputBuf_V_load_13 = load i16* %inputBuf_V_addr_45, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 483 'load' 'inputBuf_V_load_13' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_32 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_V_183 = sext i16 %inputBuf_V_load_13 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 484 'sext' 'tmp_V_183' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_32 : Operation 485 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_183)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 485 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_32 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_227_13 = or i32 %tmp_94, 14" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 486 'or' 'tmp_227_13' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_32 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_228_13 = zext i32 %tmp_227_13 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 487 'zext' 'tmp_228_13' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_32 : Operation 488 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_46 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_13" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 488 'getelementptr' 'inputBuf_V_addr_46' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_32 : Operation 489 [2/2] (3.25ns)   --->   "%inputBuf_V_load_14 = load i16* %inputBuf_V_addr_46, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 489 'load' 'inputBuf_V_load_14' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 33 <SV = 27> <Delay = 6.88>
ST_33 : Operation 490 [1/1] (3.63ns)   --->   "%tmp_V_156 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 490 'read' 'tmp_V_156' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_33 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i32 %tmp_V_156 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 491 'trunc' 'tmp_170' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_33 : Operation 492 [1/1] (2.26ns)   --->   "store i16 %tmp_170, i16* %inElem_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 492 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 493 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 493 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_218_15 = or i32 %tmp_184, 16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 494 'or' 'tmp_218_15' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_33 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_219_15 = zext i32 %tmp_218_15 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 495 'zext' 'tmp_219_15' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_33 : Operation 496 [1/2] (2.26ns)   --->   "%inElem_V_load_16 = load i16* %inElem_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 496 'load' 'inElem_V_load_16' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 497 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_16 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_15" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 497 'getelementptr' 'inputBuf_V_addr_16' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_33 : Operation 498 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_16, i16* %inputBuf_V_addr_16, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 498 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_33 : Operation 499 [2/2] (2.26ns)   --->   "%inElem_V_load_17 = load i16* %inElem_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 499 'load' 'inElem_V_load_17' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 500 [1/2] (3.25ns)   --->   "%inputBuf_V_load_14 = load i16* %inputBuf_V_addr_46, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 500 'load' 'inputBuf_V_load_14' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_33 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_V_184 = sext i16 %inputBuf_V_load_14 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 501 'sext' 'tmp_V_184' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_33 : Operation 502 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_184)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 502 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_33 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_227_14 = or i32 %tmp_94, 15" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 503 'or' 'tmp_227_14' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_33 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_228_14 = zext i32 %tmp_227_14 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 504 'zext' 'tmp_228_14' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_33 : Operation 505 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_47 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_14" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 505 'getelementptr' 'inputBuf_V_addr_47' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_33 : Operation 506 [2/2] (3.25ns)   --->   "%inputBuf_V_load_15 = load i16* %inputBuf_V_addr_47, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 506 'load' 'inputBuf_V_load_15' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 34 <SV = 28> <Delay = 6.88>
ST_34 : Operation 507 [1/1] (3.63ns)   --->   "%tmp_V_157 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 507 'read' 'tmp_V_157' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_34 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i32 %tmp_V_157 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 508 'trunc' 'tmp_171' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_34 : Operation 509 [1/1] (2.26ns)   --->   "store i16 %tmp_171, i16* %inElem_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 509 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 510 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 510 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_218_16 = or i32 %tmp_184, 17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 511 'or' 'tmp_218_16' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_34 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_219_16 = zext i32 %tmp_218_16 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 512 'zext' 'tmp_219_16' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_34 : Operation 513 [1/2] (2.26ns)   --->   "%inElem_V_load_17 = load i16* %inElem_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 513 'load' 'inElem_V_load_17' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 514 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_17 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_16" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 514 'getelementptr' 'inputBuf_V_addr_17' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_34 : Operation 515 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_17, i16* %inputBuf_V_addr_17, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 515 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_34 : Operation 516 [2/2] (2.26ns)   --->   "%inElem_V_load_18 = load i16* %inElem_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 516 'load' 'inElem_V_load_18' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 517 [1/2] (3.25ns)   --->   "%inputBuf_V_load_15 = load i16* %inputBuf_V_addr_47, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 517 'load' 'inputBuf_V_load_15' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_34 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_V_185 = sext i16 %inputBuf_V_load_15 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 518 'sext' 'tmp_V_185' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_34 : Operation 519 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_185)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 519 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_34 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_227_15 = or i32 %tmp_94, 16" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 520 'or' 'tmp_227_15' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_228_15 = zext i32 %tmp_227_15 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 521 'zext' 'tmp_228_15' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_34 : Operation 522 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_48 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_15" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 522 'getelementptr' 'inputBuf_V_addr_48' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_34 : Operation 523 [2/2] (3.25ns)   --->   "%inputBuf_V_load_16 = load i16* %inputBuf_V_addr_48, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 523 'load' 'inputBuf_V_load_16' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 35 <SV = 29> <Delay = 6.88>
ST_35 : Operation 524 [1/1] (3.63ns)   --->   "%tmp_V_158 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 524 'read' 'tmp_V_158' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_35 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_172 = trunc i32 %tmp_V_158 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 525 'trunc' 'tmp_172' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_35 : Operation 526 [1/1] (2.26ns)   --->   "store i16 %tmp_172, i16* %inElem_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 526 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 527 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 527 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_218_17 = or i32 %tmp_184, 18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 528 'or' 'tmp_218_17' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_35 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_219_17 = zext i32 %tmp_218_17 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 529 'zext' 'tmp_219_17' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_35 : Operation 530 [1/2] (2.26ns)   --->   "%inElem_V_load_18 = load i16* %inElem_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 530 'load' 'inElem_V_load_18' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 531 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_18 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_17" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 531 'getelementptr' 'inputBuf_V_addr_18' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_35 : Operation 532 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_18, i16* %inputBuf_V_addr_18, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 532 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_35 : Operation 533 [2/2] (2.26ns)   --->   "%inElem_V_load_19 = load i16* %inElem_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 533 'load' 'inElem_V_load_19' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 534 [1/2] (3.25ns)   --->   "%inputBuf_V_load_16 = load i16* %inputBuf_V_addr_48, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 534 'load' 'inputBuf_V_load_16' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_35 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_V_186 = sext i16 %inputBuf_V_load_16 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 535 'sext' 'tmp_V_186' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_35 : Operation 536 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_186)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 536 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_35 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_227_16 = or i32 %tmp_94, 17" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 537 'or' 'tmp_227_16' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_35 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_228_16 = zext i32 %tmp_227_16 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 538 'zext' 'tmp_228_16' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_35 : Operation 539 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_49 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_16" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 539 'getelementptr' 'inputBuf_V_addr_49' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_35 : Operation 540 [2/2] (3.25ns)   --->   "%inputBuf_V_load_17 = load i16* %inputBuf_V_addr_49, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 540 'load' 'inputBuf_V_load_17' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 36 <SV = 30> <Delay = 6.88>
ST_36 : Operation 541 [1/1] (3.63ns)   --->   "%tmp_V_159 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 541 'read' 'tmp_V_159' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_36 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_173 = trunc i32 %tmp_V_159 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 542 'trunc' 'tmp_173' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_36 : Operation 543 [1/1] (2.26ns)   --->   "store i16 %tmp_173, i16* %inElem_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 543 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 544 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 544 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_218_18 = or i32 %tmp_184, 19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 545 'or' 'tmp_218_18' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_36 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_219_18 = zext i32 %tmp_218_18 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 546 'zext' 'tmp_219_18' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_36 : Operation 547 [1/2] (2.26ns)   --->   "%inElem_V_load_19 = load i16* %inElem_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 547 'load' 'inElem_V_load_19' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 548 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_19 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_18" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 548 'getelementptr' 'inputBuf_V_addr_19' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_36 : Operation 549 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_19, i16* %inputBuf_V_addr_19, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 549 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_36 : Operation 550 [2/2] (2.26ns)   --->   "%inElem_V_load_20 = load i16* %inElem_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 550 'load' 'inElem_V_load_20' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 551 [1/2] (3.25ns)   --->   "%inputBuf_V_load_17 = load i16* %inputBuf_V_addr_49, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 551 'load' 'inputBuf_V_load_17' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_36 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_V_187 = sext i16 %inputBuf_V_load_17 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 552 'sext' 'tmp_V_187' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_36 : Operation 553 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_187)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 553 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_36 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_227_17 = or i32 %tmp_94, 18" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 554 'or' 'tmp_227_17' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_36 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_228_17 = zext i32 %tmp_227_17 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 555 'zext' 'tmp_228_17' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_36 : Operation 556 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_50 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_17" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 556 'getelementptr' 'inputBuf_V_addr_50' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_36 : Operation 557 [2/2] (3.25ns)   --->   "%inputBuf_V_load_18 = load i16* %inputBuf_V_addr_50, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 557 'load' 'inputBuf_V_load_18' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 37 <SV = 31> <Delay = 6.88>
ST_37 : Operation 558 [1/1] (3.63ns)   --->   "%tmp_V_160 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 558 'read' 'tmp_V_160' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_37 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_174 = trunc i32 %tmp_V_160 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 559 'trunc' 'tmp_174' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_37 : Operation 560 [1/1] (2.26ns)   --->   "store i16 %tmp_174, i16* %inElem_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 560 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 561 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 561 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_218_19 = or i32 %tmp_184, 20" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 562 'or' 'tmp_218_19' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_37 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_219_19 = zext i32 %tmp_218_19 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 563 'zext' 'tmp_219_19' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_37 : Operation 564 [1/2] (2.26ns)   --->   "%inElem_V_load_20 = load i16* %inElem_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 564 'load' 'inElem_V_load_20' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 565 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_20 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_19" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 565 'getelementptr' 'inputBuf_V_addr_20' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_37 : Operation 566 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_20, i16* %inputBuf_V_addr_20, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 566 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_37 : Operation 567 [2/2] (2.26ns)   --->   "%inElem_V_load_21 = load i16* %inElem_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 567 'load' 'inElem_V_load_21' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 568 [1/2] (3.25ns)   --->   "%inputBuf_V_load_18 = load i16* %inputBuf_V_addr_50, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 568 'load' 'inputBuf_V_load_18' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_37 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_V_188 = sext i16 %inputBuf_V_load_18 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 569 'sext' 'tmp_V_188' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_37 : Operation 570 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_188)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 570 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_37 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_227_18 = or i32 %tmp_94, 19" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 571 'or' 'tmp_227_18' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_37 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_228_18 = zext i32 %tmp_227_18 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 572 'zext' 'tmp_228_18' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_37 : Operation 573 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_51 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_18" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 573 'getelementptr' 'inputBuf_V_addr_51' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_37 : Operation 574 [2/2] (3.25ns)   --->   "%inputBuf_V_load_19 = load i16* %inputBuf_V_addr_51, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 574 'load' 'inputBuf_V_load_19' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 38 <SV = 32> <Delay = 6.88>
ST_38 : Operation 575 [1/1] (3.63ns)   --->   "%tmp_V_161 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 575 'read' 'tmp_V_161' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_38 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_175 = trunc i32 %tmp_V_161 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 576 'trunc' 'tmp_175' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_38 : Operation 577 [1/1] (2.26ns)   --->   "store i16 %tmp_175, i16* %inElem_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 577 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 578 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 578 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_218_20 = or i32 %tmp_184, 21" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 579 'or' 'tmp_218_20' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_38 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_219_20 = zext i32 %tmp_218_20 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 580 'zext' 'tmp_219_20' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_38 : Operation 581 [1/2] (2.26ns)   --->   "%inElem_V_load_21 = load i16* %inElem_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 581 'load' 'inElem_V_load_21' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 582 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_21 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_20" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 582 'getelementptr' 'inputBuf_V_addr_21' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_38 : Operation 583 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_21, i16* %inputBuf_V_addr_21, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 583 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_38 : Operation 584 [2/2] (2.26ns)   --->   "%inElem_V_load_22 = load i16* %inElem_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 584 'load' 'inElem_V_load_22' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 585 [1/2] (3.25ns)   --->   "%inputBuf_V_load_19 = load i16* %inputBuf_V_addr_51, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 585 'load' 'inputBuf_V_load_19' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_38 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_V_189 = sext i16 %inputBuf_V_load_19 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 586 'sext' 'tmp_V_189' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_38 : Operation 587 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_189)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 587 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_38 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_227_19 = or i32 %tmp_94, 20" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 588 'or' 'tmp_227_19' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_38 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_228_19 = zext i32 %tmp_227_19 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 589 'zext' 'tmp_228_19' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_38 : Operation 590 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_52 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_19" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 590 'getelementptr' 'inputBuf_V_addr_52' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_38 : Operation 591 [2/2] (3.25ns)   --->   "%inputBuf_V_load_20 = load i16* %inputBuf_V_addr_52, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 591 'load' 'inputBuf_V_load_20' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 39 <SV = 33> <Delay = 6.88>
ST_39 : Operation 592 [1/1] (3.63ns)   --->   "%tmp_V_162 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 592 'read' 'tmp_V_162' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_176 = trunc i32 %tmp_V_162 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 593 'trunc' 'tmp_176' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_39 : Operation 594 [1/1] (2.26ns)   --->   "store i16 %tmp_176, i16* %inElem_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 594 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 595 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 595 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_218_21 = or i32 %tmp_184, 22" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 596 'or' 'tmp_218_21' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_39 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_219_21 = zext i32 %tmp_218_21 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 597 'zext' 'tmp_219_21' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_39 : Operation 598 [1/2] (2.26ns)   --->   "%inElem_V_load_22 = load i16* %inElem_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 598 'load' 'inElem_V_load_22' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 599 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_22 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_21" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 599 'getelementptr' 'inputBuf_V_addr_22' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_39 : Operation 600 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_22, i16* %inputBuf_V_addr_22, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 600 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_39 : Operation 601 [2/2] (2.26ns)   --->   "%inElem_V_load_23 = load i16* %inElem_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 601 'load' 'inElem_V_load_23' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 602 [1/2] (3.25ns)   --->   "%inputBuf_V_load_20 = load i16* %inputBuf_V_addr_52, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 602 'load' 'inputBuf_V_load_20' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_V_190 = sext i16 %inputBuf_V_load_20 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 603 'sext' 'tmp_V_190' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_39 : Operation 604 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_190)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 604 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_39 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_227_20 = or i32 %tmp_94, 21" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 605 'or' 'tmp_227_20' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_39 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_228_20 = zext i32 %tmp_227_20 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 606 'zext' 'tmp_228_20' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_39 : Operation 607 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_53 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_20" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 607 'getelementptr' 'inputBuf_V_addr_53' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_39 : Operation 608 [2/2] (3.25ns)   --->   "%inputBuf_V_load_21 = load i16* %inputBuf_V_addr_53, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 608 'load' 'inputBuf_V_load_21' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 40 <SV = 34> <Delay = 6.88>
ST_40 : Operation 609 [1/1] (3.63ns)   --->   "%tmp_V_163 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 609 'read' 'tmp_V_163' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_40 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_177 = trunc i32 %tmp_V_163 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 610 'trunc' 'tmp_177' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_40 : Operation 611 [1/1] (2.26ns)   --->   "store i16 %tmp_177, i16* %inElem_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 611 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 612 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 612 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_218_22 = or i32 %tmp_184, 23" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 613 'or' 'tmp_218_22' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_40 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_219_22 = zext i32 %tmp_218_22 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 614 'zext' 'tmp_219_22' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_40 : Operation 615 [1/2] (2.26ns)   --->   "%inElem_V_load_23 = load i16* %inElem_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 615 'load' 'inElem_V_load_23' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 616 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_23 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_22" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 616 'getelementptr' 'inputBuf_V_addr_23' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_40 : Operation 617 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_23, i16* %inputBuf_V_addr_23, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 617 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_40 : Operation 618 [2/2] (2.26ns)   --->   "%inElem_V_load_24 = load i16* %inElem_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 618 'load' 'inElem_V_load_24' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 619 [1/2] (3.25ns)   --->   "%inputBuf_V_load_21 = load i16* %inputBuf_V_addr_53, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 619 'load' 'inputBuf_V_load_21' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_40 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_V_191 = sext i16 %inputBuf_V_load_21 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 620 'sext' 'tmp_V_191' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_40 : Operation 621 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_191)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 621 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_40 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_227_21 = or i32 %tmp_94, 22" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 622 'or' 'tmp_227_21' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_40 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_228_21 = zext i32 %tmp_227_21 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 623 'zext' 'tmp_228_21' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_40 : Operation 624 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_54 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_21" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 624 'getelementptr' 'inputBuf_V_addr_54' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_40 : Operation 625 [2/2] (3.25ns)   --->   "%inputBuf_V_load_22 = load i16* %inputBuf_V_addr_54, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 625 'load' 'inputBuf_V_load_22' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 41 <SV = 35> <Delay = 6.88>
ST_41 : Operation 626 [1/1] (3.63ns)   --->   "%tmp_V_164 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 626 'read' 'tmp_V_164' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_41 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_178 = trunc i32 %tmp_V_164 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 627 'trunc' 'tmp_178' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_41 : Operation 628 [1/1] (2.26ns)   --->   "store i16 %tmp_178, i16* %inElem_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 628 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 629 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 629 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_218_23 = or i32 %tmp_184, 24" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 630 'or' 'tmp_218_23' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_41 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_219_23 = zext i32 %tmp_218_23 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 631 'zext' 'tmp_219_23' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_41 : Operation 632 [1/2] (2.26ns)   --->   "%inElem_V_load_24 = load i16* %inElem_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 632 'load' 'inElem_V_load_24' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 633 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_24 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_23" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 633 'getelementptr' 'inputBuf_V_addr_24' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_41 : Operation 634 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_24, i16* %inputBuf_V_addr_24, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 634 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_41 : Operation 635 [2/2] (2.26ns)   --->   "%inElem_V_load_25 = load i16* %inElem_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 635 'load' 'inElem_V_load_25' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 636 [1/2] (3.25ns)   --->   "%inputBuf_V_load_22 = load i16* %inputBuf_V_addr_54, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 636 'load' 'inputBuf_V_load_22' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_41 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_V_192 = sext i16 %inputBuf_V_load_22 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 637 'sext' 'tmp_V_192' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_41 : Operation 638 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_192)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 638 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_41 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_227_22 = or i32 %tmp_94, 23" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 639 'or' 'tmp_227_22' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_41 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_228_22 = zext i32 %tmp_227_22 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 640 'zext' 'tmp_228_22' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_41 : Operation 641 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_55 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_22" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 641 'getelementptr' 'inputBuf_V_addr_55' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_41 : Operation 642 [2/2] (3.25ns)   --->   "%inputBuf_V_load_23 = load i16* %inputBuf_V_addr_55, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 642 'load' 'inputBuf_V_load_23' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 42 <SV = 36> <Delay = 6.88>
ST_42 : Operation 643 [1/1] (3.63ns)   --->   "%tmp_V_165 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 643 'read' 'tmp_V_165' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i32 %tmp_V_165 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 644 'trunc' 'tmp_179' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_42 : Operation 645 [1/1] (2.26ns)   --->   "store i16 %tmp_179, i16* %inElem_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 645 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 646 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 646 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_218_24 = or i32 %tmp_184, 25" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 647 'or' 'tmp_218_24' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_42 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_219_24 = zext i32 %tmp_218_24 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 648 'zext' 'tmp_219_24' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_42 : Operation 649 [1/2] (2.26ns)   --->   "%inElem_V_load_25 = load i16* %inElem_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 649 'load' 'inElem_V_load_25' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 650 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_25 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_24" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 650 'getelementptr' 'inputBuf_V_addr_25' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_42 : Operation 651 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_25, i16* %inputBuf_V_addr_25, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 651 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_42 : Operation 652 [2/2] (2.26ns)   --->   "%inElem_V_load_26 = load i16* %inElem_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 652 'load' 'inElem_V_load_26' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 653 [1/2] (3.25ns)   --->   "%inputBuf_V_load_23 = load i16* %inputBuf_V_addr_55, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 653 'load' 'inputBuf_V_load_23' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_42 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_V_193 = sext i16 %inputBuf_V_load_23 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 654 'sext' 'tmp_V_193' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_42 : Operation 655 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_193)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 655 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_42 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_227_23 = or i32 %tmp_94, 24" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 656 'or' 'tmp_227_23' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_42 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_228_23 = zext i32 %tmp_227_23 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 657 'zext' 'tmp_228_23' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_42 : Operation 658 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_56 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_23" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 658 'getelementptr' 'inputBuf_V_addr_56' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_42 : Operation 659 [2/2] (3.25ns)   --->   "%inputBuf_V_load_24 = load i16* %inputBuf_V_addr_56, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 659 'load' 'inputBuf_V_load_24' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 43 <SV = 37> <Delay = 6.88>
ST_43 : Operation 660 [1/1] (3.63ns)   --->   "%tmp_V_166 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 660 'read' 'tmp_V_166' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_43 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_180 = trunc i32 %tmp_V_166 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 661 'trunc' 'tmp_180' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_43 : Operation 662 [1/1] (2.26ns)   --->   "store i16 %tmp_180, i16* %inElem_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 662 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 663 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 663 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_218_25 = or i32 %tmp_184, 26" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 664 'or' 'tmp_218_25' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_43 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_219_25 = zext i32 %tmp_218_25 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 665 'zext' 'tmp_219_25' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_43 : Operation 666 [1/2] (2.26ns)   --->   "%inElem_V_load_26 = load i16* %inElem_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 666 'load' 'inElem_V_load_26' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 667 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_26 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_25" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 667 'getelementptr' 'inputBuf_V_addr_26' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_43 : Operation 668 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_26, i16* %inputBuf_V_addr_26, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 668 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_43 : Operation 669 [2/2] (2.26ns)   --->   "%inElem_V_load_27 = load i16* %inElem_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 669 'load' 'inElem_V_load_27' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 670 [1/2] (3.25ns)   --->   "%inputBuf_V_load_24 = load i16* %inputBuf_V_addr_56, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 670 'load' 'inputBuf_V_load_24' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_43 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_V_194 = sext i16 %inputBuf_V_load_24 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 671 'sext' 'tmp_V_194' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_43 : Operation 672 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_194)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 672 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_43 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_227_24 = or i32 %tmp_94, 25" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 673 'or' 'tmp_227_24' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_43 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_228_24 = zext i32 %tmp_227_24 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 674 'zext' 'tmp_228_24' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_43 : Operation 675 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_57 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_24" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 675 'getelementptr' 'inputBuf_V_addr_57' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_43 : Operation 676 [2/2] (3.25ns)   --->   "%inputBuf_V_load_25 = load i16* %inputBuf_V_addr_57, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 676 'load' 'inputBuf_V_load_25' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 44 <SV = 38> <Delay = 6.88>
ST_44 : Operation 677 [1/1] (3.63ns)   --->   "%tmp_V_167 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 677 'read' 'tmp_V_167' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_44 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_181 = trunc i32 %tmp_V_167 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 678 'trunc' 'tmp_181' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_44 : Operation 679 [1/1] (2.26ns)   --->   "store i16 %tmp_181, i16* %inElem_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 679 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 680 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 680 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_218_26 = or i32 %tmp_184, 27" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 681 'or' 'tmp_218_26' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_44 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_219_26 = zext i32 %tmp_218_26 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 682 'zext' 'tmp_219_26' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_44 : Operation 683 [1/2] (2.26ns)   --->   "%inElem_V_load_27 = load i16* %inElem_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 683 'load' 'inElem_V_load_27' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 684 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_27 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_26" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 684 'getelementptr' 'inputBuf_V_addr_27' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_44 : Operation 685 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_27, i16* %inputBuf_V_addr_27, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 685 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_44 : Operation 686 [2/2] (2.26ns)   --->   "%inElem_V_load_28 = load i16* %inElem_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 686 'load' 'inElem_V_load_28' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 687 [1/2] (3.25ns)   --->   "%inputBuf_V_load_25 = load i16* %inputBuf_V_addr_57, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 687 'load' 'inputBuf_V_load_25' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_44 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_V_195 = sext i16 %inputBuf_V_load_25 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 688 'sext' 'tmp_V_195' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_44 : Operation 689 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_195)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 689 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_44 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_227_25 = or i32 %tmp_94, 26" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 690 'or' 'tmp_227_25' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_44 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_228_25 = zext i32 %tmp_227_25 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 691 'zext' 'tmp_228_25' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_44 : Operation 692 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_58 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_25" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 692 'getelementptr' 'inputBuf_V_addr_58' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_44 : Operation 693 [2/2] (3.25ns)   --->   "%inputBuf_V_load_26 = load i16* %inputBuf_V_addr_58, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 693 'load' 'inputBuf_V_load_26' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 45 <SV = 39> <Delay = 7.49>
ST_45 : Operation 694 [1/1] (3.63ns)   --->   "%tmp_V_168 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 694 'read' 'tmp_V_168' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_45 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_182 = trunc i32 %tmp_V_168 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 695 'trunc' 'tmp_182' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_45 : Operation 696 [1/1] (2.26ns)   --->   "store i16 %tmp_182, i16* %inElem_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 696 'store' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 697 [1/1] (2.26ns)   --->   "store i16 2, i16* %inElem_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 697 'store' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 698 [1/1] (1.76ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 698 'br' <Predicate = (!exitcond & tmp_75 & or_cond3)> <Delay = 1.76>
ST_45 : Operation 699 [1/1] (0.00ns)   --->   "%inp_j_load = load i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 699 'load' 'inp_j_load' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_45 : Operation 700 [1/1] (0.00ns)   --->   "%inp_i_load = load i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 700 'load' 'inp_i_load' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_45 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_218_27 = or i32 %tmp_184, 28" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 701 'or' 'tmp_218_27' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_45 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_219_27 = zext i32 %tmp_218_27 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 702 'zext' 'tmp_219_27' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_45 : Operation 703 [1/2] (2.26ns)   --->   "%inElem_V_load_28 = load i16* %inElem_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 703 'load' 'inElem_V_load_28' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 704 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_28 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_27" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 704 'getelementptr' 'inputBuf_V_addr_28' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_45 : Operation 705 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_28, i16* %inputBuf_V_addr_28, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 705 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_45 : Operation 706 [2/2] (2.26ns)   --->   "%inElem_V_load_29 = load i16* %inElem_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 706 'load' 'inElem_V_load_29' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 707 [1/1] (2.55ns)   --->   "%inp_j_2 = add nsw i32 1, %inp_j_load" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 707 'add' 'inp_j_2' <Predicate = (!exitcond & tmp_75)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 708 [1/1] (2.47ns)   --->   "%tmp_91 = icmp eq i32 %inp_j_2, 18" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 708 'icmp' 'tmp_91' <Predicate = (!exitcond & tmp_75)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 709 [1/1] (2.55ns)   --->   "%inp_i_1 = add nsw i32 1, %inp_i_load" [./../hw_library/stream_convolution_slideWindow.h:147]   --->   Operation 709 'add' 'inp_i_1' <Predicate = (!exitcond & tmp_75)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 710 [1/1] (2.47ns)   --->   "%tmp_92 = icmp eq i32 %inp_i_1, 18" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 710 'icmp' 'tmp_92' <Predicate = (!exitcond & tmp_75)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node inp_i_2)   --->   "%p_s = select i1 %tmp_92, i32 -2, i32 %inp_i_1" [./../hw_library/stream_convolution_slideWindow.h:148]   --->   Operation 711 'select' 'p_s' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 712 [1/1] (0.69ns) (out node of the LUT)   --->   "%inp_i_2 = select i1 %tmp_91, i32 %p_s, i32 %inp_i_load" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 712 'select' 'inp_i_2' <Predicate = (!exitcond & tmp_75)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 713 [1/1] (0.69ns)   --->   "%inp_j_1 = select i1 %tmp_91, i32 -2, i32 %inp_j_2" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 713 'select' 'inp_j_1' <Predicate = (!exitcond & tmp_75)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 714 [1/1] (1.76ns)   --->   "store i32 %inp_i_2, i32* %inp_i" [./../hw_library/stream_convolution_slideWindow.h:145]   --->   Operation 714 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 1.76>
ST_45 : Operation 715 [1/1] (1.76ns)   --->   "store i32 %inp_j_1, i32* %inp_j" [./../hw_library/stream_convolution_slideWindow.h:144]   --->   Operation 715 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 1.76>
ST_45 : Operation 716 [1/2] (3.25ns)   --->   "%inputBuf_V_load_26 = load i16* %inputBuf_V_addr_58, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 716 'load' 'inputBuf_V_load_26' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_45 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_V_196 = sext i16 %inputBuf_V_load_26 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 717 'sext' 'tmp_V_196' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_45 : Operation 718 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_196)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 718 'write' <Predicate = (!exitcond & tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_45 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_227_26 = or i32 %tmp_94, 27" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 719 'or' 'tmp_227_26' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_45 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_228_26 = zext i32 %tmp_227_26 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 720 'zext' 'tmp_228_26' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_45 : Operation 721 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_59 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_26" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 721 'getelementptr' 'inputBuf_V_addr_59' <Predicate = (!exitcond & tmp_93)> <Delay = 0.00>
ST_45 : Operation 722 [2/2] (3.25ns)   --->   "%inputBuf_V_load_27 = load i16* %inputBuf_V_addr_59, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 722 'load' 'inputBuf_V_load_27' <Predicate = (!exitcond & tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 46 <SV = 40> <Delay = 7.67>
ST_46 : Operation 723 [1/1] (3.63ns)   --->   "%tmp_V_169 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/stream_convolution_slideWindow.h:136]   --->   Operation 723 'read' 'tmp_V_169' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_46 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_183 = trunc i32 %tmp_V_169 to i16" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 724 'trunc' 'tmp_183' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 0.00>
ST_46 : Operation 725 [1/1] (1.76ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 725 'br' <Predicate = (!exitcond & tmp_75 & !or_cond3)> <Delay = 1.76>
ST_46 : Operation 726 [1/1] (0.00ns)   --->   "%storemerge = phi i16 [ %tmp_183, %.preheader.0 ], [ 2, %.preheader218.0 ]" [./../hw_library/stream_convolution_slideWindow.h:137]   --->   Operation 726 'phi' 'storemerge' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_46 : Operation 727 [1/1] (2.26ns)   --->   "store i16 %storemerge, i16* %inElem_V_addr_31, align 2" [./../hw_library/stream_convolution_slideWindow.h:131]   --->   Operation 727 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_46 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_218_28 = or i32 %tmp_184, 29" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 728 'or' 'tmp_218_28' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_46 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_219_28 = zext i32 %tmp_218_28 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 729 'zext' 'tmp_219_28' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_46 : Operation 730 [1/2] (2.26ns)   --->   "%inElem_V_load_29 = load i16* %inElem_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 730 'load' 'inElem_V_load_29' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_46 : Operation 731 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_29 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_28" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 731 'getelementptr' 'inputBuf_V_addr_29' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_46 : Operation 732 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_29, i16* %inputBuf_V_addr_29, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 732 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_46 : Operation 733 [2/2] (2.26ns)   --->   "%inElem_V_load_30 = load i16* %inElem_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 733 'load' 'inElem_V_load_30' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_46 : Operation 734 [1/2] (3.25ns)   --->   "%inputBuf_V_load_27 = load i16* %inputBuf_V_addr_59, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 734 'load' 'inputBuf_V_load_27' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_46 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_V_197 = sext i16 %inputBuf_V_load_27 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 735 'sext' 'tmp_V_197' <Predicate = (tmp_93)> <Delay = 0.00>
ST_46 : Operation 736 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_197)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 736 'write' <Predicate = (tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_46 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_227_27 = or i32 %tmp_94, 28" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 737 'or' 'tmp_227_27' <Predicate = (tmp_93)> <Delay = 0.00>
ST_46 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_228_27 = zext i32 %tmp_227_27 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 738 'zext' 'tmp_228_27' <Predicate = (tmp_93)> <Delay = 0.00>
ST_46 : Operation 739 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_60 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_27" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 739 'getelementptr' 'inputBuf_V_addr_60' <Predicate = (tmp_93)> <Delay = 0.00>
ST_46 : Operation 740 [2/2] (3.25ns)   --->   "%inputBuf_V_load_28 = load i16* %inputBuf_V_addr_60, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 740 'load' 'inputBuf_V_load_28' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 47 <SV = 41> <Delay = 6.88>
ST_47 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_218_29 = or i32 %tmp_184, 30" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 741 'or' 'tmp_218_29' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_47 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_219_29 = zext i32 %tmp_218_29 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 742 'zext' 'tmp_219_29' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_47 : Operation 743 [1/2] (2.26ns)   --->   "%inElem_V_load_30 = load i16* %inElem_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 743 'load' 'inElem_V_load_30' <Predicate = (!exitcond & tmp_75)> <Delay = 2.26> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_47 : Operation 744 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_30 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_29" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 744 'getelementptr' 'inputBuf_V_addr_30' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_47 : Operation 745 [1/1] (3.25ns)   --->   "store i16 %inElem_V_load_30, i16* %inputBuf_V_addr_30, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 745 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_47 : Operation 746 [1/2] (3.25ns)   --->   "%inputBuf_V_load_28 = load i16* %inputBuf_V_addr_60, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 746 'load' 'inputBuf_V_load_28' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_47 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_V_198 = sext i16 %inputBuf_V_load_28 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 747 'sext' 'tmp_V_198' <Predicate = (tmp_93)> <Delay = 0.00>
ST_47 : Operation 748 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_198)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 748 'write' <Predicate = (tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_47 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_227_28 = or i32 %tmp_94, 29" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 749 'or' 'tmp_227_28' <Predicate = (tmp_93)> <Delay = 0.00>
ST_47 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_228_28 = zext i32 %tmp_227_28 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 750 'zext' 'tmp_228_28' <Predicate = (tmp_93)> <Delay = 0.00>
ST_47 : Operation 751 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_61 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_28" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 751 'getelementptr' 'inputBuf_V_addr_61' <Predicate = (tmp_93)> <Delay = 0.00>
ST_47 : Operation 752 [2/2] (3.25ns)   --->   "%inputBuf_V_load_29 = load i16* %inputBuf_V_addr_61, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 752 'load' 'inputBuf_V_load_29' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 48 <SV = 42> <Delay = 6.88>
ST_48 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_218_30 = or i32 %tmp_184, 31" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 753 'or' 'tmp_218_30' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_48 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_219_30 = zext i32 %tmp_218_30 to i64" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 754 'zext' 'tmp_219_30' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_48 : Operation 755 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_31 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_219_30" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 755 'getelementptr' 'inputBuf_V_addr_31' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_48 : Operation 756 [1/1] (3.25ns)   --->   "store i16 %storemerge, i16* %inputBuf_V_addr_31, align 2" [./../hw_library/stream_convolution_slideWindow.h:141]   --->   Operation 756 'store' <Predicate = (!exitcond & tmp_75)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_48 : Operation 757 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_77)" [./../hw_library/stream_convolution_slideWindow.h:152]   --->   Operation 757 'specregionend' 'empty' <Predicate = (!exitcond & tmp_75)> <Delay = 0.00>
ST_48 : Operation 758 [1/2] (3.25ns)   --->   "%inputBuf_V_load_29 = load i16* %inputBuf_V_addr_61, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 758 'load' 'inputBuf_V_load_29' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_48 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_V_199 = sext i16 %inputBuf_V_load_29 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 759 'sext' 'tmp_V_199' <Predicate = (tmp_93)> <Delay = 0.00>
ST_48 : Operation 760 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_199)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 760 'write' <Predicate = (tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_48 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_227_29 = or i32 %tmp_94, 30" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 761 'or' 'tmp_227_29' <Predicate = (tmp_93)> <Delay = 0.00>
ST_48 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_228_29 = zext i32 %tmp_227_29 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 762 'zext' 'tmp_228_29' <Predicate = (tmp_93)> <Delay = 0.00>
ST_48 : Operation 763 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_62 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_29" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 763 'getelementptr' 'inputBuf_V_addr_62' <Predicate = (tmp_93)> <Delay = 0.00>
ST_48 : Operation 764 [2/2] (3.25ns)   --->   "%inputBuf_V_load_30 = load i16* %inputBuf_V_addr_62, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 764 'load' 'inputBuf_V_load_30' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 49 <SV = 43> <Delay = 6.88>
ST_49 : Operation 765 [1/2] (3.25ns)   --->   "%inputBuf_V_load_30 = load i16* %inputBuf_V_addr_62, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 765 'load' 'inputBuf_V_load_30' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_49 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_V_200 = sext i16 %inputBuf_V_load_30 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 766 'sext' 'tmp_V_200' <Predicate = (tmp_93)> <Delay = 0.00>
ST_49 : Operation 767 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_200)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 767 'write' <Predicate = (tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_49 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_227_30 = or i32 %tmp_94, 31" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 768 'or' 'tmp_227_30' <Predicate = (tmp_93)> <Delay = 0.00>
ST_49 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_228_30 = zext i32 %tmp_227_30 to i64" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 769 'zext' 'tmp_228_30' <Predicate = (tmp_93)> <Delay = 0.00>
ST_49 : Operation 770 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_63 = getelementptr [10500 x i16]* %inputBuf_V, i64 0, i64 %tmp_228_30" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 770 'getelementptr' 'inputBuf_V_addr_63' <Predicate = (tmp_93)> <Delay = 0.00>
ST_49 : Operation 771 [2/2] (3.25ns)   --->   "%inputBuf_V_load_31 = load i16* %inputBuf_V_addr_63, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 771 'load' 'inputBuf_V_load_31' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>

State 50 <SV = 44> <Delay = 6.88>
ST_50 : Operation 772 [1/2] (3.25ns)   --->   "%inputBuf_V_load_31 = load i16* %inputBuf_V_addr_63, align 2" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 772 'load' 'inputBuf_V_load_31' <Predicate = (tmp_93)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10500> <RAM>
ST_50 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_V_201 = sext i16 %inputBuf_V_load_31 to i32" [./../hw_library/stream_convolution_slideWindow.h:159]   --->   Operation 773 'sext' 'tmp_V_201' <Predicate = (tmp_93)> <Delay = 0.00>
ST_50 : Operation 774 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_201)" [./../hw_library/stream_convolution_slideWindow.h:160]   --->   Operation 774 'write' <Predicate = (tmp_93)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 51 <SV = 9> <Delay = 0.00>
ST_51 : Operation 775 [1/1] (0.00ns)   --->   "%empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str56, i32 %tmp)" [./../hw_library/stream_convolution_slideWindow.h:181]   --->   Operation 775 'specregionend' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 776 [1/1] (0.00ns)   --->   "br label %14" [./../hw_library/stream_convolution_slideWindow.h:181]   --->   Operation 776 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:68) [8]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:70) [9]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:72) [10]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:74) [11]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:76) [12]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:78) [13]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:80) [14]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:82) [15]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:84) [16]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:86) [17]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:88) [18]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:90) [19]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:92) [20]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:94) [21]  (3.63 ns)

 <State 8>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/stream_convolution_slideWindow.h:183) [28]  (12.6 ns)

 <State 9>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_1', ./../hw_library/stream_convolution_slideWindow.h:184) [29]  (12.6 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_bound', ./../hw_library/stream_convolution_slideWindow.h:185) [30]  (12.6 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../hw_library/stream_convolution_slideWindow.h:189) [36]  (0 ns)
	'add' operation ('i', ./../hw_library/stream_convolution_slideWindow.h:189) [38]  (2.55 ns)

 <State 12>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:191) [43]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:192) [44]  (3.63 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 4.43ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ./../hw_library/stream_convolution_slideWindow.h:123) [104]  (2.47 ns)
	blocking operation 1.96 ns on control path)

 <State 15>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) [128]  (3.63 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:137) of variable 'tmp_152', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 [130]  (2.27 ns)

 <State 16>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) [131]  (3.63 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:137) of variable 'tmp_153', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 [133]  (2.27 ns)

 <State 17>: 7.49ns
The critical path consists of the following:
	'load' operation ('oy_load', ./../hw_library/stream_convolution_slideWindow.h:171) on local variable 'oy' [669]  (0 ns)
	'add' operation ('oy', ./../hw_library/stream_convolution_slideWindow.h:171) [670]  (2.55 ns)
	'icmp' operation ('tmp_99', ./../hw_library/stream_convolution_slideWindow.h:172) [671]  (2.47 ns)
	'select' operation ('p_3', ./../hw_library/stream_convolution_slideWindow.h:172) [673]  (0.698 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:172) of variable 'p_3', ./../hw_library/stream_convolution_slideWindow.h:172 on local variable 'oy' [676]  (1.77 ns)

 <State 18>: 5.9ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) [137]  (3.63 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:137) of variable 'tmp_155', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 [139]  (2.27 ns)

 <State 19>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [455]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [457]  (3.63 ns)

 <State 20>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_1', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [461]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [463]  (3.63 ns)

 <State 21>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_2', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [467]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [469]  (3.63 ns)

 <State 22>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_3', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [473]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [475]  (3.63 ns)

 <State 23>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_4', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [479]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [481]  (3.63 ns)

 <State 24>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_5', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [485]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [487]  (3.63 ns)

 <State 25>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_6', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [491]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [493]  (3.63 ns)

 <State 26>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_7', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [497]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [499]  (3.63 ns)

 <State 27>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_8', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [503]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [505]  (3.63 ns)

 <State 28>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_9', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [509]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [511]  (3.63 ns)

 <State 29>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_10', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [515]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [517]  (3.63 ns)

 <State 30>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_11', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [521]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [523]  (3.63 ns)

 <State 31>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_12', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [527]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [529]  (3.63 ns)

 <State 32>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_13', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [533]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [535]  (3.63 ns)

 <State 33>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_14', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [539]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [541]  (3.63 ns)

 <State 34>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_15', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [545]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [547]  (3.63 ns)

 <State 35>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_16', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [551]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [553]  (3.63 ns)

 <State 36>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_17', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [557]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [559]  (3.63 ns)

 <State 37>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_18', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [563]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [565]  (3.63 ns)

 <State 38>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_19', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [569]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [571]  (3.63 ns)

 <State 39>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_20', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [575]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [577]  (3.63 ns)

 <State 40>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_21', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [581]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [583]  (3.63 ns)

 <State 41>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_22', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [587]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [589]  (3.63 ns)

 <State 42>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_23', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [593]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [595]  (3.63 ns)

 <State 43>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_24', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [599]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [601]  (3.63 ns)

 <State 44>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_25', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [605]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [607]  (3.63 ns)

 <State 45>: 7.49ns
The critical path consists of the following:
	'load' operation ('inp_j_load', ./../hw_library/stream_convolution_slideWindow.h:144) on local variable 'inp_j' [259]  (0 ns)
	'add' operation ('inp_j', ./../hw_library/stream_convolution_slideWindow.h:144) [422]  (2.55 ns)
	'icmp' operation ('tmp_91', ./../hw_library/stream_convolution_slideWindow.h:145) [423]  (2.47 ns)
	'select' operation ('inp_i_2', ./../hw_library/stream_convolution_slideWindow.h:145) [427]  (0.698 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:145) of variable 'inp_i_2', ./../hw_library/stream_convolution_slideWindow.h:145 on local variable 'inp_i' [430]  (1.77 ns)

 <State 46>: 7.67ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/stream_convolution_slideWindow.h:136) [221]  (3.63 ns)
	multiplexor before 'phi' operation ('storemerge', ./../hw_library/stream_convolution_slideWindow.h:137) with incoming values : ('tmp_183', ./../hw_library/stream_convolution_slideWindow.h:137) [258]  (1.77 ns)
	'phi' operation ('storemerge', ./../hw_library/stream_convolution_slideWindow.h:137) with incoming values : ('tmp_183', ./../hw_library/stream_convolution_slideWindow.h:137) [258]  (0 ns)
	'store' operation (./../hw_library/stream_convolution_slideWindow.h:131) of variable 'storemerge', ./../hw_library/stream_convolution_slideWindow.h:137 on array 'inElem.V', ./../hw_library/stream_convolution_slideWindow.h:127 [261]  (2.27 ns)

 <State 47>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_28', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [623]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [625]  (3.63 ns)

 <State 48>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_29', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [629]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [631]  (3.63 ns)

 <State 49>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_30', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [635]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [637]  (3.63 ns)

 <State 50>: 6.89ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load_31', ./../hw_library/stream_convolution_slideWindow.h:159) on array 'inputBuf.V', ./../hw_library/stream_convolution_slideWindow.h:107 [641]  (3.25 ns)
	fifo write on port 'out_V_V' (./../hw_library/stream_convolution_slideWindow.h:160) [643]  (3.63 ns)

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
