read_verilog ../top.v
synth_xilinx -abc9 -retime
write_verilog synth.v
