$date
	Fri Apr 12 07:47:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_latch_tb $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # en $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module uut $end
$var wire 1 # en $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var reg 1 " q $end
$var reg 1 ! q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#10
1"
0%
1$
1#
#20
0"
0!
1%
0$
#30
1!
0%
#40
1"
1%
1$
#50
0"
0!
0$
#60
