INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/161072/lab0/lab0.srcs/sources_1/new/exp0file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp0file
WARNING: [VRFC 10-1315] redeclaration of ansi port c is not allowed [C:/Users/161072/lab0/lab0.srcs/sources_1/new/exp0file.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/161072/lab0/lab0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
