/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module vwxy_flat(CLK, TMODE, RESET_D1_R_N, INVALIDATE, MEMSEQUENTIAL, MEMZEROFIRST, CFG_IRAMISROM, EXT_IWREQRAM_R, IW_GNTRAM_R, IW_DATAOE, IW_LBCOE, NEXTADDR_0, NEXTADDR_1, NEXTADDR_2, NEXTADDR_3, NEXTADDR_4, NEXTADDR_5, NEXTADDR_6, NEXTADDR_7, NEXTADDR_8, NEXTADDR_9
, NEXTADDR_10, NEXTADDR_11, NEXTADDR_12, NEXTADDR_13, NEXTADDR_14, NEXTADDR_15, NEXTADDR_16, NEXTADDR_17, NEXTADDR_18, NEXTADDR_19, NEXTADDR_20, NEXTADDR_21, NEXTADDR_22, NEXTADDR_23, NEXTADDR_24, NEXTADDR_25, NEXTADDR_26, NEXTADDR_27, NEXTADDR_28, NEXTADDR_29, NEXTADDR_30
, NEXTADDR_31, RDOP_N, IS_VAL, IW_VAL, X_HALT_R_0, X_HALT_R_1, X_HALT_R_2, X_HALT_R_3, X_HALT_R_4, X_HALT_R_5, X_HALT_R_6, X_HALT_R_7, X_HALT_R_8, X_HALT_R_9, X_HALT_R_10, X_HALT_R_11, X_HALT_R_12, X_HALT_R_13, IW_ACK, IW_MISS_P, IW_MISS_R
, IW_HALT_S_R_0, IW_HALT_S_R_1, IW_HALT_S_R_2, IW_VALINDEX_9, IW_VALINDEX_10, IW_VALINDEX_11, IW_VALINDEX_12, IW_VALINDEX_13, IW_VALINDEX_14, IW_VALINDEX_15, IWR_VALRD_0, IWR_VALRD_1, IWR_VALRD_2, IWR_VALRD_3, IWR_VALRD_4, IWR_VALRD_5, IWR_VALRD_6, IWR_VALRD_7, IWR_VALRD_8, IWR_VALRD_9, IWR_VALRD_10
, IWR_VALRD_11, IWR_VALRD_12, IWR_VALRD_13, IWR_VALRD_14, IWR_VALRD_15, IWR_VALRD_16, IWR_VALRD_17, IWR_VALRD_18, IWR_VALRD_19, IWR_VALRD_20, IWR_VALRD_21, IWR_VALRD_22, IWR_VALRD_23, IWR_VALRD_24, IWR_VALRD_25, IWR_VALRD_26, IWR_VALRD_27, IWR_VALRD_28, IWR_VALRD_29, IWR_VALRD_30, IWR_VALRD_31
, IW_VALWR_0, IW_VALWR_1, IW_VALWR_2, IW_VALWR_3, IW_VALWR_4, IW_VALWR_5, IW_VALWR_6, IW_VALWR_7, IW_VALWR_8, IW_VALWR_9, IW_VALWR_10, IW_VALWR_11, IW_VALWR_12, IW_VALWR_13, IW_VALWR_14, IW_VALWR_15, IW_VALWR_16, IW_VALWR_17, IW_VALWR_18, IW_VALWR_19, IW_VALWR_20
, IW_VALWR_21, IW_VALWR_22, IW_VALWR_23, IW_VALWR_24, IW_VALWR_25, IW_VALWR_26, IW_VALWR_27, IW_VALWR_28, IW_VALWR_29, IW_VALWR_30, IW_VALWR_31, IW_VALWE, IW_VALWEN, IW_VALRE, IW_VALREN, IW_VALCS, IW_VALCSN, IW_DATAINDEX_2, IW_DATAINDEX_3, IW_DATAINDEX_4, IW_DATAINDEX_5
, IW_DATAINDEX_6, IW_DATAINDEX_7, IW_DATAINDEX_8, IW_DATAINDEX_9, IW_DATAINDEX_10, IW_DATAINDEX_11, IW_DATAINDEX_12, IW_DATAINDEX_13, IW_DATAINDEX_14, IW_DATAINDEX_15, IW_DATAWE, IW_DATAWEN, IW_DATARE, IW_DATAREN, IW_DATACS, IW_DATACSN, CONFIGBASE_10, CONFIGBASE_11, CONFIGBASE_12, CONFIGBASE_13, CONFIGBASE_14
, CONFIGBASE_15, CONFIGBASE_16, CONFIGBASE_17, CONFIGBASE_18, CONFIGBASE_19, CONFIGBASE_20, CONFIGBASE_21, CONFIGBASE_22, CONFIGBASE_23, CONFIGBASE_24, CONFIGBASE_25, CONFIGBASE_26, CONFIGBASE_27, CONFIGBASE_28, CONFIGBASE_29, CONFIGBASE_30, CONFIGBASE_31, CONFIGTOP_4, CONFIGTOP_5, CONFIGTOP_6, CONFIGTOP_7
, CONFIGTOP_8, CONFIGTOP_9, CONFIGTOP_10, CONFIGTOP_11, CONFIGTOP_12, CONFIGTOP_13, CONFIGTOP_14, CONFIGTOP_15);
  input CLK;
  wire CLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input INVALIDATE;
  wire INVALIDATE;
  input MEMSEQUENTIAL;
  wire MEMSEQUENTIAL;
  input MEMZEROFIRST;
  wire MEMZEROFIRST;
  input CFG_IRAMISROM;
  wire CFG_IRAMISROM;
  input EXT_IWREQRAM_R;
  wire EXT_IWREQRAM_R;
  output IW_GNTRAM_R;
  reg IW_GNTRAM_R;
  output IW_DATAOE;
  wire IW_DATAOE;
  output IW_LBCOE;
  wire IW_LBCOE;
  input NEXTADDR_0;
  wire NEXTADDR_0;
  input NEXTADDR_1;
  wire NEXTADDR_1;
  input NEXTADDR_2;
  wire NEXTADDR_2;
  input NEXTADDR_3;
  wire NEXTADDR_3;
  input NEXTADDR_4;
  wire NEXTADDR_4;
  input NEXTADDR_5;
  wire NEXTADDR_5;
  input NEXTADDR_6;
  wire NEXTADDR_6;
  input NEXTADDR_7;
  wire NEXTADDR_7;
  input NEXTADDR_8;
  wire NEXTADDR_8;
  input NEXTADDR_9;
  wire NEXTADDR_9;
  input NEXTADDR_10;
  wire NEXTADDR_10;
  input NEXTADDR_11;
  wire NEXTADDR_11;
  input NEXTADDR_12;
  wire NEXTADDR_12;
  input NEXTADDR_13;
  wire NEXTADDR_13;
  input NEXTADDR_14;
  wire NEXTADDR_14;
  input NEXTADDR_15;
  wire NEXTADDR_15;
  input NEXTADDR_16;
  wire NEXTADDR_16;
  input NEXTADDR_17;
  wire NEXTADDR_17;
  input NEXTADDR_18;
  wire NEXTADDR_18;
  input NEXTADDR_19;
  wire NEXTADDR_19;
  input NEXTADDR_20;
  wire NEXTADDR_20;
  input NEXTADDR_21;
  wire NEXTADDR_21;
  input NEXTADDR_22;
  wire NEXTADDR_22;
  input NEXTADDR_23;
  wire NEXTADDR_23;
  input NEXTADDR_24;
  wire NEXTADDR_24;
  input NEXTADDR_25;
  wire NEXTADDR_25;
  input NEXTADDR_26;
  wire NEXTADDR_26;
  input NEXTADDR_27;
  wire NEXTADDR_27;
  input NEXTADDR_28;
  wire NEXTADDR_28;
  input NEXTADDR_29;
  wire NEXTADDR_29;
  input NEXTADDR_30;
  wire NEXTADDR_30;
  input NEXTADDR_31;
  wire NEXTADDR_31;
  input RDOP_N;
  wire RDOP_N;
  input IS_VAL;
  wire IS_VAL;
  output IW_VAL;
  wire IW_VAL;
  input X_HALT_R_0;
  wire X_HALT_R_0;
  input X_HALT_R_1;
  wire X_HALT_R_1;
  input X_HALT_R_2;
  wire X_HALT_R_2;
  input X_HALT_R_3;
  wire X_HALT_R_3;
  input X_HALT_R_4;
  wire X_HALT_R_4;
  input X_HALT_R_5;
  wire X_HALT_R_5;
  input X_HALT_R_6;
  wire X_HALT_R_6;
  input X_HALT_R_7;
  wire X_HALT_R_7;
  input X_HALT_R_8;
  wire X_HALT_R_8;
  input X_HALT_R_9;
  wire X_HALT_R_9;
  input X_HALT_R_10;
  wire X_HALT_R_10;
  input X_HALT_R_11;
  wire X_HALT_R_11;
  input X_HALT_R_12;
  wire X_HALT_R_12;
  input X_HALT_R_13;
  wire X_HALT_R_13;
  output IW_ACK;
  wire IW_ACK;
  output IW_MISS_P;
  wire IW_MISS_P;
  output IW_MISS_R;
  reg IW_MISS_R;
  output IW_HALT_S_R_0;
  wire IW_HALT_S_R_0;
  output IW_HALT_S_R_1;
  wire IW_HALT_S_R_1;
  output IW_HALT_S_R_2;
  wire IW_HALT_S_R_2;
  output IW_VALINDEX_9;
  wire IW_VALINDEX_9;
  output IW_VALINDEX_10;
  wire IW_VALINDEX_10;
  output IW_VALINDEX_11;
  wire IW_VALINDEX_11;
  output IW_VALINDEX_12;
  wire IW_VALINDEX_12;
  output IW_VALINDEX_13;
  wire IW_VALINDEX_13;
  output IW_VALINDEX_14;
  wire IW_VALINDEX_14;
  output IW_VALINDEX_15;
  wire IW_VALINDEX_15;
  input IWR_VALRD_0;
  wire IWR_VALRD_0;
  input IWR_VALRD_1;
  wire IWR_VALRD_1;
  input IWR_VALRD_2;
  wire IWR_VALRD_2;
  input IWR_VALRD_3;
  wire IWR_VALRD_3;
  input IWR_VALRD_4;
  wire IWR_VALRD_4;
  input IWR_VALRD_5;
  wire IWR_VALRD_5;
  input IWR_VALRD_6;
  wire IWR_VALRD_6;
  input IWR_VALRD_7;
  wire IWR_VALRD_7;
  input IWR_VALRD_8;
  wire IWR_VALRD_8;
  input IWR_VALRD_9;
  wire IWR_VALRD_9;
  input IWR_VALRD_10;
  wire IWR_VALRD_10;
  input IWR_VALRD_11;
  wire IWR_VALRD_11;
  input IWR_VALRD_12;
  wire IWR_VALRD_12;
  input IWR_VALRD_13;
  wire IWR_VALRD_13;
  input IWR_VALRD_14;
  wire IWR_VALRD_14;
  input IWR_VALRD_15;
  wire IWR_VALRD_15;
  input IWR_VALRD_16;
  wire IWR_VALRD_16;
  input IWR_VALRD_17;
  wire IWR_VALRD_17;
  input IWR_VALRD_18;
  wire IWR_VALRD_18;
  input IWR_VALRD_19;
  wire IWR_VALRD_19;
  input IWR_VALRD_20;
  wire IWR_VALRD_20;
  input IWR_VALRD_21;
  wire IWR_VALRD_21;
  input IWR_VALRD_22;
  wire IWR_VALRD_22;
  input IWR_VALRD_23;
  wire IWR_VALRD_23;
  input IWR_VALRD_24;
  wire IWR_VALRD_24;
  input IWR_VALRD_25;
  wire IWR_VALRD_25;
  input IWR_VALRD_26;
  wire IWR_VALRD_26;
  input IWR_VALRD_27;
  wire IWR_VALRD_27;
  input IWR_VALRD_28;
  wire IWR_VALRD_28;
  input IWR_VALRD_29;
  wire IWR_VALRD_29;
  input IWR_VALRD_30;
  wire IWR_VALRD_30;
  input IWR_VALRD_31;
  wire IWR_VALRD_31;
  output IW_VALWR_0;
  wire IW_VALWR_0;
  output IW_VALWR_1;
  wire IW_VALWR_1;
  output IW_VALWR_2;
  wire IW_VALWR_2;
  output IW_VALWR_3;
  wire IW_VALWR_3;
  output IW_VALWR_4;
  wire IW_VALWR_4;
  output IW_VALWR_5;
  wire IW_VALWR_5;
  output IW_VALWR_6;
  wire IW_VALWR_6;
  output IW_VALWR_7;
  wire IW_VALWR_7;
  output IW_VALWR_8;
  wire IW_VALWR_8;
  output IW_VALWR_9;
  wire IW_VALWR_9;
  output IW_VALWR_10;
  wire IW_VALWR_10;
  output IW_VALWR_11;
  wire IW_VALWR_11;
  output IW_VALWR_12;
  wire IW_VALWR_12;
  output IW_VALWR_13;
  wire IW_VALWR_13;
  output IW_VALWR_14;
  wire IW_VALWR_14;
  output IW_VALWR_15;
  wire IW_VALWR_15;
  output IW_VALWR_16;
  wire IW_VALWR_16;
  output IW_VALWR_17;
  wire IW_VALWR_17;
  output IW_VALWR_18;
  wire IW_VALWR_18;
  output IW_VALWR_19;
  wire IW_VALWR_19;
  output IW_VALWR_20;
  wire IW_VALWR_20;
  output IW_VALWR_21;
  wire IW_VALWR_21;
  output IW_VALWR_22;
  wire IW_VALWR_22;
  output IW_VALWR_23;
  wire IW_VALWR_23;
  output IW_VALWR_24;
  wire IW_VALWR_24;
  output IW_VALWR_25;
  wire IW_VALWR_25;
  output IW_VALWR_26;
  wire IW_VALWR_26;
  output IW_VALWR_27;
  wire IW_VALWR_27;
  output IW_VALWR_28;
  wire IW_VALWR_28;
  output IW_VALWR_29;
  wire IW_VALWR_29;
  output IW_VALWR_30;
  wire IW_VALWR_30;
  output IW_VALWR_31;
  wire IW_VALWR_31;
  output IW_VALWE;
  wire IW_VALWE;
  output IW_VALWEN;
  wire IW_VALWEN;
  output IW_VALRE;
  wire IW_VALRE;
  output IW_VALREN;
  wire IW_VALREN;
  output IW_VALCS;
  wire IW_VALCS;
  output IW_VALCSN;
  wire IW_VALCSN;
  output IW_DATAINDEX_2;
  wire IW_DATAINDEX_2;
  output IW_DATAINDEX_3;
  wire IW_DATAINDEX_3;
  output IW_DATAINDEX_4;
  wire IW_DATAINDEX_4;
  output IW_DATAINDEX_5;
  wire IW_DATAINDEX_5;
  output IW_DATAINDEX_6;
  wire IW_DATAINDEX_6;
  output IW_DATAINDEX_7;
  wire IW_DATAINDEX_7;
  output IW_DATAINDEX_8;
  wire IW_DATAINDEX_8;
  output IW_DATAINDEX_9;
  wire IW_DATAINDEX_9;
  output IW_DATAINDEX_10;
  wire IW_DATAINDEX_10;
  output IW_DATAINDEX_11;
  wire IW_DATAINDEX_11;
  output IW_DATAINDEX_12;
  wire IW_DATAINDEX_12;
  output IW_DATAINDEX_13;
  wire IW_DATAINDEX_13;
  output IW_DATAINDEX_14;
  wire IW_DATAINDEX_14;
  output IW_DATAINDEX_15;
  wire IW_DATAINDEX_15;
  output IW_DATAWE;
  wire IW_DATAWE;
  output IW_DATAWEN;
  wire IW_DATAWEN;
  output IW_DATARE;
  wire IW_DATARE;
  output IW_DATAREN;
  wire IW_DATAREN;
  output IW_DATACS;
  wire IW_DATACS;
  output IW_DATACSN;
  wire IW_DATACSN;
  input CONFIGBASE_10;
  wire CONFIGBASE_10;
  input CONFIGBASE_11;
  wire CONFIGBASE_11;
  input CONFIGBASE_12;
  wire CONFIGBASE_12;
  input CONFIGBASE_13;
  wire CONFIGBASE_13;
  input CONFIGBASE_14;
  wire CONFIGBASE_14;
  input CONFIGBASE_15;
  wire CONFIGBASE_15;
  input CONFIGBASE_16;
  wire CONFIGBASE_16;
  input CONFIGBASE_17;
  wire CONFIGBASE_17;
  input CONFIGBASE_18;
  wire CONFIGBASE_18;
  input CONFIGBASE_19;
  wire CONFIGBASE_19;
  input CONFIGBASE_20;
  wire CONFIGBASE_20;
  input CONFIGBASE_21;
  wire CONFIGBASE_21;
  input CONFIGBASE_22;
  wire CONFIGBASE_22;
  input CONFIGBASE_23;
  wire CONFIGBASE_23;
  input CONFIGBASE_24;
  wire CONFIGBASE_24;
  input CONFIGBASE_25;
  wire CONFIGBASE_25;
  input CONFIGBASE_26;
  wire CONFIGBASE_26;
  input CONFIGBASE_27;
  wire CONFIGBASE_27;
  input CONFIGBASE_28;
  wire CONFIGBASE_28;
  input CONFIGBASE_29;
  wire CONFIGBASE_29;
  input CONFIGBASE_30;
  wire CONFIGBASE_30;
  input CONFIGBASE_31;
  wire CONFIGBASE_31;
  input CONFIGTOP_4;
  wire CONFIGTOP_4;
  input CONFIGTOP_5;
  wire CONFIGTOP_5;
  input CONFIGTOP_6;
  wire CONFIGTOP_6;
  input CONFIGTOP_7;
  wire CONFIGTOP_7;
  input CONFIGTOP_8;
  wire CONFIGTOP_8;
  input CONFIGTOP_9;
  wire CONFIGTOP_9;
  input CONFIGTOP_10;
  wire CONFIGTOP_10;
  input CONFIGTOP_11;
  wire CONFIGTOP_11;
  input CONFIGTOP_12;
  wire CONFIGTOP_12;
  input CONFIGTOP_13;
  wire CONFIGTOP_13;
  input CONFIGTOP_14;
  wire CONFIGTOP_14;
  input CONFIGTOP_15;
  wire CONFIGTOP_15;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  wire _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  wire _333_;
  wire _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  wire _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  wire _356_;
  wire _357_;
  wire _358_;
  wire _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire _364_;
  wire _365_;
  wire _366_;
  wire _367_;
  wire _368_;
  wire _369_;
  wire _370_;
  wire _371_;
  wire _372_;
  wire _373_;
  wire _374_;
  wire _375_;
  wire _376_;
  wire _377_;
  wire _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  wire _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  wire _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  wire _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  wire _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  wire _432_;
  wire _433_;
  wire _434_;
  wire _435_;
  wire _436_;
  wire _437_;
  wire _438_;
  wire _439_;
  wire _440_;
  wire _441_;
  wire _442_;
  wire _443_;
  wire _444_;
  wire _445_;
  wire _446_;
  wire _447_;
  wire _448_;
  wire _449_;
  wire _450_;
  wire _451_;
  wire _452_;
  wire _453_;
  wire _454_;
  wire _455_;
  wire _456_;
  wire _457_;
  wire _458_;
  wire _459_;
  wire _460_;
  wire _461_;
  wire _462_;
  wire _463_;
  wire _464_;
  wire _465_;
  wire _466_;
  wire _467_;
  wire _468_;
  wire _469_;
  wire _470_;
  wire _471_;
  wire _472_;
  wire _473_;
  wire _474_;
  wire _475_;
  wire _476_;
  wire _477_;
  wire _478_;
  wire _479_;
  wire _480_;
  wire _481_;
  wire _482_;
  wire _483_;
  wire _484_;
  wire _485_;
  wire _486_;
  wire _487_;
  wire _488_;
  wire _489_;
  wire _490_;
  wire _491_;
  wire _492_;
  wire _493_;
  wire _494_;
  wire _495_;
  wire _496_;
  wire _497_;
  wire _498_;
  wire _499_;
  wire _500_;
  wire _501_;
  wire _502_;
  wire _503_;
  wire _504_;
  wire _505_;
  wire _506_;
  wire _507_;
  wire _508_;
  wire _509_;
  wire _510_;
  wire _511_;
  wire _512_;
  wire _513_;
  wire _514_;
  wire _515_;
  wire _516_;
  wire _517_;
  wire _518_;
  wire _519_;
  wire _520_;
  wire _521_;
  wire _522_;
  wire _523_;
  wire _524_;
  wire _525_;
  wire _526_;
  wire _527_;
  wire _528_;
  wire _529_;
  wire _530_;
  wire _531_;
  wire _532_;
  wire _533_;
  wire _534_;
  wire _535_;
  wire _536_;
  wire _537_;
  wire _538_;
  wire _539_;
  wire _540_;
  wire _541_;
  wire _542_;
  wire _543_;
  wire _544_;
  wire _545_;
  wire _546_;
  wire _547_;
  wire _548_;
  wire _549_;
  wire _550_;
  wire _551_;
  wire _552_;
  wire _553_;
  wire _554_;
  wire _555_;
  wire _556_;
  wire _557_;
  wire _558_;
  wire _559_;
  wire _560_;
  wire _561_;
  wire _562_;
  wire _563_;
  wire _564_;
  wire _565_;
  wire BurstCounter_P_2;
  wire BurstCounter_P_3;
  wire BurstCounter_R_2;
  wire BurstCounter_R_3;
  wire BurstOffset_P_2;
  wire BurstOffset_P_3;
  wire BurstOffset_R_2;
  wire BurstOffset_R_3;
  wire \COMPARE.ADDR_0 ;
  wire \COMPARE.ADDR_1 ;
  wire \COMPARE.ADDR_10 ;
  wire \COMPARE.ADDR_11 ;
  wire \COMPARE.ADDR_12 ;
  wire \COMPARE.ADDR_13 ;
  wire \COMPARE.ADDR_14 ;
  wire \COMPARE.ADDR_15 ;
  wire \COMPARE.ADDR_16 ;
  wire \COMPARE.ADDR_17 ;
  wire \COMPARE.ADDR_18 ;
  wire \COMPARE.ADDR_19 ;
  wire \COMPARE.ADDR_2 ;
  wire \COMPARE.ADDR_20 ;
  wire \COMPARE.ADDR_21 ;
  wire \COMPARE.ADDR_22 ;
  wire \COMPARE.ADDR_23 ;
  wire \COMPARE.ADDR_24 ;
  wire \COMPARE.ADDR_25 ;
  wire \COMPARE.ADDR_26 ;
  wire \COMPARE.ADDR_27 ;
  wire \COMPARE.ADDR_28 ;
  wire \COMPARE.ADDR_29 ;
  wire \COMPARE.ADDR_3 ;
  wire \COMPARE.ADDR_30 ;
  wire \COMPARE.ADDR_31 ;
  wire \COMPARE.ADDR_4 ;
  wire \COMPARE.ADDR_5 ;
  wire \COMPARE.ADDR_6 ;
  wire \COMPARE.ADDR_7 ;
  wire \COMPARE.ADDR_8 ;
  wire \COMPARE.ADDR_9 ;
  wire \COMPARE.BASE_10 ;
  wire \COMPARE.BASE_11 ;
  wire \COMPARE.BASE_12 ;
  wire \COMPARE.BASE_13 ;
  wire \COMPARE.BASE_14 ;
  wire \COMPARE.BASE_15 ;
  wire \COMPARE.BASE_16 ;
  wire \COMPARE.BASE_17 ;
  wire \COMPARE.BASE_18 ;
  wire \COMPARE.BASE_19 ;
  wire \COMPARE.BASE_20 ;
  wire \COMPARE.BASE_21 ;
  wire \COMPARE.BASE_22 ;
  wire \COMPARE.BASE_23 ;
  wire \COMPARE.BASE_24 ;
  wire \COMPARE.BASE_25 ;
  wire \COMPARE.BASE_26 ;
  wire \COMPARE.BASE_27 ;
  wire \COMPARE.BASE_28 ;
  wire \COMPARE.BASE_29 ;
  wire \COMPARE.BASE_30 ;
  wire \COMPARE.BASE_31 ;
  wire \COMPARE.BaseRangeCompare ;
  wire \COMPARE.CMP ;
  wire \COMPARE.TOP_10 ;
  wire \COMPARE.TOP_11 ;
  wire \COMPARE.TOP_12 ;
  wire \COMPARE.TOP_13 ;
  wire \COMPARE.TOP_14 ;
  wire \COMPARE.TOP_15 ;
  wire \COMPARE.TOP_4 ;
  wire \COMPARE.TOP_5 ;
  wire \COMPARE.TOP_6 ;
  wire \COMPARE.TOP_7 ;
  wire \COMPARE.TOP_8 ;
  wire \COMPARE.TOP_9 ;
  wire CST_P_0;
  wire CST_P_1;
  wire CST_P_2;
  wire CST_P_3;
  wire CST_P_4;
  wire CST_R_0;
  wire CST_R_1;
  wire CST_R_2;
  wire CST_R_3;
  wire CST_R_4;
  wire FirstOffset_P_2;
  wire FirstOffset_P_3;
  wire FirstOffset_R_2;
  wire FirstOffset_R_3;
  wire HoldAddr_R_0;
  wire HoldAddr_R_1;
  wire HoldAddr_R_10;
  wire HoldAddr_R_11;
  wire HoldAddr_R_12;
  wire HoldAddr_R_13;
  wire HoldAddr_R_14;
  wire HoldAddr_R_15;
  wire HoldAddr_R_16;
  wire HoldAddr_R_17;
  wire HoldAddr_R_18;
  wire HoldAddr_R_19;
  wire HoldAddr_R_2;
  wire HoldAddr_R_20;
  wire HoldAddr_R_21;
  wire HoldAddr_R_22;
  wire HoldAddr_R_23;
  wire HoldAddr_R_24;
  wire HoldAddr_R_25;
  wire HoldAddr_R_26;
  wire HoldAddr_R_27;
  wire HoldAddr_R_28;
  wire HoldAddr_R_29;
  wire HoldAddr_R_3;
  wire HoldAddr_R_30;
  wire HoldAddr_R_31;
  wire HoldAddr_R_4;
  wire HoldAddr_R_5;
  wire HoldAddr_R_6;
  wire HoldAddr_R_7;
  wire HoldAddr_R_8;
  wire HoldAddr_R_9;
  reg INIT_D1_R;
  reg INIT_D2_R;
  reg INIT_D3_R;
  wire IST_P_0;
  wire IST_P_1;
  wire IST_P_2;
  wire IST_P_3;
  wire IST_R_0;
  wire IST_R_1;
  wire IST_R_2;
  wire IST_R_3;
  wire IW_GNTRAM_P;
  wire IW_HALT_S_P;
  reg Inval1_R;
  reg Inval2_R;
  wire InvalPending_P;
  reg InvalPending_R;
  reg Kseg1_R;
  wire Kseg2UC;
  wire LogAddr_R_0;
  wire LogAddr_R_1;
  wire LogAddr_R_10;
  wire LogAddr_R_11;
  wire LogAddr_R_12;
  wire LogAddr_R_13;
  wire LogAddr_R_14;
  wire LogAddr_R_15;
  wire LogAddr_R_16;
  wire LogAddr_R_17;
  wire LogAddr_R_18;
  wire LogAddr_R_19;
  wire LogAddr_R_2;
  wire LogAddr_R_20;
  wire LogAddr_R_21;
  wire LogAddr_R_22;
  wire LogAddr_R_23;
  wire LogAddr_R_24;
  wire LogAddr_R_25;
  wire LogAddr_R_26;
  wire LogAddr_R_27;
  wire LogAddr_R_28;
  wire LogAddr_R_29;
  wire LogAddr_R_3;
  wire LogAddr_R_30;
  wire LogAddr_R_31;
  wire LogAddr_R_4;
  wire LogAddr_R_5;
  wire LogAddr_R_6;
  wire LogAddr_R_7;
  wire LogAddr_R_8;
  wire LogAddr_R_9;
  reg MyBusy_R;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire Uncached_M;
  wire ValBitDecAddr_R_4;
  wire ValBitDecAddr_R_5;
  wire ValBitDecAddr_R_6;
  wire ValBitDecAddr_R_7;
  wire ValBitDecAddr_R_8;
  wire ValInitCtr_R_10;
  wire ValInitCtr_R_11;
  wire ValInitCtr_R_12;
  wire ValInitCtr_R_13;
  wire ValInitCtr_R_14;
  wire ValInitCtr_R_15;
  wire ValInitCtr_R_9;
  wire ValInitDone;
  reg WasWrite_R;
  wire anyBusy;
  wire doCompare;
  wire foundDesiredBeat;
  wire missO;
  wire myAddr;
  wire otherBusy;
  wire otherIBusy;
  wire valAddrMux_10;
  wire valAddrMux_11;
  wire valAddrMux_12;
  wire valAddrMux_13;
  wire valAddrMux_14;
  wire valAddrMux_15;
  wire valAddrMux_4;
  wire valAddrMux_5;
  wire valAddrMux_6;
  wire valAddrMux_7;
  wire valAddrMux_8;
  wire valAddrMux_9;
  wire valBitDec_0;
  wire valBitDec_1;
  wire valBitDec_10;
  wire valBitDec_11;
  wire valBitDec_12;
  wire valBitDec_13;
  wire valBitDec_14;
  wire valBitDec_15;
  wire valBitDec_16;
  wire valBitDec_17;
  wire valBitDec_18;
  wire valBitDec_19;
  wire valBitDec_2;
  wire valBitDec_20;
  wire valBitDec_21;
  wire valBitDec_22;
  wire valBitDec_23;
  wire valBitDec_24;
  wire valBitDec_25;
  wire valBitDec_26;
  wire valBitDec_27;
  wire valBitDec_28;
  wire valBitDec_29;
  wire valBitDec_3;
  wire valBitDec_30;
  wire valBitDec_31;
  wire valBitDec_4;
  wire valBitDec_5;
  wire valBitDec_6;
  wire valBitDec_7;
  wire valBitDec_8;
  wire valBitDec_9;
  reg [2:0] \$auto$proc_rom.cc:155:do_switch$5091  [7:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5091 [0] = 3'h2;
    \$auto$proc_rom.cc:155:do_switch$5091 [1] = 3'h3;
    \$auto$proc_rom.cc:155:do_switch$5091 [2] = 3'h4;
    \$auto$proc_rom.cc:155:do_switch$5091 [3] = 3'h5;
    \$auto$proc_rom.cc:155:do_switch$5091 [4] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [5] = 3'h0;
    \$auto$proc_rom.cc:155:do_switch$5091 [6] = 3'h6;
    \$auto$proc_rom.cc:155:do_switch$5091 [7] = 3'h7;
  end
  assign { \COMPARE.ADDR_31 , \COMPARE.ADDR_30 , \COMPARE.ADDR_29  } = \$auto$proc_rom.cc:155:do_switch$5091 [{ LogAddr_R_31, LogAddr_R_30, LogAddr_R_29 }];
  assign { _200_, _199_ } = { BurstCounter_R_3, BurstCounter_R_2 } + 2'h1;
  assign { _202_, _201_ } = { BurstOffset_R_3, BurstOffset_R_2 } + 2'h1;
  assign { _228_, _227_, _225_, _224_, _223_, _222_, _221_, _220_, _219_, _218_, _217_, _216_, _214_, _213_, _212_, _211_, _210_, _209_, _208_, _207_, _206_, _205_, _234_, _233_, _232_, _231_, _230_, _229_, _226_, _215_, _204_, _203_ } = { ValInitCtr_R_15, ValInitCtr_R_14, ValInitCtr_R_13, ValInitCtr_R_12, ValInitCtr_R_11, ValInitCtr_R_10, ValInitCtr_R_9 } + 32'd1;
  assign IW_MISS_P = missO & _330_;
  assign _235_ = _304_ & Inval1_R;
  assign InvalPending_P = _303_ & _331_;
  assign IW_GNTRAM_P = EXT_IWREQRAM_R & CST_R_4;
  assign myAddr = \COMPARE.CMP  & _333_;
  assign _236_ = CST_R_3 & IS_VAL;
  assign _237_ = _236_ & foundDesiredBeat;
  assign _238_ = CST_P_1 & InvalPending_P;
  assign _239_ = CST_R_3 & IS_VAL;
  assign _240_ = foundDesiredBeat & IS_VAL;
  assign IW_VAL = _240_ & CST_R_3;
  assign _241_ = CST_R_1 & _308_;
  assign _242_ = CST_R_1 & _309_;
  assign _243_ = CST_R_1 & _310_;
  assign doCompare = _243_ & _311_;
  assign _244_ = doCompare & myAddr;
  assign { _270_, _269_, _267_, _266_, _265_, _264_, _263_, _262_, _261_, _260_, _259_, _258_, _256_, _255_, _254_, _253_, _252_, _251_, _250_, _249_, _248_, _247_, _276_, _275_, _274_, _273_, _272_, _271_, _268_, _257_, _246_, _245_ } = { IWR_VALRD_31, IWR_VALRD_30, IWR_VALRD_29, IWR_VALRD_28, IWR_VALRD_27, IWR_VALRD_26, IWR_VALRD_25, IWR_VALRD_24, IWR_VALRD_23, IWR_VALRD_22, IWR_VALRD_21, IWR_VALRD_20, IWR_VALRD_19, IWR_VALRD_18, IWR_VALRD_17, IWR_VALRD_16, IWR_VALRD_15, IWR_VALRD_14, IWR_VALRD_13, IWR_VALRD_12, IWR_VALRD_11, IWR_VALRD_10, IWR_VALRD_9, IWR_VALRD_8, IWR_VALRD_7, IWR_VALRD_6, IWR_VALRD_5, IWR_VALRD_4, IWR_VALRD_3, IWR_VALRD_2, IWR_VALRD_1, IWR_VALRD_0 } & { valBitDec_31, valBitDec_30, valBitDec_29, valBitDec_28, valBitDec_27, valBitDec_26, valBitDec_25, valBitDec_24, valBitDec_23, valBitDec_22, valBitDec_21, valBitDec_20, valBitDec_19, valBitDec_18, valBitDec_17, valBitDec_16, valBitDec_15, valBitDec_14, valBitDec_13, valBitDec_12, valBitDec_11, valBitDec_10, valBitDec_9, valBitDec_8, valBitDec_7, valBitDec_6, valBitDec_5, valBitDec_4, valBitDec_3, valBitDec_2, valBitDec_1, valBitDec_0 };
  assign _277_ = _244_ & _294_;
  assign missO = _277_ & _312_;
  assign IW_ACK = CST_R_1 & myAddr;
  assign _278_ = CST_R_1 & _313_;
  assign IW_DATAOE = _278_ & myAddr;
  assign _279_ = _315_ & _316_;
  assign _280_ = _317_ & _368_;
  assign _281_ = _279_ & _370_;
  assign _282_ = _319_ & missO;
  assign _283_ = _282_ & _320_;
  assign _284_ = _283_ & _321_;
  assign _285_ = _284_ & _322_;
  assign _286_ = _323_ & _324_;
  assign _287_ = _286_ & EXT_IWREQRAM_R;
  assign _288_ = IS_VAL & _290_;
  assign _289_ = { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29 } == 3'h5;
  assign Kseg2UC = { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24 } == 8'hff;
  assign foundDesiredBeat = { BurstOffset_R_3, BurstOffset_R_2 } == { HoldAddr_R_3, HoldAddr_R_2 };
  assign _290_ = { BurstCounter_R_3, BurstCounter_R_2 } == 2'h3;
  assign ValInitDone = { ValInitCtr_R_15, ValInitCtr_R_14, ValInitCtr_R_13, ValInitCtr_R_12, ValInitCtr_R_11, ValInitCtr_R_10, ValInitCtr_R_9 } == 7'h7f;
  assign _291_ = \COMPARE.BaseRangeCompare  & _292_;
  assign \COMPARE.CMP  = _291_ & _293_;
  assign _292_ = { \COMPARE.ADDR_31 , \COMPARE.ADDR_30 , \COMPARE.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16 } == { \COMPARE.BASE_31 , \COMPARE.BASE_30 , \COMPARE.BASE_29 , \COMPARE.BASE_28 , \COMPARE.BASE_27 , \COMPARE.BASE_26 , \COMPARE.BASE_25 , \COMPARE.BASE_24 , \COMPARE.BASE_23 , \COMPARE.BASE_22 , \COMPARE.BASE_21 , \COMPARE.BASE_20 , \COMPARE.BASE_19 , \COMPARE.BASE_18 , \COMPARE.BASE_17 , \COMPARE.BASE_16  };
  assign \COMPARE.BaseRangeCompare  = { LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10 } >= { \COMPARE.BASE_15 , \COMPARE.BASE_14 , \COMPARE.BASE_13 , \COMPARE.BASE_12 , \COMPARE.BASE_11 , \COMPARE.BASE_10  };
  assign _293_ = { LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 } <= { \COMPARE.TOP_15 , \COMPARE.TOP_14 , \COMPARE.TOP_13 , \COMPARE.TOP_12 , \COMPARE.TOP_11 , \COMPARE.TOP_10 , \COMPARE.TOP_9 , \COMPARE.TOP_8 , \COMPARE.TOP_7 , \COMPARE.TOP_6 , \COMPARE.TOP_5 , \COMPARE.TOP_4  };
  assign _294_ = ! _563_;
  assign _295_ = { BurstCounter_R_3, BurstCounter_R_2 } != 2'h3;
  assign { _301_, _300_, _299_, _298_, _297_, _296_ } = - $signed({ 1'h0, ValBitDecAddr_R_8, ValBitDecAddr_R_7, ValBitDecAddr_R_6, ValBitDecAddr_R_5, ValBitDecAddr_R_4 });
  assign _302_ = ~ WasWrite_R;
  assign _303_ = ~ CST_R_0;
  assign _304_ = ~ Inval2_R;
  assign _305_ = ~ anyBusy;
  assign _306_ = ~ Uncached_M;
  assign IW_VALWEN = ~ IW_VALREN;
  assign IW_VALRE = ~ IW_VALREN;
  assign IW_DATAWEN = ~ CST_R_3;
  assign IW_DATARE = ~ CST_R_3;
  assign _307_ = ~ CST_P_1;
  assign _308_ = ~ otherBusy;
  assign _309_ = ~ otherBusy;
  assign _310_ = ~ RDOP_N;
  assign _311_ = ~ otherBusy;
  assign _312_ = ~ CFG_IRAMISROM;
  assign _313_ = ~ otherIBusy;
  assign _314_ = ~ IST_R_2;
  assign _315_ = ~ InvalPending_R;
  assign _316_ = ~ EXT_IWREQRAM_R;
  assign _317_ = ~ RDOP_N;
  assign _318_ = ~ missO;
  assign _319_ = ~ InvalPending_R;
  assign _320_ = ~ RDOP_N;
  assign _321_ = ~ otherBusy;
  assign _322_ = ~ WasWrite_R;
  assign _323_ = ~ InvalPending_R;
  assign _324_ = ~ missO;
  assign _325_ = ~ IS_VAL;
  assign _326_ = ~ EXT_IWREQRAM_R;
  assign _327_ = ~ CFG_IRAMISROM;
  assign _328_ = ~ ValInitDone;
  assign _329_ = ~ CST_R_0;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign _330_ = RDOP_N | _302_;
  assign _331_ = _235_ | InvalPending_R;
  assign _332_ = _305_ | INIT_D3_R;
  assign Uncached_M = Kseg1_R | Kseg2UC;
  assign _333_ = _306_ | CFG_IRAMISROM;
  assign IW_VALREN = _237_ | IST_R_1;
  assign { _359_, _358_, _356_, _355_, _354_, _353_, _352_, _351_, _350_, _349_, _348_, _347_, _345_, _344_, _343_, _342_, _341_, _340_, _339_, _338_, _337_, _336_, _365_, _364_, _363_, _362_, _361_, _360_, _357_, _346_, _335_, _334_ } = { valBitDec_31, valBitDec_30, valBitDec_29, valBitDec_28, valBitDec_27, valBitDec_26, valBitDec_25, valBitDec_24, valBitDec_23, valBitDec_22, valBitDec_21, valBitDec_20, valBitDec_19, valBitDec_18, valBitDec_17, valBitDec_16, valBitDec_15, valBitDec_14, valBitDec_13, valBitDec_12, valBitDec_11, valBitDec_10, valBitDec_9, valBitDec_8, valBitDec_7, valBitDec_6, valBitDec_5, valBitDec_4, valBitDec_3, valBitDec_2, valBitDec_1, valBitDec_0 } | { IWR_VALRD_31, IWR_VALRD_30, IWR_VALRD_29, IWR_VALRD_28, IWR_VALRD_27, IWR_VALRD_26, IWR_VALRD_25, IWR_VALRD_24, IWR_VALRD_23, IWR_VALRD_22, IWR_VALRD_21, IWR_VALRD_20, IWR_VALRD_19, IWR_VALRD_18, IWR_VALRD_17, IWR_VALRD_16, IWR_VALRD_15, IWR_VALRD_14, IWR_VALRD_13, IWR_VALRD_12, IWR_VALRD_11, IWR_VALRD_10, IWR_VALRD_9, IWR_VALRD_8, IWR_VALRD_7, IWR_VALRD_6, IWR_VALRD_5, IWR_VALRD_4, IWR_VALRD_3, IWR_VALRD_2, IWR_VALRD_1, IWR_VALRD_0 };
  assign IW_HALT_S_P = _307_ | _238_;
  assign otherIBusy = X_HALT_R_3 | X_HALT_R_1;
  assign anyBusy = otherBusy | MyBusy_R;
  assign _366_ = CST_R_1 | CST_R_2;
  assign _367_ = CST_R_2 | CST_R_3;
  assign IW_LBCOE = _367_ | CST_R_0;
  assign _368_ = _318_ | WasWrite_R;
  assign _369_ = RDOP_N | _280_;
  assign _370_ = _369_ | otherBusy;
  assign _371_ = _325_ | _295_;
  reg [3:0] _666_;
  always @(posedge CLK)
    _666_ <= { _083_, _082_, _081_, _080_ };
  assign { IST_R_3, IST_R_2, IST_R_1, IST_R_0 } = _666_;
  reg [6:0] _667_;
  always @(posedge CLK)
    _667_ <= { _137_, _136_, _135_, _134_, _133_, _132_, _131_ };
  assign { ValInitCtr_R_15, ValInitCtr_R_14, ValInitCtr_R_13, ValInitCtr_R_12, ValInitCtr_R_11, ValInitCtr_R_10, ValInitCtr_R_9 } = _667_;
  reg [4:0] _668_;
  always @(posedge CLK)
    _668_ <= { _008_, _007_, _006_, _005_, _004_ };
  assign { CST_R_4, CST_R_3, CST_R_2, CST_R_1, CST_R_0 } = _668_;
  reg [1:0] _669_;
  always @(posedge CLK)
    _669_ <= { _001_, _000_ };
  assign { BurstCounter_R_3, BurstCounter_R_2 } = _669_;
  reg [1:0] _670_;
  always @(posedge CLK)
    _670_ <= { _044_, _043_ };
  assign { FirstOffset_R_3, FirstOffset_R_2 } = _670_;
  reg [1:0] _671_;
  always @(posedge CLK)
    _671_ <= { _003_, _002_ };
  assign { BurstOffset_R_3, BurstOffset_R_2 } = _671_;
  reg [31:0] _672_;
  always @(posedge CLK)
    _672_ <= { _070_, _069_, _067_, _066_, _065_, _064_, _063_, _062_, _061_, _060_, _059_, _058_, _056_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _076_, _075_, _074_, _073_, _072_, _071_, _068_, _057_, _046_, _045_ };
  assign { HoldAddr_R_31, HoldAddr_R_30, HoldAddr_R_29, HoldAddr_R_28, HoldAddr_R_27, HoldAddr_R_26, HoldAddr_R_25, HoldAddr_R_24, HoldAddr_R_23, HoldAddr_R_22, HoldAddr_R_21, HoldAddr_R_20, HoldAddr_R_19, HoldAddr_R_18, HoldAddr_R_17, HoldAddr_R_16, HoldAddr_R_15, HoldAddr_R_14, HoldAddr_R_13, HoldAddr_R_12, HoldAddr_R_11, HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4, HoldAddr_R_3, HoldAddr_R_2, HoldAddr_R_1, HoldAddr_R_0 } = _672_;
  always @(posedge CLK)
    MyBusy_R <= _125_;
  reg [2:0] _674_;
  always @(posedge CLK)
    _674_ <= { _087_, _086_, _085_ };
  assign { IW_HALT_S_R_2, IW_HALT_S_R_1, IW_HALT_S_R_0 } = _674_;
  always @(posedge CLK)
    WasWrite_R <= _138_;
  reg [4:0] _676_;
  always @(posedge CLK)
    _676_ <= { _130_, _129_, _128_, _127_, _126_ };
  assign { ValBitDecAddr_R_8, ValBitDecAddr_R_7, ValBitDecAddr_R_6, ValBitDecAddr_R_5, ValBitDecAddr_R_4 } = _676_;
  always @(posedge CLK)
    INIT_D1_R <= _077_;
  always @(posedge CLK)
    INIT_D2_R <= _078_;
  always @(posedge CLK)
    INIT_D3_R <= _079_;
  reg [31:0] _680_;
  always @(posedge CLK)
    _680_ <= { _118_, _117_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _104_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _124_, _123_, _122_, _121_, _120_, _119_, _116_, _105_, _094_, _093_ };
  assign { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } = _680_;
  always @(posedge CLK)
    Kseg1_R <= _092_;
  always @(posedge CLK)
    IW_GNTRAM_R <= _084_;
  always @(posedge CLK)
    InvalPending_R <= _091_;
  always @(posedge CLK)
    Inval1_R <= _089_;
  always @(posedge CLK)
    Inval2_R <= _090_;
  always @(posedge CLK)
    IW_MISS_R <= _088_;
  reg [21:0] _687_;
  always @(posedge CLK)
    _687_ <= { _023_, _022_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _012_, _011_, _030_, _029_, _028_, _027_, _026_, _025_, _024_, _021_, _010_, _009_ };
  assign { \COMPARE.BASE_31 , \COMPARE.BASE_30 , \COMPARE.BASE_29 , \COMPARE.BASE_28 , \COMPARE.BASE_27 , \COMPARE.BASE_26 , \COMPARE.BASE_25 , \COMPARE.BASE_24 , \COMPARE.BASE_23 , \COMPARE.BASE_22 , \COMPARE.BASE_21 , \COMPARE.BASE_20 , \COMPARE.BASE_19 , \COMPARE.BASE_18 , \COMPARE.BASE_17 , \COMPARE.BASE_16 , \COMPARE.BASE_15 , \COMPARE.BASE_14 , \COMPARE.BASE_13 , \COMPARE.BASE_12 , \COMPARE.BASE_11 , \COMPARE.BASE_10  } = _687_;
  reg [11:0] _688_;
  always @(posedge CLK)
    _688_ <= { _034_, _033_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _032_, _031_ };
  assign { \COMPARE.TOP_15 , \COMPARE.TOP_14 , \COMPARE.TOP_13 , \COMPARE.TOP_12 , \COMPARE.TOP_11 , \COMPARE.TOP_10 , \COMPARE.TOP_9 , \COMPARE.TOP_8 , \COMPARE.TOP_7 , \COMPARE.TOP_6 , \COMPARE.TOP_5 , \COMPARE.TOP_4  } = _688_;
  always @(posedge CLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign { _083_, _082_, _081_, _080_ } = RESET_D2_R_N ? { IST_P_3, IST_P_2, IST_P_1, 1'h0 } : 4'h1;
  assign { _378_, _377_, _376_, _375_, _374_, _373_, _372_ } = IST_R_1 ? { _231_, _230_, _229_, _226_, _215_, _204_, _203_ } : 7'h00;
  assign { _137_, _136_, _135_, _134_, _133_, _132_, _131_ } = RESET_D2_R_N ? { _378_, _377_, _376_, _375_, _374_, _373_, _372_ } : 7'h00;
  assign _379_ = CST_R_4 ? EXT_IWREQRAM_R : 1'h0;
  assign _380_ = CST_R_3 ? 1'h0 : _379_;
  assign _381_ = CST_R_2 ? 1'h0 : _380_;
  assign _382_ = CST_R_1 ? _287_ : _381_;
  assign CST_P_4 = CST_R_0 ? 1'h0 : _382_;
  assign _383_ = CST_R_2 ? 1'h1 : 1'h0;
  assign _384_ = CST_R_1 ? _281_ : _383_;
  assign CST_P_1 = CST_R_0 ? IST_R_2 : _384_;
  assign _385_ = CST_R_4 ? _326_ : 1'h0;
  assign _386_ = CST_R_3 ? _288_ : _385_;
  assign _387_ = CST_R_2 ? 1'h0 : _386_;
  assign _388_ = CST_R_1 ? 1'h0 : _387_;
  assign CST_P_2 = CST_R_0 ? 1'h0 : _388_;
  assign _389_ = CST_R_1 ? InvalPending_R : 1'h0;
  assign CST_P_0 = CST_R_0 ? _314_ : _389_;
  assign _390_ = CST_R_3 ? _371_ : 1'h0;
  assign _391_ = CST_R_2 ? 1'h0 : _390_;
  assign _392_ = CST_R_1 ? _285_ : _391_;
  assign CST_P_3 = CST_R_0 ? 1'h0 : _392_;
  assign _393_ = IST_R_3 ? _329_ : 1'h0;
  assign _394_ = IST_R_2 ? 1'h1 : _393_;
  assign _395_ = IST_R_1 ? 1'h0 : _394_;
  assign IST_P_3 = IST_R_0 ? 1'h0 : _395_;
  assign _396_ = IST_R_3 ? CST_R_0 : 1'h0;
  assign _397_ = IST_R_2 ? 1'h0 : _396_;
  assign _398_ = IST_R_1 ? _328_ : _397_;
  assign IST_P_1 = IST_R_0 ? _327_ : _398_;
  assign _399_ = IST_R_1 ? ValInitDone : 1'h0;
  assign IST_P_2 = IST_R_0 ? CFG_IRAMISROM : _399_;
  assign { _008_, _007_, _006_, _005_, _004_ } = RESET_D2_R_N ? { CST_P_4, CST_P_3, CST_P_2, CST_P_1, CST_P_0 } : 5'h01;
  assign { _406_, _405_, _404_, _403_, _402_, _401_, _400_ } = IST_R_1 ? { ValInitCtr_R_15, ValInitCtr_R_14, ValInitCtr_R_13, ValInitCtr_R_12, ValInitCtr_R_11, ValInitCtr_R_10, ValInitCtr_R_9 } : { LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9 };
  assign { _413_, _412_, _411_, _410_, _409_, _408_, _407_ } = CST_R_3 ? 7'hxx : { _406_, _405_, _404_, _403_, _402_, _401_, _400_ };
  assign { _420_, _419_, _418_, _417_, _416_, _415_, _414_ } = CST_R_2 ? 7'hxx : { _413_, _412_, _411_, _410_, _409_, _408_, _407_ };
  assign { _190_, _189_, _198_, _197_, _196_, _195_, _194_ } = _242_ ? 7'hxx : { _420_, _419_, _418_, _417_, _416_, _415_, _414_ };
  assign { _425_, _424_, _423_, _422_, _421_ } = IST_R_1 ? 5'h00 : { LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 };
  assign { _430_, _429_, _428_, _427_, _426_ } = CST_R_3 ? 5'hxx : { _425_, _424_, _423_, _422_, _421_ };
  assign { _435_, _434_, _433_, _432_, _431_ } = CST_R_2 ? 5'hxx : { _430_, _429_, _428_, _427_, _426_ };
  assign { _193_, _192_, _191_, _188_, _187_ } = _242_ ? 5'hxx : { _435_, _434_, _433_, _432_, _431_ };
  assign { _439_, _438_, _447_, _446_, _445_, _444_, _443_, _442_, _441_, _440_, _437_, _436_ } = CST_R_3 ? { HoldAddr_R_15, HoldAddr_R_14, HoldAddr_R_13, HoldAddr_R_12, HoldAddr_R_11, HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4 } : { _190_, _189_, _198_, _197_, _196_, _195_, _194_, _193_, _192_, _191_, _188_, _187_ };
  assign { _451_, _450_, _459_, _458_, _457_, _456_, _455_, _454_, _453_, _452_, _449_, _448_ } = CST_R_2 ? 12'hxxx : { _439_, _438_, _447_, _446_, _445_, _444_, _443_, _442_, _441_, _440_, _437_, _436_ };
  assign { _176_, _175_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _177_, _174_, _173_ } = _242_ ? 12'hxxx : { _451_, _450_, _459_, _458_, _457_, _456_, _455_, _454_, _453_, _452_, _449_, _448_ };
  assign { _463_, _462_, _471_, _470_, _469_, _468_, _467_, _466_, _465_, _464_, _461_, _460_ } = CST_R_2 ? { LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 } : { _176_, _175_, _184_, _183_, _182_, _181_, _180_, _179_, _178_, _177_, _174_, _173_ };
  assign { _162_, _161_, _170_, _169_, _168_, _167_, _166_, _165_, _164_, _163_, _160_, _159_ } = _242_ ? 12'hxxx : { _463_, _462_, _471_, _470_, _469_, _468_, _467_, _466_, _465_, _464_, _461_, _460_ };
  assign { valAddrMux_15, valAddrMux_14, valAddrMux_13, valAddrMux_12, valAddrMux_11, valAddrMux_10, valAddrMux_9, valAddrMux_8, valAddrMux_7, valAddrMux_6, valAddrMux_5, valAddrMux_4 } = _242_ ? { NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4 } : { _162_, _161_, _170_, _169_, _168_, _167_, _166_, _165_, _164_, _163_, _160_, _159_ };
  assign { _475_, _474_, _483_, _482_, _481_, _480_, _479_, _478_, _477_, _476_, _473_, _472_ } = CST_R_3 ? { HoldAddr_R_15, HoldAddr_R_14, HoldAddr_R_13, HoldAddr_R_12, HoldAddr_R_11, HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4 } : { LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4 };
  assign { _150_, _149_, _148_, _147_, _158_, _157_, _156_, _155_, _154_, _153_, _152_, _151_ } = _241_ ? 12'hxxx : { _475_, _474_, _483_, _482_, _481_, _480_, _479_, _478_, _477_, _476_, _473_, _472_ };
  assign { _485_, _484_ } = CST_R_3 ? { BurstOffset_R_3, BurstOffset_R_2 } : { LogAddr_R_3, LogAddr_R_2 };
  assign { _146_, _145_ } = _241_ ? 2'hx : { _485_, _484_ };
  assign { IW_DATAINDEX_15, IW_DATAINDEX_14, IW_DATAINDEX_13, IW_DATAINDEX_12, IW_DATAINDEX_11, IW_DATAINDEX_10, IW_DATAINDEX_9, IW_DATAINDEX_8, IW_DATAINDEX_7, IW_DATAINDEX_6, IW_DATAINDEX_5, IW_DATAINDEX_4, IW_DATAINDEX_3, IW_DATAINDEX_2 } = _241_ ? { NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2 } : { _150_, _149_, _148_, _147_, _158_, _157_, _156_, _155_, _154_, _153_, _152_, _151_, _146_, _145_ };
  assign { _003_, _002_ } = RESET_D2_R_N ? { BurstOffset_P_3, BurstOffset_P_2 } : 2'h0;
  assign { _044_, _043_ } = RESET_D2_R_N ? { FirstOffset_P_3, FirstOffset_P_2 } : 2'h0;
  assign { _001_, _000_ } = RESET_D2_R_N ? { BurstCounter_P_3, BurstCounter_P_2 } : 2'h0;
  assign { _487_, _486_ } = MEMSEQUENTIAL ? { _202_, _201_ } : { _565_, _564_ };
  assign { _489_, _488_ } = _239_ ? { _487_, _486_ } : 2'hx;
  assign { _186_, _185_ } = CST_R_1 ? 2'hx : { _489_, _488_ };
  assign { _491_, _490_ } = _239_ ? { _186_, _185_ } : { BurstOffset_R_3, BurstOffset_R_2 };
  assign { _172_, _171_ } = CST_R_1 ? 2'hx : { _491_, _490_ };
  assign { _493_, _492_ } = _239_ ? { _200_, _199_ } : { BurstCounter_R_3, BurstCounter_R_2 };
  assign { _140_, _139_ } = CST_R_1 ? 2'hx : { _493_, _492_ };
  assign { _495_, _494_ } = MEMZEROFIRST ? 2'h0 : { LogAddr_R_3, LogAddr_R_2 };
  assign { _142_, _141_ } = CST_R_1 ? { _495_, _494_ } : 2'hx;
  assign { _497_, _496_ } = MEMZEROFIRST ? 2'h0 : { LogAddr_R_3, LogAddr_R_2 };
  assign { _144_, _143_ } = CST_R_1 ? { _497_, _496_ } : 2'hx;
  assign { BurstOffset_P_3, BurstOffset_P_2 } = CST_R_1 ? { _142_, _141_ } : { _172_, _171_ };
  assign { FirstOffset_P_3, FirstOffset_P_2 } = CST_R_1 ? { _144_, _143_ } : { FirstOffset_R_3, FirstOffset_R_2 };
  assign { BurstCounter_P_3, BurstCounter_P_2 } = CST_R_1 ? 2'h0 : { _140_, _139_ };
  assign { _523_, _522_, _520_, _519_, _518_, _517_, _516_, _515_, _514_, _513_, _512_, _511_, _509_, _508_, _507_, _506_, _505_, _504_, _503_, _502_, _501_, _500_, _529_, _528_, _527_, _526_, _525_, _524_, _521_, _510_, _499_, _498_ } = _366_ ? { \COMPARE.ADDR_31 , \COMPARE.ADDR_30 , \COMPARE.ADDR_29 , LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 } : { HoldAddr_R_31, HoldAddr_R_30, HoldAddr_R_29, HoldAddr_R_28, HoldAddr_R_27, HoldAddr_R_26, HoldAddr_R_25, HoldAddr_R_24, HoldAddr_R_23, HoldAddr_R_22, HoldAddr_R_21, HoldAddr_R_20, HoldAddr_R_19, HoldAddr_R_18, HoldAddr_R_17, HoldAddr_R_16, HoldAddr_R_15, HoldAddr_R_14, HoldAddr_R_13, HoldAddr_R_12, HoldAddr_R_11, HoldAddr_R_10, HoldAddr_R_9, HoldAddr_R_8, HoldAddr_R_7, HoldAddr_R_6, HoldAddr_R_5, HoldAddr_R_4, HoldAddr_R_3, HoldAddr_R_2, HoldAddr_R_1, HoldAddr_R_0 };
  assign { _070_, _069_, _067_, _066_, _065_, _064_, _063_, _062_, _061_, _060_, _059_, _058_, _056_, _055_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _076_, _075_, _074_, _073_, _072_, _071_, _068_, _057_, _046_, _045_ } = RESET_D2_R_N ? { _523_, _522_, _520_, _519_, _518_, _517_, _516_, _515_, _514_, _513_, _512_, _511_, _509_, _508_, _507_, _506_, _505_, _504_, _503_, _502_, _501_, _500_, _529_, _528_, _527_, _526_, _525_, _524_, _521_, _510_, _499_, _498_ } : 32'd0;
  assign { _087_, _086_, _085_ } = RESET_D2_R_N ? { IW_HALT_S_P, IW_HALT_S_P, IW_HALT_S_P } : 3'h7;
  assign _125_ = RESET_D2_R_N ? IW_HALT_S_P : 1'h1;
  assign _138_ = RESET_D2_R_N ? CST_R_3 : 1'h0;
  assign { IW_VALWR_31, IW_VALWR_30, IW_VALWR_29, IW_VALWR_28, IW_VALWR_27, IW_VALWR_26, IW_VALWR_25, IW_VALWR_24, IW_VALWR_23, IW_VALWR_22, IW_VALWR_21, IW_VALWR_20, IW_VALWR_19, IW_VALWR_18, IW_VALWR_17, IW_VALWR_16, IW_VALWR_15, IW_VALWR_14, IW_VALWR_13, IW_VALWR_12, IW_VALWR_11, IW_VALWR_10, IW_VALWR_9, IW_VALWR_8, IW_VALWR_7, IW_VALWR_6, IW_VALWR_5, IW_VALWR_4, IW_VALWR_3, IW_VALWR_2, IW_VALWR_1, IW_VALWR_0 } = IST_R_1 ? 32'd0 : { _359_, _358_, _356_, _355_, _354_, _353_, _352_, _351_, _350_, _349_, _348_, _347_, _345_, _344_, _343_, _342_, _341_, _340_, _339_, _338_, _337_, _336_, _365_, _364_, _363_, _362_, _361_, _360_, _357_, _346_, _335_, _334_ };
  assign { _130_, _129_, _128_, _127_, _126_ } = RESET_D2_R_N ? { valAddrMux_8, valAddrMux_7, valAddrMux_6, valAddrMux_5, valAddrMux_4 } : 5'h00;
  assign _079_ = RESET_D2_R_N ? INIT_D2_R : 1'h1;
  assign _078_ = RESET_D2_R_N ? INIT_D1_R : 1'h1;
  assign _077_ = RESET_D2_R_N ? 1'h0 : 1'h1;
  assign _530_ = _332_ ? _289_ : Kseg1_R;
  assign _092_ = RESET_D2_R_N ? _530_ : 1'h0;
  assign { _556_, _555_, _553_, _552_, _551_, _550_, _549_, _548_, _547_, _546_, _545_, _544_, _542_, _541_, _540_, _539_, _538_, _537_, _536_, _535_, _534_, _533_, _562_, _561_, _560_, _559_, _558_, _557_, _554_, _543_, _532_, _531_ } = _332_ ? { NEXTADDR_31, NEXTADDR_30, NEXTADDR_29, NEXTADDR_28, NEXTADDR_27, NEXTADDR_26, NEXTADDR_25, NEXTADDR_24, NEXTADDR_23, NEXTADDR_22, NEXTADDR_21, NEXTADDR_20, NEXTADDR_19, NEXTADDR_18, NEXTADDR_17, NEXTADDR_16, NEXTADDR_15, NEXTADDR_14, NEXTADDR_13, NEXTADDR_12, NEXTADDR_11, NEXTADDR_10, NEXTADDR_9, NEXTADDR_8, NEXTADDR_7, NEXTADDR_6, NEXTADDR_5, NEXTADDR_4, NEXTADDR_3, NEXTADDR_2, NEXTADDR_1, NEXTADDR_0 } : { LogAddr_R_31, LogAddr_R_30, LogAddr_R_29, LogAddr_R_28, LogAddr_R_27, LogAddr_R_26, LogAddr_R_25, LogAddr_R_24, LogAddr_R_23, LogAddr_R_22, LogAddr_R_21, LogAddr_R_20, LogAddr_R_19, LogAddr_R_18, LogAddr_R_17, LogAddr_R_16, LogAddr_R_15, LogAddr_R_14, LogAddr_R_13, LogAddr_R_12, LogAddr_R_11, LogAddr_R_10, LogAddr_R_9, LogAddr_R_8, LogAddr_R_7, LogAddr_R_6, LogAddr_R_5, LogAddr_R_4, LogAddr_R_3, LogAddr_R_2, LogAddr_R_1, LogAddr_R_0 };
  assign { _118_, _117_, _115_, _114_, _113_, _112_, _111_, _110_, _109_, _108_, _107_, _106_, _104_, _103_, _102_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _124_, _123_, _122_, _121_, _120_, _119_, _116_, _105_, _094_, _093_ } = RESET_D2_R_N ? { _556_, _555_, _553_, _552_, _551_, _550_, _549_, _548_, _547_, _546_, _545_, _544_, _542_, _541_, _540_, _539_, _538_, _537_, _536_, _535_, _534_, _533_, _562_, _561_, _560_, _559_, _558_, _557_, _554_, _543_, _532_, _531_ } : 32'd0;
  assign _084_ = RESET_D2_R_N ? IW_GNTRAM_P : 1'h0;
  assign _091_ = RESET_D2_R_N ? InvalPending_P : 1'h0;
  assign _090_ = RESET_D2_R_N ? Inval1_R : 1'h0;
  assign _089_ = RESET_D2_R_N ? INVALIDATE : 1'h0;
  assign _088_ = RESET_D2_R_N ? IW_MISS_P : 1'h0;
  assign { _034_, _033_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _032_, _031_ } = RESET_D2_R_N ? { CONFIGTOP_15, CONFIGTOP_14, CONFIGTOP_13, CONFIGTOP_12, CONFIGTOP_11, CONFIGTOP_10, CONFIGTOP_9, CONFIGTOP_8, CONFIGTOP_7, CONFIGTOP_6, CONFIGTOP_5, CONFIGTOP_4 } : 12'h000;
  assign { _023_, _022_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _012_, _011_, _030_, _029_, _028_, _027_, _026_, _025_, _024_, _021_, _010_, _009_ } = RESET_D2_R_N ? { CONFIGBASE_31, CONFIGBASE_30, CONFIGBASE_29, CONFIGBASE_28, CONFIGBASE_27, CONFIGBASE_26, CONFIGBASE_25, CONFIGBASE_24, CONFIGBASE_23, CONFIGBASE_22, CONFIGBASE_21, CONFIGBASE_20, CONFIGBASE_19, CONFIGBASE_18, CONFIGBASE_17, CONFIGBASE_16, CONFIGBASE_15, CONFIGBASE_14, CONFIGBASE_13, CONFIGBASE_12, CONFIGBASE_11, CONFIGBASE_10 } : 22'h000000;
  assign otherBusy = | { X_HALT_R_13, X_HALT_R_12, X_HALT_R_11, X_HALT_R_10, X_HALT_R_9, X_HALT_R_8, X_HALT_R_7, X_HALT_R_6, X_HALT_R_5, X_HALT_R_4, X_HALT_R_3, 1'h0, X_HALT_R_1, X_HALT_R_0 };
  assign _563_ = | { _270_, _269_, _267_, _266_, _265_, _264_, _263_, _262_, _261_, _260_, _259_, _258_, _256_, _255_, _254_, _253_, _252_, _251_, _250_, _249_, _248_, _247_, _276_, _275_, _274_, _273_, _272_, _271_, _268_, _257_, _246_, _245_ };
  assign { valBitDec_31, valBitDec_30, valBitDec_29, valBitDec_28, valBitDec_27, valBitDec_26, valBitDec_25, valBitDec_24, valBitDec_23, valBitDec_22, valBitDec_21, valBitDec_20, valBitDec_19, valBitDec_18, valBitDec_17, valBitDec_16, valBitDec_15, valBitDec_14, valBitDec_13, valBitDec_12, valBitDec_11, valBitDec_10, valBitDec_9, valBitDec_8, valBitDec_7, valBitDec_6, valBitDec_5, valBitDec_4, valBitDec_3, valBitDec_2, valBitDec_1, valBitDec_0 } = $signed({ _301_, _300_, _299_, _298_, _297_, _296_ }) < 0 ? 1'h1 << - { _301_, _300_, _299_, _298_, _297_, _296_ } : 1'h1 >> { _301_, _300_, _299_, _298_, _297_, _296_ };
  assign { _565_, _564_ } = { FirstOffset_R_3, FirstOffset_R_2 } ^ { _200_, _199_ };
  assign IST_P_0 = 1'h0;
  assign \COMPARE.ADDR_0  = LogAddr_R_0;
  assign \COMPARE.ADDR_1  = LogAddr_R_1;
  assign \COMPARE.ADDR_2  = LogAddr_R_2;
  assign \COMPARE.ADDR_3  = LogAddr_R_3;
  assign \COMPARE.ADDR_4  = LogAddr_R_4;
  assign \COMPARE.ADDR_5  = LogAddr_R_5;
  assign \COMPARE.ADDR_6  = LogAddr_R_6;
  assign \COMPARE.ADDR_7  = LogAddr_R_7;
  assign \COMPARE.ADDR_8  = LogAddr_R_8;
  assign \COMPARE.ADDR_9  = LogAddr_R_9;
  assign \COMPARE.ADDR_10  = LogAddr_R_10;
  assign \COMPARE.ADDR_11  = LogAddr_R_11;
  assign \COMPARE.ADDR_12  = LogAddr_R_12;
  assign \COMPARE.ADDR_13  = LogAddr_R_13;
  assign \COMPARE.ADDR_14  = LogAddr_R_14;
  assign \COMPARE.ADDR_15  = LogAddr_R_15;
  assign \COMPARE.ADDR_16  = LogAddr_R_16;
  assign \COMPARE.ADDR_17  = LogAddr_R_17;
  assign \COMPARE.ADDR_18  = LogAddr_R_18;
  assign \COMPARE.ADDR_19  = LogAddr_R_19;
  assign \COMPARE.ADDR_20  = LogAddr_R_20;
  assign \COMPARE.ADDR_21  = LogAddr_R_21;
  assign \COMPARE.ADDR_22  = LogAddr_R_22;
  assign \COMPARE.ADDR_23  = LogAddr_R_23;
  assign \COMPARE.ADDR_24  = LogAddr_R_24;
  assign \COMPARE.ADDR_25  = LogAddr_R_25;
  assign \COMPARE.ADDR_26  = LogAddr_R_26;
  assign \COMPARE.ADDR_27  = LogAddr_R_27;
  assign \COMPARE.ADDR_28  = LogAddr_R_28;
  assign IW_DATACSN = 1'h0;
  assign IW_DATACS = 1'h1;
  assign IW_DATAREN = CST_R_3;
  assign IW_DATAWE = CST_R_3;
  assign IW_VALCSN = 1'h0;
  assign IW_VALCS = 1'h1;
  assign IW_VALWE = IW_VALREN;
  assign IW_VALINDEX_9 = valAddrMux_9;
  assign IW_VALINDEX_10 = valAddrMux_10;
  assign IW_VALINDEX_11 = valAddrMux_11;
  assign IW_VALINDEX_12 = valAddrMux_12;
  assign IW_VALINDEX_13 = valAddrMux_13;
  assign IW_VALINDEX_14 = valAddrMux_14;
  assign IW_VALINDEX_15 = valAddrMux_15;
endmodule
