// Seed: 48934964
module module_0 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    output tri id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri1 id_8
);
  wire id_10;
  assign module_1.id_11 = 0;
  logic [7:0] id_11;
  assign id_11[1] = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output wand id_3,
    output wor id_4,
    input uwire id_5,
    output uwire id_6,
    output wire id_7,
    output supply0 id_8,
    output wand id_9,
    output wand id_10,
    output uwire id_11,
    input wire id_12,
    output wand id_13,
    input tri0 id_14,
    input wand id_15,
    input tri1 id_16,
    output tri1 id_17,
    output tri1 id_18,
    output uwire id_19
);
  logic id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_14,
      id_5,
      id_3,
      id_15,
      id_14,
      id_12,
      id_14
  );
endmodule
