###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_pre_cmds                   =            0   # Number of PRE commands
num_act_cmds                   =            1   # Number of ACT commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_pim_write_cmds             =            0   # Number of WRITE/WRITEP commands
num_cycles                     =          200   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =           32   # Number of WRITE/WRITEP commands
num_pim_write_row_hits         =            0   # Number of write row buffer hits
num_reads_done                 =            0   # Number of read requests issued
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =           32   # Number of read requests issued
num_write_row_hits             =           31   # Number of write row buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_pim_write_buf_hits         =            0   # Number of write buffer hits
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pim_read_row_hits          =            0   # Number of read row buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
num_pim_read_cmds              =            0   # Number of READ/READP commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =          190   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =           10   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           32   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
pim_read_energy                =            0   # Read energy
refb_energy                    =           -0   # Refresh-bank energy
pim_write_energy               =            0   # Write energy
write_energy                   =         6144   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =         3960   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =          480   # Precharge standby energy rank.0
act_stb_energy.0               =        12540   # Active standby energy rank.0
average_read_latency           =            0   # Average read request latency (cycles)
average_interarrival           =            1   # Average request interarrival latency (cycles)
total_energy                   =        23124   # Total energy (pJ)
average_power                  =       115.62   # Average power (mW)
average_bandwidth              =        10.24   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_pre_cmds                   =            0   # Number of PRE commands
num_act_cmds                   =            1   # Number of ACT commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_pim_write_cmds             =            0   # Number of WRITE/WRITEP commands
num_cycles                     =          200   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =           32   # Number of WRITE/WRITEP commands
num_pim_write_row_hits         =            0   # Number of write row buffer hits
num_reads_done                 =            0   # Number of read requests issued
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =           32   # Number of read requests issued
num_write_row_hits             =           31   # Number of write row buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_pim_write_buf_hits         =            0   # Number of write buffer hits
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pim_read_row_hits          =            0   # Number of read row buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
num_pim_read_cmds              =            0   # Number of READ/READP commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =          158   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =           42   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           31   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            1   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
pim_read_energy                =            0   # Read energy
refb_energy                    =           -0   # Refresh-bank energy
pim_write_energy               =            0   # Write energy
write_energy                   =         6144   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =         3960   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =         2016   # Precharge standby energy rank.0
act_stb_energy.0               =        10428   # Active standby energy rank.0
average_read_latency           =            0   # Average read request latency (cycles)
average_interarrival           =            2   # Average request interarrival latency (cycles)
total_energy                   =        22548   # Total energy (pJ)
average_power                  =       112.74   # Average power (mW)
average_bandwidth              =        10.24   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_pre_cmds                   =            0   # Number of PRE commands
num_act_cmds                   =            1   # Number of ACT commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_pim_write_cmds             =            0   # Number of WRITE/WRITEP commands
num_cycles                     =          200   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =           32   # Number of WRITE/WRITEP commands
num_pim_write_row_hits         =            0   # Number of write row buffer hits
num_reads_done                 =            0   # Number of read requests issued
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =           32   # Number of read requests issued
num_write_row_hits             =           31   # Number of write row buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_pim_write_buf_hits         =            0   # Number of write buffer hits
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pim_read_row_hits          =            0   # Number of read row buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
num_pim_read_cmds              =            0   # Number of READ/READP commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =          126   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =           74   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           31   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            1   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
pim_read_energy                =            0   # Read energy
refb_energy                    =           -0   # Refresh-bank energy
pim_write_energy               =            0   # Write energy
write_energy                   =         6144   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =         3960   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =         3552   # Precharge standby energy rank.0
act_stb_energy.0               =         8316   # Active standby energy rank.0
average_read_latency           =            0   # Average read request latency (cycles)
average_interarrival           =            3   # Average request interarrival latency (cycles)
total_energy                   =        21972   # Total energy (pJ)
average_power                  =       109.86   # Average power (mW)
average_bandwidth              =        10.24   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_pre_cmds                   =            0   # Number of PRE commands
num_act_cmds                   =            1   # Number of ACT commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_pim_write_cmds             =            0   # Number of WRITE/WRITEP commands
num_cycles                     =          200   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =           32   # Number of WRITE/WRITEP commands
num_pim_write_row_hits         =            0   # Number of write row buffer hits
num_reads_done                 =            1   # Number of read requests issued
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =           32   # Number of read requests issued
num_write_row_hits             =           31   # Number of write row buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_pim_write_buf_hits         =            0   # Number of write buffer hits
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pim_read_row_hits          =            0   # Number of read row buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
num_pim_read_cmds              =            0   # Number of READ/READP commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =           94   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =          106   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           32   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =           13   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
pim_read_energy                =            0   # Read energy
refb_energy                    =           -0   # Refresh-bank energy
pim_write_energy               =            0   # Write energy
write_energy                   =         6144   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =         3960   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =         5088   # Precharge standby energy rank.0
act_stb_energy.0               =         6204   # Active standby energy rank.0
average_read_latency           =            1   # Average read request latency (cycles)
average_interarrival           =      3.90909   # Average request interarrival latency (cycles)
total_energy                   =        21396   # Total energy (pJ)
average_power                  =       106.98   # Average power (mW)
average_bandwidth              =        10.56   # Average bandwidth
###########################################
## Statistics of Channel 4
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_pre_cmds                   =            0   # Number of PRE commands
num_act_cmds                   =            0   # Number of ACT commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_pim_write_cmds             =            0   # Number of WRITE/WRITEP commands
num_cycles                     =          200   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_pim_write_row_hits         =            0   # Number of write row buffer hits
num_reads_done                 =            0   # Number of read requests issued
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_pim_write_buf_hits         =            0   # Number of write buffer hits
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pim_read_row_hits          =            0   # Number of read row buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
num_pim_read_cmds              =            0   # Number of READ/READP commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =            0   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =          200   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
pim_read_energy                =            0   # Read energy
refb_energy                    =           -0   # Refresh-bank energy
pim_write_energy               =            0   # Write energy
write_energy                   =            0   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =            0   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =         9600   # Precharge standby energy rank.0
act_stb_energy.0               =            0   # Active standby energy rank.0
average_read_latency           =            0   # Average read request latency (cycles)
average_interarrival           =            0   # Average request interarrival latency (cycles)
total_energy                   =         9600   # Total energy (pJ)
average_power                  =           48   # Average power (mW)
average_bandwidth              =            0   # Average bandwidth
###########################################
## Statistics of Channel 5
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_pre_cmds                   =            0   # Number of PRE commands
num_act_cmds                   =            0   # Number of ACT commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_pim_write_cmds             =            0   # Number of WRITE/WRITEP commands
num_cycles                     =          200   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_pim_write_row_hits         =            0   # Number of write row buffer hits
num_reads_done                 =            0   # Number of read requests issued
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_pim_write_buf_hits         =            0   # Number of write buffer hits
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pim_read_row_hits          =            0   # Number of read row buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
num_pim_read_cmds              =            0   # Number of READ/READP commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =            0   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =          200   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
pim_read_energy                =            0   # Read energy
refb_energy                    =           -0   # Refresh-bank energy
pim_write_energy               =            0   # Write energy
write_energy                   =            0   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =            0   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =         9600   # Precharge standby energy rank.0
act_stb_energy.0               =            0   # Active standby energy rank.0
average_read_latency           =            0   # Average read request latency (cycles)
average_interarrival           =            0   # Average request interarrival latency (cycles)
total_energy                   =         9600   # Total energy (pJ)
average_power                  =           48   # Average power (mW)
average_bandwidth              =            0   # Average bandwidth
###########################################
## Statistics of Channel 6
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_pre_cmds                   =            0   # Number of PRE commands
num_act_cmds                   =            0   # Number of ACT commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_pim_write_cmds             =            0   # Number of WRITE/WRITEP commands
num_cycles                     =          200   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_pim_write_row_hits         =            0   # Number of write row buffer hits
num_reads_done                 =            0   # Number of read requests issued
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_pim_write_buf_hits         =            0   # Number of write buffer hits
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pim_read_row_hits          =            0   # Number of read row buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
num_pim_read_cmds              =            0   # Number of READ/READP commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =            0   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =          200   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
pim_read_energy                =            0   # Read energy
refb_energy                    =           -0   # Refresh-bank energy
pim_write_energy               =            0   # Write energy
write_energy                   =            0   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =            0   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =         9600   # Precharge standby energy rank.0
act_stb_energy.0               =            0   # Active standby energy rank.0
average_read_latency           =            0   # Average read request latency (cycles)
average_interarrival           =            0   # Average request interarrival latency (cycles)
total_energy                   =         9600   # Total energy (pJ)
average_power                  =           48   # Average power (mW)
average_bandwidth              =            0   # Average bandwidth
###########################################
## Statistics of Channel 7
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_pre_cmds                   =            0   # Number of PRE commands
num_act_cmds                   =            0   # Number of ACT commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_pim_write_cmds             =            0   # Number of WRITE/WRITEP commands
num_cycles                     =          200   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_pim_write_row_hits         =            0   # Number of write row buffer hits
num_reads_done                 =            0   # Number of read requests issued
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_row_hits              =            0   # Number of read row buffer hits
num_pim_write_buf_hits         =            0   # Number of write buffer hits
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pim_read_row_hits          =            0   # Number of read row buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
num_pim_read_cmds              =            0   # Number of READ/READP commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =            0   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =          200   # Cyles of all bank idle in rank rank.0
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =            0   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
pim_read_energy                =            0   # Read energy
refb_energy                    =           -0   # Refresh-bank energy
pim_write_energy               =            0   # Write energy
write_energy                   =            0   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =            0   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =         9600   # Precharge standby energy rank.0
act_stb_energy.0               =            0   # Active standby energy rank.0
average_read_latency           =            0   # Average read request latency (cycles)
average_interarrival           =            0   # Average request interarrival latency (cycles)
total_energy                   =         9600   # Total energy (pJ)
average_power                  =           48   # Average power (mW)
average_bandwidth              =            0   # Average bandwidth
