# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../fft128.srcs/sources_1/new/Level_1.sv" \
"../../../../fft128.srcs/sources_1/new/Level_2.sv" \
"../../../../fft128.srcs/sources_1/new/Level_3.sv" \
"../../../../fft128.srcs/sources_1/new/Level_4.sv" \
"../../../../fft128.srcs/sources_1/new/Level_5.sv" \
"../../../../fft128.srcs/sources_1/new/Level_6.sv" \
"../../../../fft128.srcs/sources_1/new/Level_7.sv" \
"../../../../fft128.srcs/sources_1/new/butterfly.sv" \
"../../../../fft128.srcs/sources_1/new/fft.sv" \
"../../../../fft128.srcs/sim_1/new/test_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
