{"title":"Shift Light I","tid":3001,"order":1,"content":"\nSee https://hitsz-cslab.gitee.io/diglogic/lab2/s2/\n\n```verilog\nmodule top_module(\n    input  wire       clk   ,\n\tinput  wire       rst   ,\n\tinput  wire       button,\n\toutput reg  [7:0] led\n);\n    always@(posedge clk or posedge rst)begin\n        if(rst)begin\n            led<=8'h1;\n        end\n        else begin\n            led<=led;//fix me\n        end\n    end\n    \n    \nendmodule\n```\n"}