<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64CallingConvention.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64CallingConvention.cpp.html'>AArch64CallingConvention.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=== AArch64CallingConvention.cpp - AArch64 CC impl ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the table-generated and custom routines for the AArch64</i></td></tr>
<tr><th id="10">10</th><td><i>// Calling Convention.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64CallingConvention.h.html">"AArch64CallingConvention.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="21">21</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="XRegList" title='XRegList' data-type='const MCPhysReg []' data-ref="XRegList">XRegList</dfn>[] = {AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>, AArch64::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::AArch64&apos;">X1</span>, AArch64::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::AArch64&apos;">X2</span>,</td></tr>
<tr><th id="24">24</th><td>                                     AArch64::<span class='error' title="no member named &apos;X3&apos; in namespace &apos;llvm::AArch64&apos;">X3</span>, AArch64::<span class='error' title="no member named &apos;X4&apos; in namespace &apos;llvm::AArch64&apos;">X4</span>, AArch64::<span class='error' title="no member named &apos;X5&apos; in namespace &apos;llvm::AArch64&apos;">X5</span>,</td></tr>
<tr><th id="25">25</th><td>                                     AArch64::<span class='error' title="no member named &apos;X6&apos; in namespace &apos;llvm::AArch64&apos;">X6</span>, AArch64::<span class='error' title="no member named &apos;X7&apos; in namespace &apos;llvm::AArch64&apos;">X7</span>};</td></tr>
<tr><th id="26">26</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="HRegList" title='HRegList' data-type='const MCPhysReg []' data-ref="HRegList">HRegList</dfn>[] = {AArch64::<span class='error' title="no member named &apos;H0&apos; in namespace &apos;llvm::AArch64&apos;">H0</span>, AArch64::<span class='error' title="no member named &apos;H1&apos; in namespace &apos;llvm::AArch64&apos;">H1</span>, AArch64::<span class='error' title="no member named &apos;H2&apos; in namespace &apos;llvm::AArch64&apos;">H2</span>,</td></tr>
<tr><th id="27">27</th><td>                                     AArch64::<span class='error' title="no member named &apos;H3&apos; in namespace &apos;llvm::AArch64&apos;">H3</span>, AArch64::<span class='error' title="no member named &apos;H4&apos; in namespace &apos;llvm::AArch64&apos;">H4</span>, AArch64::<span class='error' title="no member named &apos;H5&apos; in namespace &apos;llvm::AArch64&apos;">H5</span>,</td></tr>
<tr><th id="28">28</th><td>                                     AArch64::<span class='error' title="no member named &apos;H6&apos; in namespace &apos;llvm::AArch64&apos;">H6</span>, AArch64::<span class='error' title="no member named &apos;H7&apos; in namespace &apos;llvm::AArch64&apos;">H7</span>};</td></tr>
<tr><th id="29">29</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="SRegList" title='SRegList' data-type='const MCPhysReg []' data-ref="SRegList">SRegList</dfn>[] = {AArch64::<span class='error' title="no member named &apos;S0&apos; in namespace &apos;llvm::AArch64&apos;">S0</span>, AArch64::<span class='error' title="no member named &apos;S1&apos; in namespace &apos;llvm::AArch64&apos;">S1</span>, AArch64::<span class='error' title="no member named &apos;S2&apos; in namespace &apos;llvm::AArch64&apos;">S2</span>,</td></tr>
<tr><th id="30">30</th><td>                                     AArch64::<span class='error' title="no member named &apos;S3&apos; in namespace &apos;llvm::AArch64&apos;">S3</span>, AArch64::<span class='error' title="no member named &apos;S4&apos; in namespace &apos;llvm::AArch64&apos;">S4</span>, AArch64::<span class='error' title="no member named &apos;S5&apos; in namespace &apos;llvm::AArch64&apos;">S5</span>,</td></tr>
<tr><th id="31">31</th><td>                                     AArch64::<span class='error' title="no member named &apos;S6&apos; in namespace &apos;llvm::AArch64&apos;">S6</span>, AArch64::<span class='error' title="no member named &apos;S7&apos; in namespace &apos;llvm::AArch64&apos;">S7</span>};</td></tr>
<tr><th id="32">32</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="DRegList" title='DRegList' data-type='const MCPhysReg []' data-ref="DRegList">DRegList</dfn>[] = {AArch64::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::AArch64&apos;">D0</span>, AArch64::<span class='error' title="no member named &apos;D1&apos; in namespace &apos;llvm::AArch64&apos;">D1</span>, AArch64::<span class='error' title="no member named &apos;D2&apos; in namespace &apos;llvm::AArch64&apos;">D2</span>,</td></tr>
<tr><th id="33">33</th><td>                                     AArch64::<span class='error' title="no member named &apos;D3&apos; in namespace &apos;llvm::AArch64&apos;">D3</span>, AArch64::<span class='error' title="no member named &apos;D4&apos; in namespace &apos;llvm::AArch64&apos;">D4</span>, AArch64::<span class='error' title="no member named &apos;D5&apos; in namespace &apos;llvm::AArch64&apos;">D5</span>,</td></tr>
<tr><th id="34">34</th><td>                                     AArch64::<span class='error' title="no member named &apos;D6&apos; in namespace &apos;llvm::AArch64&apos;">D6</span>, AArch64::<span class='error' title="no member named &apos;D7&apos; in namespace &apos;llvm::AArch64&apos;">D7</span>};</td></tr>
<tr><th id="35">35</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="tu decl def" id="QRegList" title='QRegList' data-type='const MCPhysReg []' data-ref="QRegList">QRegList</dfn>[] = {AArch64::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::AArch64&apos;">Q0</span>, AArch64::<span class='error' title="no member named &apos;Q1&apos; in namespace &apos;llvm::AArch64&apos;">Q1</span>, AArch64::<span class='error' title="no member named &apos;Q2&apos; in namespace &apos;llvm::AArch64&apos;">Q2</span>,</td></tr>
<tr><th id="36">36</th><td>                                     AArch64::<span class='error' title="no member named &apos;Q3&apos; in namespace &apos;llvm::AArch64&apos;">Q3</span>, AArch64::<span class='error' title="no member named &apos;Q4&apos; in namespace &apos;llvm::AArch64&apos;">Q4</span>, AArch64::<span class='error' title="no member named &apos;Q5&apos; in namespace &apos;llvm::AArch64&apos;">Q5</span>,</td></tr>
<tr><th id="37">37</th><td>                                     AArch64::<span class='error' title="no member named &apos;Q6&apos; in namespace &apos;llvm::AArch64&apos;">Q6</span>, AArch64::<span class='error' title="no member named &apos;Q7&apos; in namespace &apos;llvm::AArch64&apos;">Q7</span>};</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateEj" title='finishStackBlock' data-type='bool finishStackBlock(SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp; PendingMembers, llvm::MVT LocVT, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State, unsigned int SlotAlign)' data-ref="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateEj">finishStackBlock</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>&gt; &amp;<dfn class="local col9 decl" id="49PendingMembers" title='PendingMembers' data-type='SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp;' data-ref="49PendingMembers">PendingMembers</dfn>,</td></tr>
<tr><th id="40">40</th><td>                             <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="50LocVT" title='LocVT' data-type='llvm::MVT' data-ref="50LocVT">LocVT</dfn>, <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col1 decl" id="51ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="51ArgFlags">ArgFlags</dfn>,</td></tr>
<tr><th id="41">41</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col2 decl" id="52State" title='State' data-type='llvm::CCState &amp;' data-ref="52State">State</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="53SlotAlign" title='SlotAlign' data-type='unsigned int' data-ref="53SlotAlign">SlotAlign</dfn>) {</td></tr>
<tr><th id="42">42</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="54Size" title='Size' data-type='unsigned int' data-ref="54Size">Size</dfn> = <a class="local col0 ref" href="#50LocVT" title='LocVT' data-ref="50LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="43">43</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55StackAlign" title='StackAlign' data-type='unsigned int' data-ref="55StackAlign">StackAlign</dfn> =</td></tr>
<tr><th id="44">44</th><td>      <a class="local col2 ref" href="#52State" title='State' data-ref="52State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getStackAlignmentEv" title='llvm::DataLayout::getStackAlignment' data-ref="_ZNK4llvm10DataLayout17getStackAlignmentEv">getStackAlignment</a>();</td></tr>
<tr><th id="45">45</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="56Align" title='Align' data-type='unsigned int' data-ref="56Align">Align</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col1 ref" href="#51ArgFlags" title='ArgFlags' data-ref="51ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12getOrigAlignEv" title='llvm::ISD::ArgFlagsTy::getOrigAlign' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12getOrigAlignEv">getOrigAlign</a>(), <a class="local col5 ref" href="#55StackAlign" title='StackAlign' data-ref="55StackAlign">StackAlign</a>);</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="57It" title='It' data-type='llvm::CCValAssign &amp;' data-ref="57It">It</dfn> : <a class="local col9 ref" href="#49PendingMembers" title='PendingMembers' data-ref="49PendingMembers">PendingMembers</a>) {</td></tr>
<tr><th id="48">48</th><td>    <a class="local col7 ref" href="#57It" title='It' data-ref="57It">It</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign12convertToMemEj" title='llvm::CCValAssign::convertToMem' data-ref="_ZN4llvm11CCValAssign12convertToMemEj">convertToMem</a>(<a class="local col2 ref" href="#52State" title='State' data-ref="52State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AllocateStackEjj" title='llvm::CCState::AllocateStack' data-ref="_ZN4llvm7CCState13AllocateStackEjj">AllocateStack</a>(<a class="local col4 ref" href="#54Size" title='Size' data-ref="54Size">Size</a>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#56Align" title='Align' data-ref="56Align">Align</a>, <a class="local col3 ref" href="#53SlotAlign" title='SlotAlign' data-ref="53SlotAlign">SlotAlign</a>)));</td></tr>
<tr><th id="49">49</th><td>    <a class="local col2 ref" href="#52State" title='State' data-ref="52State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="local col7 ref" href="#57It" title='It' data-ref="57It">It</a>);</td></tr>
<tr><th id="50">50</th><td>    <a class="local col3 ref" href="#53SlotAlign" title='SlotAlign' data-ref="53SlotAlign">SlotAlign</a> = <var>1</var>;</td></tr>
<tr><th id="51">51</th><td>  }</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <i>// All pending members have now been allocated</i></td></tr>
<tr><th id="54">54</th><td>  <a class="local col9 ref" href="#49PendingMembers" title='PendingMembers' data-ref="49PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="55">55</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="56">56</th><td>}</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i class="doc" data-doc="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// The Darwin variadic PCS places anonymous arguments in 8-byte stack slots. An</i></td></tr>
<tr><th id="59">59</th><td><i class="doc" data-doc="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// [N x Ty] type must still be contiguous in memory though.</i></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_AArch64_Custom_Stack_Block' data-type='bool CC_AArch64_Custom_Stack_Block(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL29CC_AArch64_Custom_Stack_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_AArch64_Custom_Stack_Block</dfn>(</td></tr>
<tr><th id="61">61</th><td>      <em>unsigned</em> &amp;<dfn class="local col8 decl" id="58ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="58ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col9 decl" id="59ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="59ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col0 decl" id="60LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="60LocVT">LocVT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;<dfn class="local col1 decl" id="61LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="61LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="62">62</th><td>      <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col2 decl" id="62ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="62ArgFlags">ArgFlags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col3 decl" id="63State" title='State' data-type='llvm::CCState &amp;' data-ref="63State">State</dfn>) {</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>&gt; &amp;<dfn class="local col4 decl" id="64PendingMembers" title='PendingMembers' data-type='SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp;' data-ref="64PendingMembers">PendingMembers</dfn> = <a class="local col3 ref" href="#63State" title='State' data-ref="63State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState14getPendingLocsEv" title='llvm::CCState::getPendingLocs' data-ref="_ZN4llvm7CCState14getPendingLocsEv">getPendingLocs</a>();</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// Add the argument to the list to be allocated once we know the size of the</i></td></tr>
<tr><th id="66">66</th><td><i>  // block.</i></td></tr>
<tr><th id="67">67</th><td>  <a class="local col4 ref" href="#64PendingMembers" title='PendingMembers' data-ref="64PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="68">68</th><td>      <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj" title='llvm::CCValAssign::getPending' data-ref="_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj">getPending</a>(<a class="local col8 ref" href="#58ValNo" title='ValNo' data-ref="58ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#59ValVT" title='ValVT' data-ref="59ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#60LocVT" title='LocVT' data-ref="60LocVT">LocVT</a>, <a class="local col1 ref" href="#61LocInfo" title='LocInfo' data-ref="61LocInfo">LocInfo</a>));</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <b>if</b> (!<a class="local col2 ref" href="#62ArgFlags" title='ArgFlags' data-ref="62ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv" title='llvm::ISD::ArgFlagsTy::isInConsecutiveRegsLast' data-ref="_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv">isInConsecutiveRegsLast</a>())</td></tr>
<tr><th id="71">71</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <b>return</b> <a class="tu ref" href="#_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateEj" title='finishStackBlock' data-use='c' data-ref="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateEj">finishStackBlock</a>(<span class='refarg'><a class="local col4 ref" href="#64PendingMembers" title='PendingMembers' data-ref="64PendingMembers">PendingMembers</a></span>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#60LocVT" title='LocVT' data-ref="60LocVT">LocVT</a>, <span class='refarg'><a class="local col2 ref" href="#62ArgFlags" title='ArgFlags' data-ref="62ArgFlags">ArgFlags</a></span>, <span class='refarg'><a class="local col3 ref" href="#63State" title='State' data-ref="63State">State</a></span>, <var>8</var>);</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i class="doc" data-doc="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// Given an [N x Ty] block, it should be passed in a consecutive sequence of</i></td></tr>
<tr><th id="77">77</th><td><i class="doc" data-doc="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// registers. If no such sequence is available, mark the rest of the registers</i></td></tr>
<tr><th id="78">78</th><td><i class="doc" data-doc="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">/// of that type as used and place the argument on the stack.</i></td></tr>
<tr><th id="79">79</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE" title='CC_AArch64_Custom_Block' data-type='bool CC_AArch64_Custom_Block(unsigned int &amp; ValNo, llvm::MVT &amp; ValVT, llvm::MVT &amp; LocVT, CCValAssign::LocInfo &amp; LocInfo, ISD::ArgFlagsTy &amp; ArgFlags, llvm::CCState &amp; State)' data-ref="_ZL23CC_AArch64_Custom_BlockRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE">CC_AArch64_Custom_Block</dfn>(<em>unsigned</em> &amp;<dfn class="local col5 decl" id="65ValNo" title='ValNo' data-type='unsigned int &amp;' data-ref="65ValNo">ValNo</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col6 decl" id="66ValVT" title='ValVT' data-type='llvm::MVT &amp;' data-ref="66ValVT">ValVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> &amp;<dfn class="local col7 decl" id="67LocVT" title='LocVT' data-type='llvm::MVT &amp;' data-ref="67LocVT">LocVT</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::LocInfo" title='llvm::CCValAssign::LocInfo' data-ref="llvm::CCValAssign::LocInfo">LocInfo</a> &amp;<dfn class="local col8 decl" id="68LocInfo" title='LocInfo' data-type='CCValAssign::LocInfo &amp;' data-ref="68LocInfo">LocInfo</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                    <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a> &amp;<dfn class="local col9 decl" id="69ArgFlags" title='ArgFlags' data-type='ISD::ArgFlagsTy &amp;' data-ref="69ArgFlags">ArgFlags</dfn>, <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState">CCState</a> &amp;<dfn class="local col0 decl" id="70State" title='State' data-type='llvm::CCState &amp;' data-ref="70State">State</dfn>) {</td></tr>
<tr><th id="82">82</th><td>  <i>// Try to allocate a contiguous block of registers, each of the correct</i></td></tr>
<tr><th id="83">83</th><td><i>  // size to hold one member.</i></td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev"></a><dfn class="local col1 decl" id="71RegList" title='RegList' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="71RegList">RegList</dfn>;</td></tr>
<tr><th id="85">85</th><td>  <b>if</b> (<a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::i64" title='llvm::MVT::SimpleValueType::i64' data-ref="llvm::MVT::SimpleValueType::i64">i64</a>)</td></tr>
<tr><th id="86">86</th><td>    RegList <span class='error' title="no viable overloaded &apos;=&apos;">=</span> XRegList;</td></tr>
<tr><th id="87">87</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f16" title='llvm::MVT::SimpleValueType::f16' data-ref="llvm::MVT::SimpleValueType::f16">f16</a>)</td></tr>
<tr><th id="88">88</th><td>    RegList <span class='error' title="no viable overloaded &apos;=&apos;">=</span> HRegList;</td></tr>
<tr><th id="89">89</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f32" title='llvm::MVT::SimpleValueType::f32' data-ref="llvm::MVT::SimpleValueType::f32">f32</a> || <a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13is32BitVectorEv" title='llvm::MVT::is32BitVector' data-ref="_ZNK4llvm3MVT13is32BitVectorEv">is32BitVector</a>())</td></tr>
<tr><th id="90">90</th><td>    RegList <span class='error' title="no viable overloaded &apos;=&apos;">=</span> SRegList;</td></tr>
<tr><th id="91">91</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f64" title='llvm::MVT::SimpleValueType::f64' data-ref="llvm::MVT::SimpleValueType::f64">f64</a> || <a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13is64BitVectorEv" title='llvm::MVT::is64BitVector' data-ref="_ZNK4llvm3MVT13is64BitVectorEv">is64BitVector</a>())</td></tr>
<tr><th id="92">92</th><td>    RegList <span class='error' title="no viable overloaded &apos;=&apos;">=</span> DRegList;</td></tr>
<tr><th id="93">93</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy">SimpleTy</a> == <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::f128" title='llvm::MVT::SimpleValueType::f128' data-ref="llvm::MVT::SimpleValueType::f128">f128</a> || <a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>.<a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is128BitVectorEv" title='llvm::MVT::is128BitVector' data-ref="_ZNK4llvm3MVT14is128BitVectorEv">is128BitVector</a>())</td></tr>
<tr><th id="94">94</th><td>    RegList <span class='error' title="no viable overloaded &apos;=&apos;">=</span> QRegList;</td></tr>
<tr><th id="95">95</th><td>  <b>else</b> {</td></tr>
<tr><th id="96">96</th><td>    <i>// Not an array we want to split up after all.</i></td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>&gt; &amp;<dfn class="local col2 decl" id="72PendingMembers" title='PendingMembers' data-type='SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp;' data-ref="72PendingMembers">PendingMembers</dfn> = <a class="local col0 ref" href="#70State" title='State' data-ref="70State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState14getPendingLocsEv" title='llvm::CCState::getPendingLocs' data-ref="_ZN4llvm7CCState14getPendingLocsEv">getPendingLocs</a>();</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i>// Add the argument to the list to be allocated once we know the size of the</i></td></tr>
<tr><th id="103">103</th><td><i>  // block.</i></td></tr>
<tr><th id="104">104</th><td>  <a class="local col2 ref" href="#72PendingMembers" title='PendingMembers' data-ref="72PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="105">105</th><td>      <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign">CCValAssign</a>::<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj" title='llvm::CCValAssign::getPending' data-ref="_ZN4llvm11CCValAssign10getPendingEjNS_3MVTES1_NS0_7LocInfoEj">getPending</a>(<a class="local col5 ref" href="#65ValNo" title='ValNo' data-ref="65ValNo">ValNo</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#66ValVT" title='ValVT' data-ref="66ValVT">ValVT</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>, <a class="local col8 ref" href="#68LocInfo" title='LocInfo' data-ref="68LocInfo">LocInfo</a>));</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (!<a class="local col9 ref" href="#69ArgFlags" title='ArgFlags' data-ref="69ArgFlags">ArgFlags</a>.<a class="ref" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv" title='llvm::ISD::ArgFlagsTy::isInConsecutiveRegsLast' data-ref="_ZNK4llvm3ISD10ArgFlagsTy23isInConsecutiveRegsLastEv">isInConsecutiveRegsLast</a>())</td></tr>
<tr><th id="108">108</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73RegResult" title='RegResult' data-type='unsigned int' data-ref="73RegResult">RegResult</dfn> = <a class="local col0 ref" href="#70State" title='State' data-ref="70State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState16AllocateRegBlockENS_8ArrayRefItEEj" title='llvm::CCState::AllocateRegBlock' data-ref="_ZN4llvm7CCState16AllocateRegBlockENS_8ArrayRefItEEj">AllocateRegBlock</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col1 ref" href="#71RegList" title='RegList' data-ref="71RegList">RegList</a>, <a class="local col2 ref" href="#72PendingMembers" title='PendingMembers' data-ref="72PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col3 ref" href="#73RegResult" title='RegResult' data-ref="73RegResult">RegResult</a>) {</td></tr>
<tr><th id="112">112</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="74It" title='It' data-type='llvm::CCValAssign &amp;' data-ref="74It">It</dfn> : <a class="local col2 ref" href="#72PendingMembers" title='PendingMembers' data-ref="72PendingMembers">PendingMembers</a>) {</td></tr>
<tr><th id="113">113</th><td>      <a class="local col4 ref" href="#74It" title='It' data-ref="74It">It</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm11CCValAssign12convertToRegEj" title='llvm::CCValAssign::convertToReg' data-ref="_ZN4llvm11CCValAssign12convertToRegEj">convertToReg</a>(<a class="local col3 ref" href="#73RegResult" title='RegResult' data-ref="73RegResult">RegResult</a>);</td></tr>
<tr><th id="114">114</th><td>      <a class="local col0 ref" href="#70State" title='State' data-ref="70State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState6addLocERKNS_11CCValAssignE" title='llvm::CCState::addLoc' data-ref="_ZN4llvm7CCState6addLocERKNS_11CCValAssignE">addLoc</a>(<a class="local col4 ref" href="#74It" title='It' data-ref="74It">It</a>);</td></tr>
<tr><th id="115">115</th><td>      ++<a class="local col3 ref" href="#73RegResult" title='RegResult' data-ref="73RegResult">RegResult</a>;</td></tr>
<tr><th id="116">116</th><td>    }</td></tr>
<tr><th id="117">117</th><td>    <a class="local col2 ref" href="#72PendingMembers" title='PendingMembers' data-ref="72PendingMembers">PendingMembers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i>// Mark all regs in the class as unavailable</i></td></tr>
<tr><th id="122">122</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="75Reg" title='Reg' data-type='unsigned short' data-ref="75Reg">Reg</dfn> : <a class="local col1 ref" href="#71RegList" title='RegList' data-ref="71RegList">RegList</a>)</td></tr>
<tr><th id="123">123</th><td>    <a class="local col0 ref" href="#70State" title='State' data-ref="70State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState11AllocateRegEj" title='llvm::CCState::AllocateReg' data-ref="_ZN4llvm7CCState11AllocateRegEj">AllocateReg</a>(<a class="local col5 ref" href="#75Reg" title='Reg' data-ref="75Reg">Reg</a>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col6 decl" id="76Subtarget" title='Subtarget' data-type='const llvm::AArch64Subtarget &amp;' data-ref="76Subtarget">Subtarget</dfn> = <span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::AArch64Subtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;&gt;(</td></tr>
<tr><th id="126">126</th><td>      <a class="local col0 ref" href="#70State" title='State' data-ref="70State">State</a>.<a class="ref" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getMachineFunctionEv" title='llvm::CCState::getMachineFunction' data-ref="_ZNK4llvm7CCState18getMachineFunctionEv">getMachineFunction</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="127">127</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77SlotAlign" title='SlotAlign' data-type='unsigned int' data-ref="77SlotAlign">SlotAlign</dfn> = <a class="local col6 ref" href="#76Subtarget" title='Subtarget' data-ref="76Subtarget">Subtarget</a>.<a class="ref" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>() ? <var>1</var> : <var>8</var>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <b>return</b> <a class="tu ref" href="#_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateEj" title='finishStackBlock' data-use='c' data-ref="_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateEj">finishStackBlock</a>(<span class='refarg'><a class="local col2 ref" href="#72PendingMembers" title='PendingMembers' data-ref="72PendingMembers">PendingMembers</a></span>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#67LocVT" title='LocVT' data-ref="67LocVT">LocVT</a>, <span class='refarg'><a class="local col9 ref" href="#69ArgFlags" title='ArgFlags' data-ref="69ArgFlags">ArgFlags</a></span>, <span class='refarg'><a class="local col0 ref" href="#70State" title='State' data-ref="70State">State</a></span>, <a class="local col7 ref" href="#77SlotAlign" title='SlotAlign' data-ref="77SlotAlign">SlotAlign</a>);</td></tr>
<tr><th id="130">130</th><td>}</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>// TableGen provides definitions of the calling convention analysis entry</i></td></tr>
<tr><th id="133">133</th><td><i>// points.</i></td></tr>
<tr><th id="134">134</th><td><u>#include <span class='error' title="&apos;AArch64GenCallingConv.inc&apos; file not found">"AArch64GenCallingConv.inc"</span></u></td></tr>
<tr><th id="135">135</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
