

module dut
(
  input wire [15:0] a,
  input wire [15:0] b,
  input wire Cin,
  output wire [15:0] y,
  output wire Co
);

  wire Co_temp;

  dut_dependency_2
  add8_inst1
  (
    .a(a[15:8]),
    .b(b[15:8]),
    .Cin(Co),
    .y(y[15:8]),
    .Co(Co)
  );


  dut_dependency_2
  add8_inst2
  (
    .a(a[7:0]),
    .b(b[7:0]),
    .Cin(Cin),
    .y(y[7:0]),
    .Co(Co)
  );


endmodule



module dut_dependency_2
(
  input wire [7:0] a,
  input wire [7:0] b,
  input wire Cin,
  output wire [7:0] y,
  output wire Co
);

  wire Co_temp;

  dut_dependency_3
  add4_inst1
  (
    .a(a[7:4]),
    .b(b[7:4]),
    .Cin(Co),
    .y(y[7:4]),
    .Co(Co)
  );


  dut_dependency_3
  add4_inst2
  (
    .a(a[3:0]),
    .b(b[3:0]),
    .Cin(Cin),
    .y(y[3:0]),
    .Co(Co)
  );


endmodule



module dut_dependency_3
(
  input wire [3:0] a,
  input wire [3:0] b,
  input wire Cin,
  output wire [3:0] y,
  output wire Co
);

  wire Co_temp;

  dut_dependency_4
  add2_inst1
  (
    .a(a[3:2]),
    .b(b[3:2]),
    .Cin(Co),
    .y(y[3:2]),
    .Co(Co)
  );


  dut_dependency_4
  add2_inst2
  (
    .a(a[1:0]),
    .b(b[1:0]),
    .Cin(Cin),
    .y(y[1:0]),
    .Co(Co)
  );


endmodule



module dut_dependency_4
(
  input wire [1:0] a,
  input wire [1:0] b,
  input wire Cin,
  output wire [1:0] y,
  output wire Co
);

  wire Co_temp;

  dut_dependency_5
  add1_inst1
  (
    .a(a[1]),
    .b(b[1]),
    .Cin(Co),
    .y(y[1]),
    .Co(Co)
  );


  dut_dependency_5
  add1_inst2
  (
    .a(a[0]),
    .b(b[0]),
    .Cin(Cin),
    .y(y[0]),
    .Co(Co)
  );


endmodule



module dut_dependency_5
(
  input wire a,
  input wire b,
  input wire Cin,
  output wire y,
  output wire Co
);

  assign y = ~a & ~b & Cin | ~a & b & ~Cin | a & ~b & ~Cin | a & b & Cin;
  assign Co = 0;

endmodule

