overview 

expression
project
aims
achieve
exploration
systems
chip
socs
programmable
processor
cores
novel
memory
hierarchies
effective
exploration
socs
possible
considering
interaction
processor
architecture
compiler
target
application
project
use
expression
architecture
description
language
adl
specify
processor
memory
architecture
automatically
generate
express
highly
optimizing
instruction
level
parallelizing
ilp
compiler
simpress
cycle
accurate
structural
simulator
expression
expression
express
simpress
integrated
visual
environment
sat
visual
specification
analysis
tool
aid
rapid
design
space
exploration
dse
expression
designed
dual
goal
allowing
processor
description
fast
dse
automatic
generation
detailed
accurate
simulation
compilation
tools
novel
features
expression
include
integration
instruction
set
structure
avoid
redundancy
specification
automatic
generation
resource
constraints
reservation
tables
constructs
explicitly
specifying
novel
traditional
memories
express
developed
goal
providing
retargetable
compiler
platform
embedded
system
system
chip
development
express
retargetable
compiler
takes
programs
produces
highly
optimized
parallel
target
specific
code
using
state
art
instruction
level
parallelism
ilp
techniques
compiler
features
extensive
set
integrated
transformations
perform
traditional
compiler
tasks
code
selection
instruction
scheduling
register
allocation
memory
aware
optimizations
simpress
retargetable
cycle
accurate
structural
simulator
can
used
evaluate
architecture
application
effectiveness
compiler
transformations
features
extensive
set
statistic
collector
agents
used
gather
information
resource
usage
hazard
count
inner
loop
execution
time
etc
sat
provides
visual
environment
graphically
specify
architecture
perform
architectural
dse
intuitive
manner
expression
description
processor
can
automatically
generated
sat
specification
expression
adl
supporting
architectural
design
space
exploration
dse
embedded
systems
chip
soc
automatic
generation
retargetable
compiler
simulator
toolkit
home
overview
system
requirements
documentation
download
news
people
contact
copyright
university
california
irvine
2003
problems
questions
regarding
web
contact
sudeep
pasricha
last
updated
05
26
03
