# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 18:01:55  March 31, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		M6502_VGA_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL006YU256C8G
set_global_assignment -name TOP_LEVEL_ENTITY FPGA_Sound
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:01:55  MARCH 31, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
# Clock, reset switch
set_location_assignment PIN_E1 -to i_clk_50
# PS/2 keyboard
# Serial port with RTS/CTS
# Video
# SRAM
# SD Card
# SDRAM
# 
#
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_T10 -to o_Sq_Wave
set_location_assignment PIN_R10 -to o_Sine_Wave
set_location_assignment PIN_J6 -to i_play_n
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to i_play_n
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to o_Sine_Wave
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to o_Sq_Wave
set_location_assignment PIN_T11 -to o_Saw_Wave
set_location_assignment PIN_R11 -to o_Tri_Wave
set_location_assignment PIN_T12 -to o_Square_Scale
set_location_assignment PIN_R12 -to o_Sine_Scale
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to o_Sine_Scale
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to o_Saw_Wave
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to o_Square_Scale
set_instance_assignment -name CURRENT_STRENGTH_NEW 4MA -to o_Tri_Wave
set_location_assignment PIN_M9 -to o_PolyLeft
set_location_assignment PIN_N9 -to o_PolyRight
set_global_assignment -name VHDL_FILE PolySound/PolySound_Sine_Scale.vhd
set_global_assignment -name VHDL_FILE ScaleSine/ScaleSineGen.vhd
set_global_assignment -name VHDL_FILE MiddleCSine/SineTable_256.vhd
set_global_assignment -name VHDL_FILE Registers/OutReg_Nbits.vhd
set_global_assignment -name VHDL_FILE ScaleSquare/SoundTable01.VHD
set_global_assignment -name VHDL_FILE ScaleSquare/Sound_Square_Scale.vhd
set_global_assignment -name VHDL_FILE MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd
set_global_assignment -name VHDL_FILE MiddleCSine/Sound_PWM_Middle_C.vhd
set_global_assignment -name VHDL_FILE MiddleCSquare/Sound_SQWave_Middle_C.vhd
set_global_assignment -name VHDL_FILE Counters/CounterLdCnt.vhd
set_global_assignment -name VHDL_FILE Debounce.vhd
set_global_assignment -name VHDL_FILE FPGA_Sound.vhd
set_global_assignment -name VHDL_FILE MiddleCTriangle/Sound_Triangle_Middle_C.vhd
set_global_assignment -name VHDL_FILE Counters/CounterUpDnLdCnt.vhd
set_global_assignment -name VHDL_FILE NoteStepper.vhd
set_global_assignment -name VHDL_FILE ScaleSine/NoteSineCounterTable.vhd
set_global_assignment -name VHDL_FILE ScaleSine/Sound_Sine_Scale.vhd
set_global_assignment -name VHDL_FILE PWM_Counter.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top