<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond Version 3.5.0.102

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Aug 09 14:45:29 2017


Command Line:  synthesis -f LED4_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5UM.
The -s option is 8.
The -t option is CABGA756.
The -d option is LFE5UM-85F.
Using package CABGA756.
Using performance grade 8.
                                                          

##########################################################

### Lattice Family : ECP5UM

### Device  : LFE5UM-85F

### Package : CABGA756

### Speed   : 8

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = led.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.5/ispfpga/sa5p00m/data (searchpath added)
-p C:/Users/onurh/Desktop/Staj_/FPGA/Lattice/Embedded Vision Development Kit/LED/LED4/impl1 (searchpath added)
-p C:/Users/onurh/Desktop/Staj_/FPGA/Lattice/Embedded Vision Development Kit/LED/LED4 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/onurh/Desktop/Staj_/FPGA/Lattice/Embedded Vision Development Kit/LED/LED4/LED.vhd
NGD file = LED4_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.5/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/onurh/Desktop/Staj_/FPGA/Lattice/Embedded Vision Development Kit/LED/LED4/impl1". VHDL-1504
Analyzing VHDL file c:/users/onurh/desktop/staj_/fpga/lattice/embedded vision development kit/led/led4/led.vhd. VHDL-1481
INFO - synthesis: c:/users/onurh/desktop/staj_/fpga/lattice/embedded vision development kit/led/led4/led.vhd(5): analyzing entity led. VHDL-1012
INFO - synthesis: c:/users/onurh/desktop/staj_/fpga/lattice/embedded vision development kit/led/led4/led.vhd(24): analyzing architecture rtl. VHDL-1010
unit led is not yet analyzed. VHDL-1485
c:/users/onurh/desktop/staj_/fpga/lattice/embedded vision development kit/led/led4/led.vhd(5): executing led(RTL)

WARNING - synthesis: c:/users/onurh/desktop/staj_/fpga/lattice/embedded vision development kit/led/led4/led.vhd(19): replacing existing netlist led(RTL). VHDL-1205
Top module name (VHDL): led
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p85m.nph' in environment: C:/lscc/diamond/3.5/ispfpga.
Package Status:                     Preliminary    Version 1.38.
Top-level module name = led.
######## Converting I/O port ara_baglanti to output.
WARNING - synthesis: clk_out is not assigned a value (floating) -- simulation mismatch possible.
######## Missing driver on net n526. Patching with GND.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in led_drc.log.
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/sa5p00m/data/sa5mlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.5/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file LED4_impl1.ngd.

################### Begin Area Report (led)######################
Number of register bits => 29 of 84735 (0 % )
CCU2C => 11
FD1S3AX => 1
FD1S3IX => 21
FD1S3JX => 7
GSR => 1
LUT4 => 68
OB => 9
OBZ => 1
OSCG => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : ara_baglanti_c, loads : 30
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : led7_N_85, loads : 22
  Net : compteur.count_20, loads : 16
  Net : compteur.count_17, loads : 15
  Net : compteur.count_19, loads : 12
  Net : compteur.count_18, loads : 10
  Net : compteur.count_14, loads : 10
  Net : compteur.count_10, loads : 10
  Net : compteur.count_9, loads : 10
  Net : compteur.count_11, loads : 9
  Net : compteur.count_16, loads : 8
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets ara_baglanti_c]          |  200.000 MHz|  115.888 MHz|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 92.738  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.313  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
