
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v
# synth_design -part xc7z020clg484-3 -top f32m_add3 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f32m_add3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 155985 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 25.895 ; free physical = 249905 ; free virtual = 311446
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f32m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v:11]
INFO: [Synth 8-6157] synthesizing module 'f32m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v:20]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v:29]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v:39]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v:39]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v:20]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add3' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 71.660 ; free physical = 249628 ; free virtual = 311169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 71.660 ; free physical = 249624 ; free virtual = 311165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 79.656 ; free physical = 249623 ; free virtual = 311164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.301 ; gain = 87.656 ; free physical = 249564 ; free virtual = 311107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1708.043 ; gain = 233.398 ; free physical = 247875 ; free virtual = 309421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1708.047 ; gain = 233.402 ; free physical = 247770 ; free virtual = 309316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.051 ; gain = 278.406 ; free physical = 247729 ; free virtual = 309275
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.055 ; gain = 278.410 ; free physical = 247585 ; free virtual = 309136
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.055 ; gain = 278.410 ; free physical = 247584 ; free virtual = 309134
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.055 ; gain = 278.410 ; free physical = 247583 ; free virtual = 309134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.055 ; gain = 278.410 ; free physical = 247582 ; free virtual = 309133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.055 ; gain = 278.410 ; free physical = 247582 ; free virtual = 309133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.055 ; gain = 278.410 ; free physical = 247581 ; free virtual = 309132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |   388|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   388|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.055 ; gain = 278.410 ; free physical = 247580 ; free virtual = 309132
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.055 ; gain = 278.410 ; free physical = 247582 ; free virtual = 309129
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1753.059 ; gain = 278.410 ; free physical = 247580 ; free virtual = 309127
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1794.195 ; gain = 0.000 ; free physical = 247332 ; free virtual = 308879
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1794.195 ; gain = 319.648 ; free physical = 247386 ; free virtual = 308934
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.879 ; gain = 618.684 ; free physical = 246105 ; free virtual = 307562
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.879 ; gain = 0.000 ; free physical = 246105 ; free virtual = 307562
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.891 ; gain = 0.000 ; free physical = 246109 ; free virtual = 307569
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245710 ; free virtual = 307389

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 9a68e665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245711 ; free virtual = 307390

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9a68e665

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245553 ; free virtual = 307233
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9a68e665

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245553 ; free virtual = 307233
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9a68e665

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245550 ; free virtual = 307230
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9a68e665

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245549 ; free virtual = 307229
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9a68e665

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245547 ; free virtual = 307227
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9a68e665

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245541 ; free virtual = 307221
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245542 ; free virtual = 307222
Ending Logic Optimization Task | Checksum: 9a68e665

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245529 ; free virtual = 307209

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9a68e665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245508 ; free virtual = 307189

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9a68e665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245514 ; free virtual = 307194

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245512 ; free virtual = 307192
Ending Netlist Obfuscation Task | Checksum: 9a68e665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245508 ; free virtual = 307189
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2495.938 ; gain = 0.000 ; free physical = 245503 ; free virtual = 307183
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 9a68e665
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f32m_add3 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.918 ; gain = 0.000 ; free physical = 245486 ; free virtual = 307166
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.918 ; gain = 0.000 ; free physical = 245483 ; free virtual = 307163
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.918 ; gain = 0.000 ; free physical = 245478 ; free virtual = 307158
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2511.918 ; gain = 0.000 ; free physical = 245476 ; free virtual = 307156
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2511.918 ; gain = 0.000 ; free physical = 245396 ; free virtual = 307076
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245380 ; free virtual = 307060


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f32m_add3 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 9a68e665

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245378 ; free virtual = 307058
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 9a68e665
Power optimization: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2633.992 ; gain = 138.055 ; free physical = 245365 ; free virtual = 307046
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27461872 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9a68e665

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245390 ; free virtual = 307071
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 9a68e665

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245401 ; free virtual = 307081
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 9a68e665

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245391 ; free virtual = 307072
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 9a68e665

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245381 ; free virtual = 307062
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9a68e665

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245384 ; free virtual = 307065

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245381 ; free virtual = 307061
Ending Netlist Obfuscation Task | Checksum: 9a68e665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 245379 ; free virtual = 307059
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246713 ; free virtual = 308395
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246712 ; free virtual = 308394
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246706 ; free virtual = 308388

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246729 ; free virtual = 308411

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 0f1e87f9

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246721 ; free virtual = 308403

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 0f1e87f9

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246726 ; free virtual = 308409
Phase 1 Placer Initialization | Checksum: 0f1e87f9

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246728 ; free virtual = 308410

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 0f1e87f9

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246725 ; free virtual = 308407
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 35851e6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246690 ; free virtual = 308373

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 35851e6e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246683 ; free virtual = 308366

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: af9994a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246682 ; free virtual = 308364

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2e2aa1db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246698 ; free virtual = 308380

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2e2aa1db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246711 ; free virtual = 308394

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246664 ; free virtual = 308347

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246660 ; free virtual = 308342

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246672 ; free virtual = 308355
Phase 3 Detail Placement | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246668 ; free virtual = 308350

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246672 ; free virtual = 308354

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246674 ; free virtual = 308357

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246669 ; free virtual = 308351

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246669 ; free virtual = 308352
Phase 4.4 Final Placement Cleanup | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246675 ; free virtual = 308357
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6e01179a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246670 ; free virtual = 308352
Ending Placer Task | Checksum: 5afd94de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246686 ; free virtual = 308368
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246683 ; free virtual = 308365
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246685 ; free virtual = 308367
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246712 ; free virtual = 308394
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 246703 ; free virtual = 308388
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5afd94de ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a2[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[241]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[241]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[241]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[241]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[241]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[241]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[197]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[197]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[197]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[197]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[197]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[197]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[329]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[329]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[328]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[328]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[329]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[329]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[328]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[328]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[328]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[328]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[329]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[329]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[341]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[341]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[340]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[340]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[341]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[341]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[340]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[340]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[341]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[341]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[340]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[340]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[345]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[345]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[344]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[344]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[345]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[345]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[344]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[344]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[344]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[344]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[345]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[345]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[347]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[347]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[346]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[346]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[347]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[347]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[346]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[346]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[346]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[346]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[347]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[347]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[349]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[349]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[349]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[349]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[349]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[349]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[261]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[261]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[260]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[260]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[261]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[261]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[260]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[260]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[260]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[260]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[261]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[261]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[323]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[323]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[322]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[322]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[323]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[323]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[322]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[322]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249353 ; free virtual = 310962
Post Restoration Checksum: NetGraph: 46b20116 NumContArr: 43c83a5f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249349 ; free virtual = 310959

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249309 ; free virtual = 310921

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249308 ; free virtual = 310921

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249297 ; free virtual = 310917
Phase 2.4 Timing Verification | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249297 ; free virtual = 310917
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249285 ; free virtual = 310904

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249283 ; free virtual = 310902

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249283 ; free virtual = 310902
Phase 2 Router Initialization | Checksum: 8a7a3b75

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249283 ; free virtual = 310902

Phase 3 Post Router Timing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 8a7a3b75

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249295 ; free virtual = 310915
Phase 3 Post Router Timing | Checksum: 8a7a3b75

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249295 ; free virtual = 310915
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249325 ; free virtual = 310945

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249326 ; free virtual = 310945
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249325 ; free virtual = 310945
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249311 ; free virtual = 310932
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.992 ; gain = 0.000 ; free physical = 249328 ; free virtual = 310955
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add3/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2764.125 ; gain = 40.023 ; free physical = 248404 ; free virtual = 310014
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:43:12 2022...
