# system info Computer_System on 2020.01.30.16:14:25
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1580429606
#
#
# Files generated for Computer_System on 2020.01.30.16:14:25
files:
filepath,kind,attributes,module,is_top
simulation/Computer_System.v,VERILOG,,Computer_System,true
simulation/submodules/Computer_System_ARM_A9_HPS.v,VERILOG,,Computer_System_ARM_A9_HPS,false
simulation/submodules/Computer_System_Onchip_SRAM.v,VERILOG,,Computer_System_Onchip_SRAM,false
simulation/submodules/Computer_System_System_PLL.v,VERILOG,,Computer_System_System_PLL,false
simulation/submodules/Computer_System_fifo_FPGA_to_HPS.sdc,SDC,,Computer_System_fifo_FPGA_to_HPS,false
simulation/submodules/Computer_System_fifo_FPGA_to_HPS.v,VERILOG,,Computer_System_fifo_FPGA_to_HPS,false
simulation/submodules/Computer_System_pll_0.vo,VERILOG,,Computer_System_pll_0,false
simulation/submodules/Computer_System_mm_interconnect_0.v,VERILOG,,Computer_System_mm_interconnect_0,false
simulation/submodules/Computer_System_mm_interconnect_1.v,VERILOG,,Computer_System_mm_interconnect_1,false
simulation/submodules/Computer_System_irq_mapper.sv,SYSTEM_VERILOG,,Computer_System_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io.v,VERILOG,,Computer_System_ARM_A9_HPS_hps_io,false
simulation/submodules/Computer_System_System_PLL_sys_pll.vo,VERILOG,,Computer_System_System_PLL_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/Computer_System_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router,false
simulation/submodules/Computer_System_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_demux,false
simulation/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_cmd_mux,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_demux,false
simulation/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Computer_System_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/Computer_System_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router,false
simulation/submodules/Computer_System_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_router_002,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_demux,false
simulation/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_cmd_mux,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_demux,false
simulation/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,Computer_System_ARM_A9_HPS_hps_io_border,false
simulation/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Computer_System.ARM_A9_HPS,Computer_System_ARM_A9_HPS
Computer_System.ARM_A9_HPS.fpga_interfaces,Computer_System_ARM_A9_HPS_fpga_interfaces
Computer_System.ARM_A9_HPS.hps_io,Computer_System_ARM_A9_HPS_hps_io
Computer_System.ARM_A9_HPS.hps_io.border,Computer_System_ARM_A9_HPS_hps_io_border
Computer_System.Onchip_SRAM,Computer_System_Onchip_SRAM
Computer_System.System_PLL,Computer_System_System_PLL
Computer_System.System_PLL.sys_pll,Computer_System_System_PLL_sys_pll
Computer_System.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
Computer_System.fifo_FPGA_to_HPS,Computer_System_fifo_FPGA_to_HPS
Computer_System.fifo_HPS_to_FPGA,Computer_System_fifo_FPGA_to_HPS
Computer_System.pll_0,Computer_System_pll_0
Computer_System.mm_interconnect_0,Computer_System_mm_interconnect_0
Computer_System.mm_interconnect_0.fifo_HPS_to_FPGA_in_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.fifo_FPGA_to_HPS_out_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
Computer_System.mm_interconnect_0.fifo_HPS_to_FPGA_in_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.fifo_FPGA_to_HPS_out_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_0.fifo_HPS_to_FPGA_in_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.fifo_HPS_to_FPGA_in_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.fifo_FPGA_to_HPS_out_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.fifo_FPGA_to_HPS_out_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_0.router,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_001,Computer_System_mm_interconnect_0_router
Computer_System.mm_interconnect_0.router_002,Computer_System_mm_interconnect_0_router_002
Computer_System.mm_interconnect_0.router_003,Computer_System_mm_interconnect_0_router_002
Computer_System.mm_interconnect_0.router_004,Computer_System_mm_interconnect_0_router_002
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_0.fifo_HPS_to_FPGA_in_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.fifo_FPGA_to_HPS_out_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_0.cmd_demux,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_demux_001,Computer_System_mm_interconnect_0_cmd_demux
Computer_System.mm_interconnect_0.cmd_mux,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_001,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.cmd_mux_002,Computer_System_mm_interconnect_0_cmd_mux
Computer_System.mm_interconnect_0.rsp_demux,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_001,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_demux_002,Computer_System_mm_interconnect_0_rsp_demux
Computer_System.mm_interconnect_0.rsp_mux,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.rsp_mux_001,Computer_System_mm_interconnect_0_rsp_mux
Computer_System.mm_interconnect_0.fifo_HPS_to_FPGA_in_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.fifo_FPGA_to_HPS_out_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_rsp_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.fifo_HPS_to_FPGA_in_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.fifo_FPGA_to_HPS_out_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.Onchip_SRAM_s2_cmd_width_adapter,altera_merlin_width_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_001,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_0.avalon_st_adapter_002,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_1,Computer_System_mm_interconnect_1
Computer_System.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.fifo_FPGA_to_HPS_out_csr_translator,altera_merlin_slave_translator
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
Computer_System.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.fifo_FPGA_to_HPS_out_csr_agent,altera_merlin_slave_agent
Computer_System.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.fifo_FPGA_to_HPS_out_csr_agent_rsp_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.fifo_FPGA_to_HPS_out_csr_agent_rdata_fifo,altera_avalon_sc_fifo
Computer_System.mm_interconnect_1.router,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_001,Computer_System_mm_interconnect_1_router
Computer_System.mm_interconnect_1.router_002,Computer_System_mm_interconnect_1_router_002
Computer_System.mm_interconnect_1.router_003,Computer_System_mm_interconnect_1_router_002
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.ARM_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
Computer_System.mm_interconnect_1.fifo_HPS_to_FPGA_in_csr_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.fifo_FPGA_to_HPS_out_csr_burst_adapter,altera_merlin_burst_adapter
Computer_System.mm_interconnect_1.cmd_demux,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_demux_001,Computer_System_mm_interconnect_1_cmd_demux
Computer_System.mm_interconnect_1.cmd_mux,Computer_System_mm_interconnect_1_cmd_mux
Computer_System.mm_interconnect_1.cmd_mux_001,Computer_System_mm_interconnect_1_cmd_mux
Computer_System.mm_interconnect_1.rsp_demux,Computer_System_mm_interconnect_1_rsp_demux
Computer_System.mm_interconnect_1.rsp_demux_001,Computer_System_mm_interconnect_1_rsp_demux
Computer_System.mm_interconnect_1.rsp_mux,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.rsp_mux_001,Computer_System_mm_interconnect_1_rsp_mux
Computer_System.mm_interconnect_1.avalon_st_adapter,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_1.avalon_st_adapter.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.mm_interconnect_1.avalon_st_adapter_001,Computer_System_mm_interconnect_0_avalon_st_adapter
Computer_System.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Computer_System.irq_mapper,Computer_System_irq_mapper
Computer_System.irq_mapper_001,Computer_System_irq_mapper
Computer_System.rst_controller,altera_reset_controller
Computer_System.rst_controller_001,altera_reset_controller
Computer_System.rst_controller_002,altera_reset_controller
