It&#8217;s commonplace for one instruction to use a result obtained by its immediate predecessor. In a pipelined processor you&#8217;d normally read the second instruction&#8217;s operand from the register file before its predecessor&#8217;s value had been written back. That&#8217;s not a problem, <SPAN class=cloze>[...]</SPAN>