<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>TRCCIDCCTLR1</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCCIDCCTLR1, Context Identifier Comparator Control Register 1</h1><p>The TRCCIDCCTLR1 characteristics are:</p><h2>Purpose</h2><p>Contains Context identifier mask values for the <a href="AArch64-trccidcvrn.html">TRCCIDCVR&lt;n></a> registers, for n = 4 to 7.</p><h2>Configuration</h2><p>AArch64 System register TRCCIDCCTLR1 bits [31:0] are architecturally mapped to External register <a href="ext-trccidcctlr1.html">TRCCIDCCTLR1[31:0]</a>.</p><p>This register is present only when FEAT_ETE is implemented, FEAT_TRC_SR is implemented, UInt(TRCIDR4.NUMCIDC) > 0x4 and UInt(TRCIDR2.CIDSIZE) > 0. Otherwise, direct accesses to TRCCIDCCTLR1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2><p>TRCCIDCCTLR1 is a 64-bit register.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP7[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP7[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP7[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP7[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP7[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP7[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP7[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-31_24-1">COMP7[0]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP6[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP6[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP6[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP6[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP6[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP6[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP6[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16-1">COMP6[0]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP5[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP5[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP5[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP5[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP5[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP5[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP5[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_8-1">COMP5[0]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP4[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP4[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP4[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP4[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP4[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP4[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP4[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_0-1">COMP4[0]</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">Bits [63:32]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-31_24-1">COMP7[&lt;m>], bit [m+24], for m = 7 to 0<span class="condition"><br/>When UInt(TRCIDR4.NUMCIDC) > 7:
                        </span></h4><div class="field"><p>TRCCIDCVR7 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR7. Each bit in this field corresponds to a byte in TRCCIDCVR7.</p><table class="valuetable"><tr><th>COMP7[&lt;m>]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The trace unit includes TRCCIDCVR7[(m×8+7):(m×8)] when it performs the Context identifier comparison.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The trace unit ignores TRCCIDCVR7[(m×8+7):(m×8)] when it performs the Context identifier comparison.</p></td></tr></table><p>This bit is <span class="arm-defined-word">RES0</span> if m >= <a href="AArch64-trcidr2.html">TRCIDR2</a>.CIDSIZE.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-31_24-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-23_16-1">COMP6[&lt;m>], bit [m+16], for m = 7 to 0<span class="condition"><br/>When UInt(TRCIDR4.NUMCIDC) > 6:
                        </span></h4><div class="field"><p>TRCCIDCVR6 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR6. Each bit in this field corresponds to a byte in TRCCIDCVR6.</p><table class="valuetable"><tr><th>COMP6[&lt;m>]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The trace unit includes TRCCIDCVR6[(m×8+7):(m×8)] when it performs the Context identifier comparison.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The trace unit ignores TRCCIDCVR6[(m×8+7):(m×8)] when it performs the Context identifier comparison.</p></td></tr></table><p>This bit is <span class="arm-defined-word">RES0</span> if m >= <a href="AArch64-trcidr2.html">TRCIDR2</a>.CIDSIZE.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_16-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-15_8-1">COMP5[&lt;m>], bit [m+8], for m = 7 to 0<span class="condition"><br/>When UInt(TRCIDR4.NUMCIDC) > 5:
                        </span></h4><div class="field"><p>TRCCIDCVR5 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR5. Each bit in this field corresponds to a byte in TRCCIDCVR5.</p><table class="valuetable"><tr><th>COMP5[&lt;m>]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The trace unit includes TRCCIDCVR5[(m×8+7):(m×8)] when it performs the Context identifier comparison.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The trace unit ignores TRCCIDCVR5[(m×8+7):(m×8)] when it performs the Context identifier comparison.</p></td></tr></table><p>This bit is <span class="arm-defined-word">RES0</span> if m >= <a href="AArch64-trcidr2.html">TRCIDR2</a>.CIDSIZE.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_8-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-7_0-1">COMP4[&lt;m>], bit [m], for m = 7 to 0<span class="condition"><br/>When UInt(TRCIDR4.NUMCIDC) > 4:
                        </span></h4><div class="field"><p>TRCCIDCVR4 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR4. Each bit in this field corresponds to a byte in TRCCIDCVR4.</p><table class="valuetable"><tr><th>COMP4[&lt;m>]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The trace unit includes TRCCIDCVR4[(m×8+7):(m×8)] when it performs the Context identifier comparison.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The trace unit ignores TRCCIDCVR4[(m×8+7):(m×8)] when it performs the Context identifier comparison.</p></td></tr></table><p>This bit is <span class="arm-defined-word">RES0</span> if m >= <a href="AArch64-trcidr2.html">TRCIDR2</a>.CIDSIZE.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-7_0-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><div class="access_mechanisms"><h2>Accessing TRCCIDCCTLR1</h2><p>If software uses the <a href="AArch64-trccidcvrn.html">TRCCIDCVR&lt;n></a> registers, for n = 4 to 7, then it must program this register.</p><p>If software sets a mask bit to 1 then it must program the relevant byte in <a href="AArch64-trccidcvrn.html">TRCCIDCVR&lt;n></a> to <span class="hexnumber">0x00</span>.</p><p>If any bit is 1 and the relevant byte in <a href="AArch64-trccidcvrn.html">TRCCIDCVR&lt;n></a> is not <span class="hexnumber">0x00</span>, the behavior of the Context Identifier Comparator is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>. In this scenario the comparator might match unexpectedly or might not match.</p><p>Writes are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> if the trace unit is not in the Idle state.</p><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt>, TRCCIDCCTLR1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b001</td><td>0b0011</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    <ins>elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    </ins>else
        X[t, 64] = TRCCIDCCTLR1;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    <ins>elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    </ins>else
        X[t, 64] = TRCCIDCCTLR1;
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18<ins>);
    elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess</ins>);
    else
        X[t, 64] = TRCCIDCCTLR1;
                </p><h4 class="assembler">MSR TRCCIDCCTLR1, &lt;Xt></h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b001</td><td>0b0011</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    <ins>elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    </ins>else
        TRCCIDCCTLR1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    <ins>elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    </ins>else
        TRCCIDCCTLR1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18<ins>);
    elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess</ins>);
    else
        TRCCIDCCTLR1 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>