;Louis Rosenblum
;1/24/19
;Lab 1

            INCLUDE 'derivative.inc'
            XDEF _Startup, main, _Viic, key_press
            XREF __SEG_END_SSTACK
            

		ORG $0060
	IIC_addr:	DS.B 1
	msgLength:	DS.B 1 
	current:	DS.B 1 
	IIC_msg:	DS.B 1


		ORG $E000

main:
	_Startup:
			LDHX #__SEG_END_SSTACK 
			TXS 

     
			;Disable Watchdawg
			LDA SOPT1
			AND #%01111111
			STA SOPT1
			
			LDA #%00000010
			STA SOPT2

			*----Set Slave address----
			MOV #$10, IIC_addr
				
			*----Sending actual message----
			MOV #$C1, IIC_msg
			
			; Enable interrupts for PTAD 0-3
			LDA #%00001111
			STA KBIPE
			
			; Rising edge sensitive
			LDA #%00001111
			STA KBIES
		
			; Columns are inputs
			BCLR 0, PTADD
			BCLR 1, PTADD
			BCLR 2, PTADD
			BCLR 3, PTADD
			
			; Rows are outputs
			BSET 2, PTBDD
			BSET 3, PTBDD
			BSET 4, PTBDD
			BSET 5, PTBDD
				
			; Disable PTAPE
			LDA #$00
			STA PTAPE
		
			; Enable keyboard interupts
			LDA #%00000010
			STA KBISC
			
			CLI			; enable interrupts
			
			JSR IIC_Startup_Master


mainLoop: 

		
			
			
           		JSR row1
           		JSR row2
           		JSR row3
           		JSR row4
           	
      	
           		BRA mainLoop


key_press:
		JSR IIC_DataWrite
		BSET 2, KBISC
		RTI
		
row1:
		LDA #%00000100
		STA IIC_msg
		STA PTBD
		JSR sleep
		RTS

row2:
		LDA #%00001000
		STA IIC_msg
		STA PTBD
		JSR sleep
		RTS

row3:
		LDA #%00010000
		STA IIC_msg
		STA PTBD
		JSR sleep
		RTS

row4:
		LDA #%00100000
		STA IIC_msg
		STA PTBD
		JSR sleep
		RTS
		
sleep:
		NOP
		NOP
		NOP
		NOP
		NOP
		NOP
		NOP
		NOP
		NOP
		NOP
		NOP
		RTS

		
*----Actual interrupt start----
_Viic:
				;Clear interrupt
				BSET IICS_IICIF, IICS
				
				;Check if master
				BRSET IICC_MST, IICC, _Viic_master ;Yes, should never need to be a slave
				
				RTI

*----Check if transfer or recieve----
_Viic_master:
				BRSET IICC_TX, IICC, _Viic_master_TX ;For transfer
				BRA _Viic_master_RX ;For recieve

*----Transmit data----
_Viic_master_TX: 
				;Not last byte
				LDA msgLength
				SUB current
				BNE _Viic_master_rxAck 
				
				;Is last byte
				BCLR IICC_MST, IICC
				BSET IICS_ARBL, IICS ;Arbitration lost, no code made for recovery
				
				RTI

*----Check for acknowledge----
_Viic_master_rxAck: 
				;Ack from slave recieved
				BRCLR IICS_RXAK, IICS, _Viic_master_EoAC
				BRA _Viic_master_EoAC
				;No ack from slave recieved
				BCLR IICC_MST, IICC
				
				RTI

*----End of address cycle, check for receive or write data---
_Viic_master_EoAC:
				LDA IIC_addr
				AND #%0000001
				BNE _Viic_master_toRxMode
					
				LDA IIC_msg
				STA IICD
					
				LDA current
				INCA
				STA current
					
				RTI

*----Dummy read----
_Viic_master_toRxMode: 
				;Dummy read for EoAC
				BCLR IICC_TX, IICC
				LDA IICD
				RTI

*----Recieve data----
_Viic_master_RX: 
				;Last byte to be read
				LDA msgLength
				SUB current
				BEQ _Viic_master_rxStop
				
				;2nd to last byte to be read
				INCA
				BEQ _Viic_master_txAck
				
				BRA _Viic_master_readData

*----Stop condition----
_Viic_master_rxStop:
				;Send stop bit
				BCLR IICC_MST, IICC
				BRA _Viic_master_readData

*----Acknowledge----
_Viic_master_txAck: 
				;Transfer acknowledge
				BSET IICC_TXAK, IICC
				BRA _Viic_master_readData
					
*----Read and store data----
_Viic_master_readData: 
				;Read byte from IICD and store into IIC_msg
				CLRH
				LDX current
				
				;Store messafe into indexed location
				LDA IICD
				STA IIC_msg, X
				
				;Increment current
				LDA current
				INCA
				STA current
				
				RTI

*----Initial configuration
IIC_Startup_Master: 
				;Set baud rate to 50kbps
				LDA #%10000111
				STA IICF
					
				;Enable IIC and Interrupts
				BSET IICC_IICEN,IICC
				BSET IICC_IICIE,IICC
				RTS
					

*----Initiate a transfer----
IIC_DataWrite:
				;Initialize current
				LDA #0 
				STA current
				
				BSET 5, IICC ;Set master mode
				BSET IICC_TX, IICC ;Set transmit
				
				LDA IIC_addr ;Send slave address
				STA IICD
				
				RTS 

Delay: ;General purpose delay
				LDA #225
				STA $120
				loop1:
				LDA #255
				STA $121
			loop2:
				LDA $121
				DECA
				STA $121
				BNE loop2
				LDA $120
				DECA
				STA $120
				BNE loop1
				RTS

		
			
			
			
			
			
			
