# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.083/*         0.060/*         FIFO/DUT3/\RD_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.085/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.093/*         0.052/*         DATA_SYNC/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.094/*         0.052/*         FIFO/DUT1/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.094/*         0.061/*         UART_RX/DUT6/\p_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.094/*         0.052/*         FIFO/DUT0/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.095/*         0.056/*         RST_SYNC_1/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.095/*         0.052/*         FIFO/DUT0/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.096/*         0.056/*         RST_SYNC_2/\stages_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.097/*         0.060/*         FIFO/DUT4/\MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.097/*         0.060/*         FIFO/DUT4/\MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.097/*         0.060/*         FIFO/DUT4/\MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.097/*         0.060/*         FIFO/DUT4/\MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.098/*         0.060/*         FIFO/DUT4/\MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.098/*         0.053/*         FIFO/DUT1/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.098/*         0.060/*         FIFO/DUT4/\MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.099/*         0.060/*         FIFO/DUT4/\MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.099/*         0.060/*         FIFO/DUT4/\MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.099/*         0.053/*         FIFO/DUT0/\SYNC_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.099/*         0.053/*         FIFO/DUT1/\SYNC_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.099/*         0.060/*         FIFO/DUT4/\MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.099/*         0.060/*         FIFO/DUT4/\MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.099/*         0.060/*         FIFO/DUT4/\MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.099/*         0.053/*         FIFO/DUT1/\SYNC_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         FIFO/DUT4/\MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         FIFO/DUT4/\MEM_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         FIFO/DUT4/\MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         DATA_SYNC/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         FIFO/DUT4/\MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         FIFO/DUT4/\MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         FIFO/DUT4/\MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         FIFO/DUT4/\MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.100/*         0.060/*         FIFO/DUT4/\MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         FIFO/DUT4/\MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         FIFO/DUT4/\MEM_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         FIFO/DUT1/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         FIFO/DUT4/\MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         FIFO/DUT4/\MEM_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         FIFO/DUT4/\MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.101/*         0.060/*         FIFO/DUT4/\MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT4/\MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT4/\MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT4/\MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.102/*         0.063/*         RST_SYNC_1/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT4/\MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.102/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT4/\MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT4/\MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT4/\MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.102/*         0.060/*         FIFO/DUT4/\MEM_reg[4][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.103/*         0.060/*         ALU/\ALU_OUT_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.103/*         0.060/*         FIFO/DUT0/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.103/*         0.060/*         FIFO/DUT4/\MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.103/*         0.061/*         PULSE_GEN/FLOP_IN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.103/*         0.060/*         FIFO/DUT4/\MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.103/*         0.060/*         FIFO/DUT4/\MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.103/*         0.060/*         FIFO/DUT4/\MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.103/*         0.063/*         RST_SYNC_2/\stages_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.104/*         0.060/*         FIFO/DUT4/\MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.104/*         0.060/*         FIFO/DUT4/\MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.104/*         0.060/*         FIFO/DUT4/\MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.104/*         0.060/*         FIFO/DUT4/\MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.104/*         0.060/*         FIFO/DUT4/\MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.104/*         0.060/*         FIFO/DUT4/\MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.105/*         0.060/*         FIFO/DUT0/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.105/*         0.060/*         FIFO/DUT1/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.105/*         0.060/*         FIFO/DUT4/\MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.105/*         0.060/*         FIFO/DUT4/\MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.105/*         0.054/*         FIFO/DUT0/\SYNC_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.105/*         0.060/*         FIFO/DUT4/\MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.105/*         0.060/*         FIFO/DUT4/\MEM_reg[3][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.105/*         0.060/*         ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT1/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT4/\MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT4/\MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT4/\MEM_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT1/\SYNC_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT0/\REG_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.106/*         0.060/*         ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT4/\MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT4/\MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT1/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT1/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT4/\MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT4/\MEM_reg[7][6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.106/*         0.060/*         ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.106/*         0.053/*         RST_SYNC_1/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.106/*         0.060/*         FIFO/DUT4/\MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.107/*         0.060/*         UART_RX/DUT3/par_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.107/*         0.060/*         FIFO/DUT4/\MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.107/*         0.060/*         FIFO/DUT4/\MEM_reg[2][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.107/*         0.060/*         ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.108/*         0.060/*         FIFO/DUT4/\MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.108/*         0.060/*         FIFO/DUT4/\MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.109/*         0.060/*         FIFO/DUT1/\SYNC_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.109/*         0.060/*         FIFO/DUT4/\MEM_reg[4][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.109/*         0.060/*         ALU/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.110/*         0.060/*         ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.110/*         0.060/*         FIFO/DUT4/\MEM_reg[6][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.110/*         0.060/*         ALU/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.110/*         0.060/*         ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.110/*         0.060/*         Reg_file/\REG_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.110/*         0.060/*         RST_SYNC_1/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.111/*         0.054/*         DATA_SYNC/SYNC_BUS_EN_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.111/*         0.060/*         ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.111/*         0.060/*         ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.111/*         0.060/*         Reg_file/\REG_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         FIFO/DUT2/\WR_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         Reg_file/\REG_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.050    0.112/*         0.050/*         UART_TX/DUT3/TX_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         Reg_file/\REG_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.112/*         0.060/*         FIFO/DUT0/\REG_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.112/*         0.060/*         ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         Reg_file/\REG_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         FIFO/DUT4/\MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         Reg_file/\REG_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.113/*         0.054/*         PULSE_GEN/FLOP_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         UART_RX/DUT5/stp_error_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.113/*         0.060/*         ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         UART_TX/DUT0/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         Reg_file/\REG_reg[10][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.113/*         0.060/*         ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         UART_TX/DUT2/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         UART_TX/DUT2/\REG_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.113/*         0.060/*         ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.113/*         0.060/*         RST_SYNC_2/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.114/*         0.060/*         FIFO/DUT0/\SYNC_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.114/*         0.060/*         ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         RST_SYNC_2/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         Reg_file/\REG_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         Reg_file/\REG_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         Reg_file/\REG_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         Reg_file/\REG_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         Reg_file/\REG_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.114/*         0.061/*         DATA_SYNC/SYNC_BUS_EN_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.115/*         0.054/*         FIFO/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         UART_TX/DUT2/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.115/*         0.061/*         Reg_file/\REG_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.116/*         0.060/*         SYS_CTRL/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         RST_SYNC_1/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         UART_TX/DUT2/\REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         UART_TX/DUT2/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.116/*         0.061/*         Reg_file/\REG_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         Reg_file/\REG_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.117/*         0.060/*         UART_RX/DUT1/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         FIFO/DUT0/\SYNC_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         Reg_file/\REG_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         Reg_file/\REG_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         Reg_file/\REG_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         Reg_file/\REG_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         Reg_file/\REG_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         Reg_file/\REG_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.117/*         0.061/*         FIFO/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         Reg_file/\REG_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         UART_RX/DUT3/par_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         FIFO/DUT1/\SYNC_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         Reg_file/\REG_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         Reg_file/\REG_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         Reg_file/\REG_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         Reg_file/\REG_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.118/*         0.061/*         Reg_file/\REG_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         UART_TX/DUT2/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         PULSE_GEN/FLOP_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.119/*         0.060/*         UART_TX/DUT0/SER_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.119/*         0.061/*         Reg_file/\REG_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.119/*         0.055/*         FIFO/DUT1/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         Reg_file/\REG_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         Reg_file/\REG_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.120/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.120/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.120/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.120/*         0.064/*         UART_TX/DUT0/\REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         Reg_file/\REG_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         UART_TX/DUT2/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         Reg_file/\REG_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.120/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         Reg_file/\REG_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.120/*         0.055/*         RST_SYNC_2/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         Reg_file/\REG_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         Reg_file/\REG_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.120/*         0.061/*         UART_RX/DUT2/sample_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         UART_RX/DUT2/sample_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.121/*         0.055/*         FIFO/DUT1/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.121/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         FIFO/DUT2/\WR_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.121/*         0.061/*         Reg_file/\REG_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.121/*         0.060/*         UART_TX/DUT0/\REG_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.121/*         0.064/*         UART_TX/DUT0/\REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         UART_TX/DUT2/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.122/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.122/*         0.064/*         UART_TX/DUT0/\REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         Reg_file/\REG_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.122/*         0.055/*         FIFO/DUT1/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         Reg_file/\REG_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.122/*         0.066/*         UART_TX/DUT0/\REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         Reg_file/\REG_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.122/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         Reg_file/\REG_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.122/*         0.061/*         Reg_file/\REG_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.122/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.122/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.123/*         0.056/*         FIFO/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.123/*         0.061/*         Reg_file/\RD_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.123/*         0.061/*         CLK_DIV_1/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.123/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         Reg_file/\REG_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         Reg_file/\REG_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         Reg_file/\RD_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         CLK_DIV_2/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.124/*         0.061/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.124/*         0.064/*         SYS_CTRL/\ADDRESS_REG_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         Reg_file/\REG_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         Reg_file/\REG_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.125/*         0.064/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.125/*         0.061/*         Reg_file/\REG_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.126/*         0.061/*         Reg_file/\REG_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.126/*         0.061/*         UART_RX/DUT6/\p_data_reg[5] /SI    1
@(R)->SCAN_CLK(R)	0.026    0.126/*         0.074/*         RST_SYNC_2/\stages_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.126/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.026    0.126/*         0.074/*         RST_SYNC_2/SYNC_RST_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.126/*         0.062/*         Reg_file/\RD_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.126/*         0.062/*         Reg_file/\REG_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.126/*         0.066/*         UART_TX/DUT0/\REG_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.026    0.127/*         0.074/*         RST_SYNC_1/SYNC_RST_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         Reg_file/\RD_DATA_reg[7] /SI    1
@(R)->SCAN_CLK(R)	0.026    0.127/*         0.074/*         RST_SYNC_1/\stages_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.127/*         0.061/*         Reg_file/RD_DATA_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.127/*         0.065/*         UART_TX/DUT0/\REG_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.127/*         0.056/*         FIFO/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.127/*         0.062/*         Reg_file/\REG_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.128/*         0.062/*         Reg_file/\RD_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.128/*         0.062/*         UART_RX/DUT6/\p_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.128/*         0.062/*         FIFO/DUT3/\RD_PTR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.129/*         0.062/*         UART_RX/DUT6/\p_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.129/*         0.062/*         Reg_file/\RD_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.129/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.129/*         0.061/*         UART_TX/DUT1/\current_state_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.022    0.130/*         0.078/*         RST_SYNC_2/\stages_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.130/*         0.062/*         DATA_SYNC/\SYNC_BUS_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.130/*         0.062/*         UART_RX/DUT6/\p_data_reg[7] /SI    1
@(R)->SCAN_CLK(R)	0.022    0.131/*         0.078/*         RST_SYNC_1/\stages_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.131/*         0.056/*         FIFO/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.131/*         0.062/*         Reg_file/\RD_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.131/*         0.062/*         Reg_file/\REG_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.132/*         0.062/*         UART_RX/DUT6/\p_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.132/*         0.065/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.133/*         0.062/*         UART_RX/DUT6/\p_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.033    0.133/*         0.067/*         SYS_CTRL/\ADDRESS_REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.133/*         0.057/*         FIFO/DUT1/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.133/*         0.062/*         DATA_SYNC/EN_PULSE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.133/*         0.062/*         FIFO/DUT2/\WR_PTR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.136/*         0.062/*         CLK_DIV_1/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.136/*         0.062/*         CLK_DIV_2/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.137/*         0.062/*         FIFO/DUT2/\WR_ADDR_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.137/*         0.062/*         FIFO/DUT3/\RD_ADDR_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.137/*         0.057/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.137/*         0.061/*         FIFO/DUT4/\MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.138/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.139/*         0.062/*         CLK_DIV_2/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.140/*         0.062/*         CLK_DIV_2/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.140/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.140/*         0.063/*         Reg_file/\RD_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.140/*         0.063/*         CLK_DIV_1/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.141/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.141/*         0.063/*         CLK_DIV_2/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.142/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.142/*         0.063/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.142/*         0.063/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.143/*         0.063/*         CLK_DIV_2/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.143/*         0.056/*         UART_TX/DUT0/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.143/*         0.063/*         CLK_DIV_1/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.143/*         0.063/*         UART_RX/DUT6/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.144/*         0.063/*         CLK_DIV_1/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.145/*         0.063/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.145/*         0.063/*         CLK_DIV_1/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.145/*         0.063/*         DATA_SYNC/\stages_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.145/*         0.057/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.146/*         0.063/*         DATA_SYNC/\SYNC_BUS_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.146/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.146/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.146/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.146/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.147/*         0.056/*         UART_TX/DUT0/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.147/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.147/*         0.063/*         CLK_DIV_2/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.148/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.148/*         0.063/*         CLK_DIV_1/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.148/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.148/*         0.056/*         UART_TX/DUT0/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.149/*         0.063/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.149/*         0.052/*         FIFO/DUT4/\MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.149/*         0.056/*         UART_TX/DUT0/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.149/*         0.057/*         UART_TX/DUT0/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.150/*         0.063/*         DATA_SYNC/\SYNC_BUS_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.150/*         0.063/*         FIFO/DUT3/\RD_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.151/*         0.052/*         FIFO/DUT4/\MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.151/*         0.052/*         FIFO/DUT4/\MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.151/*         0.052/*         FIFO/DUT4/\MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.031    0.152/*         0.069/*         UART_RX/DUT0/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.152/*         0.052/*         FIFO/DUT4/\MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.153/*         0.052/*         FIFO/DUT4/\MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.153/*         0.057/*         UART_TX/DUT0/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.153/*         0.052/*         FIFO/DUT4/\MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.153/*         0.052/*         FIFO/DUT4/\MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.153/*         0.052/*         FIFO/DUT4/\MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.153/*         0.052/*         FIFO/DUT4/\MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.153/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.153/*         0.052/*         FIFO/DUT4/\MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.154/*         0.052/*         FIFO/DUT4/\MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.154/*         0.052/*         FIFO/DUT4/\MEM_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.154/*         0.052/*         FIFO/DUT4/\MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.154/*         0.052/*         FIFO/DUT4/\MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.154/*         0.064/*         CLK_DIV_2/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.154/*         0.052/*         FIFO/DUT4/\MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.154/*         0.052/*         FIFO/DUT4/\MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.155/*         0.052/*         FIFO/DUT4/\MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.155/*         0.052/*         FIFO/DUT4/\MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.155/*         0.064/*         UART_RX/DUT1/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.155/*         0.052/*         FIFO/DUT4/\MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.155/*         0.052/*         FIFO/DUT4/\MEM_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.155/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.155/*         0.064/*         Reg_file/\REG_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.155/*         0.064/*         CLK_DIV_2/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.155/*         0.052/*         FIFO/DUT4/\MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.156/*         0.064/*         UART_TX/DUT0/\REG_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.156/*         0.052/*         FIFO/DUT4/\MEM_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.156/*         0.052/*         FIFO/DUT4/\MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.156/*         0.052/*         FIFO/DUT4/\MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.156/*         0.052/*         FIFO/DUT4/\MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.156/*         0.056/*         UART_RX/DUT6/\p_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.013    */0.156         */0.087         DATA_SYNC/EN_PULSE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.156/*         0.064/*         CLK_DIV_1/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.157/*         0.052/*         FIFO/DUT4/\MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.158/*         0.052/*         FIFO/DUT4/\MEM_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.158/*         0.052/*         FIFO/DUT4/\MEM_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.158/*         0.052/*         UART_RX/DUT4/str_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.158/*         0.052/*         UART_TX/DUT2/\REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.158/*         0.057/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.158/*         0.052/*         FIFO/DUT4/\MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.158/*         0.053/*         FIFO/DUT4/\MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.159/*         0.052/*         FIFO/DUT4/\MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.159/*         0.052/*         FIFO/DUT4/\MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.159/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.159/*         0.053/*         FIFO/DUT4/\MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.159/*         0.052/*         FIFO/DUT4/\MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.159/*         0.064/*         UART_TX/DUT2/PAR_BIT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.159/*         0.052/*         UART_TX/DUT2/\REG_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.159/*         0.056/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.159/*         0.052/*         FIFO/DUT4/\MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.159/*         0.052/*         FIFO/DUT4/\MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.160/*         0.052/*         FIFO/DUT4/\MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.160/*         0.052/*         FIFO/DUT4/\MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.160/*         0.052/*         UART_TX/DUT2/\REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.160/*         0.052/*         FIFO/DUT4/\MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.160/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.161/*         0.052/*         FIFO/DUT4/\MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.161/*         0.052/*         FIFO/DUT4/\MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         FIFO/DUT4/\MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         Reg_file/\REG_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         FIFO/DUT4/\MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         FIFO/DUT4/\MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.162/*         0.052/*         FIFO/DUT4/\MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.162/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.163/*         0.052/*         FIFO/DUT4/\MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.163/*         0.053/*         FIFO/DUT4/\MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.163/*         0.052/*         UART_TX/DUT2/\REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.163/*         0.052/*         FIFO/DUT4/\MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.163/*         0.053/*         FIFO/DUT4/\MEM_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    0.163/*         0.059/*         SYS_CTRL/\ADDRESS_REG_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.163/*         0.052/*         FIFO/DUT4/\MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.163/*         0.052/*         Reg_file/\REG_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.163/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.043    0.163/*         0.057/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */0.164         */0.097         SYS_CTRL/\ADDRESS_REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.164/*         0.060/*         DATA_SYNC/PULSE_GEN_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.164/*         0.052/*         FIFO/DUT4/\MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.164/*         0.052/*         UART_TX/DUT2/\REG_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.164/*         0.052/*         Reg_file/\REG_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.164/*         0.052/*         Reg_file/\REG_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.164/*         0.052/*         Reg_file/\REG_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.164         */0.088         UART_RX/DUT0/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         UART_TX/DUT2/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         Reg_file/\REG_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         Reg_file/\REG_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         Reg_file/\REG_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         Reg_file/\REG_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.165/*         0.052/*         Reg_file/\REG_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         Reg_file/\REG_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         Reg_file/\REG_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         Reg_file/\REG_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.166/*         0.053/*         Reg_file/\REG_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         Reg_file/\REG_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.166/*         0.053/*         Reg_file/\REG_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         Reg_file/\REG_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         Reg_file/\REG_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         Reg_file/\REG_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         FIFO/DUT4/\MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.166/*         0.052/*         Reg_file/\REG_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.029    0.167/*         0.071/*         UART_RX/DUT6/\p_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         UART_TX/DUT0/SER_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.167/*         0.051/*         UART_TX/DUT2/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         UART_TX/DUT2/PAR_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         Reg_file/\REG_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.167/*         0.052/*         UART_RX/DUT2/sample_3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         UART_TX/DUT0/\REG_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.168/*         0.053/*         Reg_file/\REG_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.168/*         0.053/*         Reg_file/\REG_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.168/*         0.053/*         FIFO/DUT4/\MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.168/*         0.052/*         Reg_file/\REG_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         Reg_file/\REG_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         Reg_file/\REG_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         Reg_file/\REG_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.169/*         0.053/*         Reg_file/\REG_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         Reg_file/\REG_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.169/*         0.053/*         Reg_file/\REG_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         Reg_file/\REG_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.169/*         0.052/*         Reg_file/\REG_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         Reg_file/\REG_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         Reg_file/\REG_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         Reg_file/\REG_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         Reg_file/\REG_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         Reg_file/\REG_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         Reg_file/\REG_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.170/*         0.052/*         Reg_file/\REG_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.170/*         0.053/*         Reg_file/\REG_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         Reg_file/\REG_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.045    0.171/*         0.055/*         Reg_file/\REG_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.171/*         0.053/*         Reg_file/\REG_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         Reg_file/\REG_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         UART_TX/DUT2/\REG_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.171/*         0.053/*         Reg_file/\REG_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         Reg_file/\REG_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.171/*         0.053/*         Reg_file/\REG_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.171/*         0.052/*         Reg_file/\REG_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.172/*         0.053/*         Reg_file/\REG_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.172/*         0.053/*         Reg_file/\REG_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         Reg_file/\REG_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         Reg_file/\REG_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         Reg_file/\REG_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         Reg_file/\REG_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.172/*         0.052/*         Reg_file/\REG_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */0.172         */0.097         SYS_CTRL/\ADDRESS_REG_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         UART_TX/DUT0/\REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         Reg_file/\REG_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.173/*         0.053/*         Reg_file/\REG_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         CLK_DIV_1/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.173/*         0.053/*         Reg_file/\REG_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.173/*         0.053/*         FIFO/DUT2/\WR_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.173/*         0.052/*         CLK_DIV_2/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.173/*         0.053/*         Reg_file/\REG_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.174/*         0.065/*         UART_RX/DUT2/sample_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.174/*         0.053/*         Reg_file/\REG_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.174/*         0.052/*         Reg_file/\REG_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.175/*         0.053/*         UART_TX/DUT3/TX_OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.175/*         0.052/*         Reg_file/\REG_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.175/*         0.053/*         Reg_file/\REG_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         UART_RX/DUT2/sample_2_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         Reg_file/\REG_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         Reg_file/\REG_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         Reg_file/\REG_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         Reg_file/\REG_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.176/*         0.053/*         Reg_file/\REG_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         Reg_file/\REG_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         Reg_file/\REG_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         Reg_file/\REG_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.176/*         0.053/*         Reg_file/\REG_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.176/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.177/*         0.052/*         Reg_file/\REG_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         Reg_file/\RD_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.178/*         0.066/*         UART_RX/DUT1/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.178/*         0.053/*         FIFO/DUT2/\WR_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         Reg_file/\REG_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.178/*         0.053/*         Reg_file/\REG_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.178/*         0.066/*         UART_RX/DUT1/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.178/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         UART_RX/DUT6/\p_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.179/*         0.053/*         UART_RX/DUT2/sample_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         Reg_file/\RD_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.179/*         0.052/*         UART_RX/DUT6/\p_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.180/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.180/*         0.066/*         Reg_file/\REG_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         Reg_file/\RD_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         UART_RX/DUT6/\p_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.181         */0.088         UART_RX/DUT1/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.181/*         0.053/*         Reg_file/\REG_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.181/*         0.052/*         UART_RX/DUT6/\p_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.182/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         UART_RX/DUT6/\p_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.183/*         0.053/*         UART_RX/DUT6/\p_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.183/*         0.065/*         Reg_file/\REG_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */0.183         */0.099         SYS_CTRL/\ADDRESS_REG_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         Reg_file/\RD_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.183/*         0.052/*         Reg_file/RD_DATA_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.183/*         0.066/*         Reg_file/\REG_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.184/*         0.052/*         Reg_file/\RD_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.185/*         0.056/*         FIFO/DUT3/\RD_ADDR_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         Reg_file/\RD_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.185/*         0.066/*         Reg_file/\REG_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.185/*         0.052/*         CLK_DIV_2/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.186/*         0.052/*         FIFO/DUT2/\WR_PTR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.187/*         0.053/*         FIFO/DUT2/\WR_PTR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.188/*         0.066/*         FIFO/DUT2/\WR_ADDR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         CLK_DIV_2/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.188/*         0.052/*         FIFO/DUT3/\RD_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         CLK_DIV_2/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         Reg_file/\RD_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.189/*         0.052/*         CLK_DIV_2/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.189/*         0.066/*         FIFO/DUT2/\WR_ADDR_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.190/*         0.066/*         Reg_file/\REG_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.190         */0.088         UART_TX/DUT1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.190/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.191/*         0.051/*         UART_RX/DUT1/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.191/*         0.052/*         CLK_DIV_1/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.191/*         0.053/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.192/*         0.052/*         CLK_DIV_1/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.192/*         0.052/*         FIFO/DUT2/\WR_PTR_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.192/*         0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.192/*         0.052/*         Reg_file/\RD_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.193/*         0.066/*         Reg_file/\REG_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.194/*         0.052/*         CLK_DIV_1/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.194/*         0.052/*         CLK_DIV_1/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.194/*         0.052/*         CLK_DIV_2/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.195/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.195/*         0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.197/*         0.052/*         CLK_DIV_1/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.197/*         0.052/*         CLK_DIV_2/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.197/*         0.062/*         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.198/*         0.053/*         CLK_DIV_1/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.051    0.200/*         0.049/*         UART_TX/DUT0/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.201/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.201/*         0.065/*         Reg_file/\REG_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.201/*         0.053/*         CLK_DIV_2/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.202/*         0.053/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.202/*         0.053/*         UART_RX/DUT6/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.203/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.203/*         0.052/*         DATA_SYNC/\SYNC_BUS_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.204/*         0.061/*         UART_TX/DUT1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.204/*         0.052/*         CLK_DIV_1/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.204/*         0.052/*         Reg_file/\REG_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.205/*         0.052/*         UART_RX/DUT6/\p_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.205         */0.088         UART_TX/DUT1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.205/*         0.052/*         CLK_DIV_2/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.206/*         0.052/*         CLK_DIV_1/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.206/*         0.052/*         CLK_DIV_2/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.206/*         0.065/*         UART_RX/DUT1/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.207/*         0.052/*         UART_RX/DUT1/\bit_count_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.151    0.207/*         -0.051/*        Reg_file/\REG_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.208/*         0.053/*         CLK_DIV_1/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.011    */0.208         */0.089         UART_RX/DUT6/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.013    */0.209         */0.087         UART_TX/DUT0/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.033    0.209/*         0.067/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.210/*         0.062/*         UART_RX/DUT1/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.032    0.211/*         0.068/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.211/*         0.052/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.011    */0.213         */0.089         UART_TX/DUT0/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.214/*         0.052/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.215/*         0.061/*         CLK_DIV_2/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.216/*         0.061/*         CLK_DIV_1/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    0.216/*         0.060/*         UART_RX/DUT0/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.015   */0.217         */0.115         UART_RX/DUT1/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.218/*         0.053/*         UART_TX/DUT1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.219/*         0.053/*         UART_TX/DUT0/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.220/*         0.064/*         Reg_file/\REG_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.035    0.220/*         0.065/*         Reg_file/\REG_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.222/*         0.052/*         UART_RX/DUT1/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.223/*         0.064/*         Reg_file/\REG_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.225/*         0.064/*         DATA_SYNC/PULSE_GEN_OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.225/*         0.064/*         Reg_file/\REG_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.225/*         0.064/*         Reg_file/\REG_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.226/*         0.052/*         UART_RX/DUT1/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.226/*         0.064/*         Reg_file/\REG_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.227/*         0.052/*         UART_RX/DUT1/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.227/*         0.062/*         UART_TX/DUT1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.229/*         0.063/*         SYS_CTRL/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.230/*         0.052/*         Reg_file/\REG_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.230/*         0.063/*         UART_RX/DUT0/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.013    */0.230         */0.087         UART_RX/DUT0/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.231/*         0.052/*         Reg_file/\REG_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.231/*         0.052/*         Reg_file/\REG_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.050    0.231/*         0.050/*         Reg_file/\REG_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.231/*         0.052/*         Reg_file/\REG_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.233/*         0.063/*         UART_RX/DUT1/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.234/*         0.063/*         UART_RX/DUT6/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.235/*         0.064/*         UART_TX/DUT0/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.046    0.235/*         0.054/*         UART_TX/DUT0/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.235/*         0.052/*         UART_RX/DUT6/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.236/*         0.052/*         Reg_file/\REG_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.236/*         0.052/*         Reg_file/\REG_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.237/*         0.053/*         UART_RX/DUT1/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.238/*         0.063/*         UART_RX/DUT6/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.240/*         0.051/*         UART_RX/DUT3/par_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.240/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.241/*         0.052/*         Reg_file/\REG_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.241/*         0.063/*         Reg_file/\REG_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.241/*         0.052/*         FIFO/DUT2/\WR_ADDR_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.241/*         0.061/*         UART_RX/DUT1/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.242/*         0.063/*         Reg_file/\REG_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.037    0.242/*         0.063/*         Reg_file/\REG_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.250/*         0.052/*         UART_RX/DUT1/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.251/*         0.064/*         UART_TX/DUT0/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.251/*         0.052/*         Reg_file/\REG_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.252/*         0.052/*         UART_RX/DUT6/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.252/*         0.062/*         Reg_file/\REG_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.253/*         0.062/*         Reg_file/\REG_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.053    0.254/*         0.047/*         Reg_file/\REG_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.254/*         0.052/*         UART_RX/DUT1/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.256/*         0.062/*         UART_RX/DUT4/str_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.262/*         0.053/*         SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    0.263/*         0.062/*         Reg_file/\REG_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.267/*         0.061/*         Reg_file/\REG_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.268/*         0.052/*         Reg_file/\REG_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.268/*         0.061/*         Reg_file/\REG_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.269/*         0.061/*         Reg_file/\REG_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.269/*         0.052/*         Reg_file/\REG_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.036    0.271/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.271/*         0.061/*         Reg_file/\REG_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.272/*         0.061/*         Reg_file/\REG_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.272/*         0.052/*         Reg_file/\REG_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.273/*         0.052/*         Reg_file/\REG_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.273/*         0.053/*         Reg_file/\REG_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.274/*         0.061/*         Reg_file/\REG_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.274/*         0.052/*         Reg_file/\REG_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.275/*         0.061/*         Reg_file/\REG_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    0.275/*         0.061/*         Reg_file/\REG_reg[0][6] /SI    1
@(R)->SCAN_CLK(R)	0.036    0.285/*         0.064/*         CLK_DIV_2/\counter_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.012    */0.286         */0.088         SYS_CTRL/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.036    0.287/*         0.064/*         CLK_DIV_2/flag_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.010    */0.288         */0.090         UART_RX/DUT5/stp_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.289/*         0.052/*         Reg_file/\REG_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	0.036    0.290/*         0.064/*         CLK_DIV_2/div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.291/*         0.052/*         Reg_file/\REG_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.292/*         0.052/*         FIFO/DUT3/\RD_ADDR_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.292/*         0.053/*         Reg_file/\REG_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.293/*         0.053/*         Reg_file/\REG_reg[2][4] /D    1
@(R)->SCAN_CLK(R)	0.036    0.296/*         0.064/*         CLK_DIV_2/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.297/*         0.064/*         CLK_DIV_2/\counter_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.299/*         0.052/*         Reg_file/\REG_reg[0][0] /D    1
@(R)->SCAN_CLK(R)	0.036    0.300/*         0.064/*         CLK_DIV_2/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.300/*         0.064/*         CLK_DIV_2/\counter_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.300/*         0.052/*         Reg_file/\REG_reg[2][5] /D    1
@(R)->SCAN_CLK(R)	0.036    0.300/*         0.064/*         CLK_DIV_2/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.300/*         0.064/*         CLK_DIV_2/\counter_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.301/*         0.052/*         Reg_file/\REG_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.034    0.301/*         0.066/*         SYS_CTRL/\current_state_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.036    0.304/*         0.064/*         DATA_SYNC/PULSE_GEN_OUT_reg/RN    1
@(R)->SCAN_CLK(R)	0.036    0.304/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.304/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.304/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.304/*         0.063/*         CLK_DIV_2/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.305/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.305/*         0.064/*         DATA_SYNC/EN_PULSE_reg/RN    1
@(R)->SCAN_CLK(R)	0.036    0.305/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.305/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.306/*         0.064/*         SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.306/*         0.064/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.306/*         0.064/*         SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.306/*         0.064/*         SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.306/*         0.064/*         FIFO/DUT2/\WR_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.307/*         0.064/*         FIFO/DUT2/\WR_ADDR_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.009    */0.307         */0.091         SYS_CTRL/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.036    0.307/*         0.064/*         FIFO/DUT2/\WR_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.307/*         0.064/*         DATA_SYNC/SYNC_BUS_EN_reg/RN    1
@(R)->SCAN_CLK(R)	0.036    0.308/*         0.064/*         FIFO/DUT2/\WR_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.308/*         0.064/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.308/*         0.064/*         DATA_SYNC/\stages_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.308/*         0.064/*         DATA_SYNC/\stages_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.308/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.308/*         0.064/*         DATA_SYNC/\SYNC_BUS_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.309/*         0.064/*         FIFO/DUT2/\WR_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.309/*         0.063/*         FIFO/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.311/*         0.064/*         Reg_file/RD_DATA_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.036    0.311/*         0.064/*         FIFO/DUT2/\WR_ADDR_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.311/*         0.052/*         Reg_file/\REG_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.036    0.312/*         0.064/*         FIFO/DUT2/\WR_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT1/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT1/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT1/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT2/\WR_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT1/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT1/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT2/\WR_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT2/\WR_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT1/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT1/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.313/*         0.064/*         FIFO/DUT1/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.314/*         0.064/*         Reg_file/\RD_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.314/*         0.064/*         Reg_file/\RD_DATA_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.314/*         0.052/*         Reg_file/\REG_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.314/*         0.052/*         Reg_file/\REG_reg[2][6] /D    1
@(R)->SCAN_CLK(R)	0.028    0.315/*         0.072/*         SYS_CTRL/\ADDRESS_REG_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.001   */0.315         */0.101         UART_RX/DUT0/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.036    0.316/*         0.064/*         Reg_file/\RD_DATA_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.316/*         0.052/*         Reg_file/\REG_reg[0][7] /D    1
@(R)->SCAN_CLK(R)	0.028    0.316/*         0.072/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.028    0.316/*         0.072/*         SYS_CTRL/\ADDRESS_REG_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.316/*         0.052/*         Reg_file/\REG_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.036    0.317/*         0.064/*         Reg_file/\RD_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.317/*         0.064/*         Reg_file/\RD_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.317/*         0.064/*         Reg_file/\RD_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.049    0.317/*         0.051/*         SYS_CTRL/\current_state_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.037    0.317/*         0.063/*         FIFO/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.317/*         0.063/*         FIFO/DUT3/\RD_PTR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.317/*         0.063/*         FIFO/DUT0/\SYNC_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.318/*         0.063/*         FIFO/DUT0/\SYNC_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.318/*         0.063/*         FIFO/DUT0/\SYNC_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.318/*         0.063/*         FIFO/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.318/*         0.063/*         FIFO/DUT0/\SYNC_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.028    0.319/*         0.072/*         SYS_CTRL/\ADDRESS_REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.319/*         0.064/*         Reg_file/\RD_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.319/*         0.063/*         FIFO/DUT3/\RD_ADDR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.319/*         0.063/*         FIFO/DUT3/\RD_ADDR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.319/*         0.063/*         FIFO/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.028    0.319/*         0.072/*         SYS_CTRL/\ADDRESS_REG_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.010    */0.319         */0.090         DATA_SYNC/\stages_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.036    0.319/*         0.064/*         Reg_file/\RD_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.320/*         0.063/*         FIFO/DUT3/\RD_PTR_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.320/*         0.064/*         Reg_file/\REG_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.321/*         0.063/*         FIFO/DUT3/\RD_PTR_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.321/*         0.063/*         FIFO/DUT3/\RD_PTR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.321/*         0.064/*         Reg_file/\REG_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.321/*         0.064/*         Reg_file/\REG_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.321/*         0.063/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.321/*         0.063/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.321/*         0.063/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.321/*         0.053/*         Reg_file/\REG_reg[0][4] /D    1
@(R)->SCAN_CLK(R)	0.037    0.322/*         0.063/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.322/*         0.063/*         FIFO/DUT3/\RD_ADDR_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.322/*         0.064/*         Reg_file/\REG_reg[3][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.044    0.322/*         0.056/*         UART_RX/DUT3/par_bit_reg/D    1
@(R)->SCAN_CLK(R)	0.036    0.322/*         0.064/*         Reg_file/\REG_reg[15][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.322/*         0.053/*         Reg_file/\REG_reg[0][6] /D    1
@(R)->SCAN_CLK(R)	0.036    0.322/*         0.064/*         Reg_file/\REG_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.322/*         0.064/*         Reg_file/\REG_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.323/*         0.064/*         Reg_file/\REG_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.323/*         0.064/*         Reg_file/\REG_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.036    0.323/*         0.064/*         Reg_file/\REG_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.324/*         0.063/*         PULSE_GEN/FLOP_OUT_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.324/*         0.052/*         Reg_file/\REG_reg[0][5] /D    1
@(R)->SCAN_CLK(R)	0.028    0.325/*         0.072/*         SYS_CTRL/\ALU_OUT_REG_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.325/*         0.052/*         Reg_file/\REG_reg[2][7] /D    1
@(R)->SCAN_CLK(R)	0.029    0.329/*         0.071/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.029    0.329/*         0.071/*         FIFO/DUT3/\RD_ADDR_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.331/*         0.063/*         PULSE_GEN/FLOP_IN_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.047    0.331/*         0.053/*         Reg_file/\REG_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.037    0.333/*         0.063/*         UART_RX/DUT6/\p_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.333/*         0.063/*         UART_RX/DUT6/\p_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.336/*         0.063/*         UART_RX/DUT6/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.336/*         0.063/*         UART_RX/DUT6/\p_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.336/*         0.063/*         UART_RX/DUT6/\p_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.336/*         0.063/*         UART_RX/DUT6/\p_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.337/*         0.063/*         UART_RX/DUT6/\p_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.337/*         0.063/*         UART_RX/DUT6/\p_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.344/*         0.063/*         UART_RX/DUT3/par_bit_reg/RN    1
@(R)->SCAN_CLK(R)	0.037    0.345/*         0.063/*         UART_RX/DUT2/sample_3_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.048    0.345/*         0.052/*         Reg_file/\REG_reg[2][2] /D    1
@(R)->SCAN_CLK(R)	0.037    0.347/*         0.063/*         UART_RX/DUT2/sample_2_reg/RN    1
@(R)->SCAN_CLK(R)	0.029    0.348/*         0.071/*         UART_RX/DUT6/\p_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.348/*         0.063/*         UART_RX/DUT2/sample_1_reg/RN    1
@(R)->SCAN_CLK(R)	0.037    0.349/*         0.063/*         UART_RX/DUT0/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.351/*         0.063/*         UART_RX/DUT1/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.353/*         0.063/*         UART_RX/DUT1/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.353/*         0.063/*         UART_RX/DUT1/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.354/*         0.063/*         UART_RX/DUT1/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.355/*         0.063/*         UART_RX/DUT1/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.356/*         0.063/*         UART_RX/DUT1/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.357/*         0.063/*         CLK_DIV_1/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.357/*         0.063/*         CLK_DIV_1/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.357/*         0.063/*         CLK_DIV_1/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.357/*         0.063/*         CLK_DIV_1/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.358/*         0.063/*         CLK_DIV_1/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.358/*         0.063/*         CLK_DIV_1/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.358/*         0.063/*         CLK_DIV_1/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.037    0.359/*         0.063/*         CLK_DIV_1/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.037    0.359/*         0.063/*         CLK_DIV_1/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.037    0.359/*         0.063/*         CLK_DIV_1/\counter_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.050   */0.370         */0.150         UART_RX/DUT6/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.003   */0.379         */0.103         FIFO/DUT4/\MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.064   */0.386         */0.164         FIFO/DUT3/\RD_ADDR_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.045   */0.544         */0.145         PULSE_GEN/FLOP_IN_reg/D    1
@(R)->SCAN_CLK(R)	0.153    0.596/*         -0.053/*        UART_TX/DUT3/TX_OUT_reg/SN    1
@(R)->SCAN_CLK(R)	0.153    0.600/*         -0.053/*        UART_TX/DUT0/\counter_reg[3] /SN    1
@(R)->SCAN_CLK(R)	0.038    0.696/*         0.062/*         UART_TX/DUT1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.696/*         0.062/*         UART_RX/DUT1/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.697/*         0.062/*         UART_RX/DUT1/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.697/*         0.062/*         UART_RX/DUT1/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.697/*         0.062/*         UART_TX/DUT1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.697/*         0.062/*         UART_TX/DUT1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.698/*         0.062/*         UART_RX/DUT0/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.699/*         0.062/*         UART_TX/DUT2/PAR_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	0.038    0.701/*         0.062/*         UART_RX/DUT4/str_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.038    0.704/*         0.062/*         UART_RX/DUT5/stp_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.031    0.704/*         0.069/*         UART_RX/DUT0/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.706/*         0.062/*         UART_RX/DUT3/par_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.038    0.706/*         0.062/*         UART_RX/DUT6/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.707/*         0.062/*         UART_RX/DUT6/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.708/*         0.062/*         UART_RX/DUT6/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.709/*         0.062/*         UART_TX/DUT2/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.710/*         0.062/*         UART_TX/DUT2/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.711/*         0.062/*         UART_TX/DUT2/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.711/*         0.062/*         UART_TX/DUT2/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.711/*         0.062/*         UART_TX/DUT2/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.712/*         0.061/*         Reg_file/\REG_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.712/*         0.062/*         UART_TX/DUT2/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.713/*         0.062/*         UART_TX/DUT0/\REG_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.713/*         0.062/*         UART_TX/DUT0/\REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.714/*         0.062/*         UART_TX/DUT2/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.714/*         0.062/*         UART_TX/DUT2/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.714/*         0.062/*         UART_TX/DUT0/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.714/*         0.062/*         UART_TX/DUT0/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.038    0.714/*         0.062/*         UART_TX/DUT0/SER_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	0.038    0.714/*         0.062/*         UART_TX/DUT0/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.718/*         0.061/*         Reg_file/\REG_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.718/*         0.061/*         Reg_file/\REG_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.039    0.721/*         0.061/*         Reg_file/\REG_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.031    0.721/*         0.069/*         UART_TX/DUT0/\REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.031    0.721/*         0.069/*         UART_TX/DUT0/\REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.031    0.721/*         0.069/*         UART_TX/DUT0/\REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.031    0.722/*         0.069/*         UART_TX/DUT0/\REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.031    0.722/*         0.069/*         UART_TX/DUT0/\REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.031    0.722/*         0.069/*         UART_TX/DUT0/\REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.726/*         0.060/*         Reg_file/\REG_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.729/*         0.060/*         Reg_file/\REG_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.729/*         0.060/*         Reg_file/\REG_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.731/*         0.060/*         Reg_file/\REG_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.735/*         0.060/*         Reg_file/\REG_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.735/*         0.060/*         Reg_file/\REG_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.736/*         0.060/*         Reg_file/\REG_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.736/*         0.060/*         Reg_file/\REG_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.736/*         0.060/*         Reg_file/\REG_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.736/*         0.060/*         Reg_file/\REG_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.736/*         0.060/*         Reg_file/\REG_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.737/*         0.060/*         Reg_file/\REG_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.737/*         0.060/*         Reg_file/\REG_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.739/*         0.060/*         Reg_file/\REG_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.739/*         0.060/*         Reg_file/\REG_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.740/*         0.060/*         Reg_file/\REG_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.741/*         0.060/*         Reg_file/\REG_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.040    0.743/*         0.060/*         Reg_file/\REG_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.747/*         0.060/*         Reg_file/\REG_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.747/*         0.060/*         Reg_file/\REG_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.747/*         0.060/*         Reg_file/\REG_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.748/*         0.060/*         Reg_file/\REG_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.748/*         0.060/*         Reg_file/\REG_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.748/*         0.060/*         Reg_file/\REG_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.748/*         0.060/*         Reg_file/\REG_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.748/*         0.060/*         Reg_file/\REG_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.748/*         0.060/*         Reg_file/\REG_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.749/*         0.060/*         Reg_file/\REG_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.750/*         0.060/*         Reg_file/\REG_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.751/*         0.059/*         Reg_file/\REG_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.754/*         0.059/*         Reg_file/\REG_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.757/*         0.059/*         Reg_file/\REG_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.757/*         0.059/*         Reg_file/\REG_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.757/*         0.059/*         Reg_file/\REG_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.758/*         0.059/*         Reg_file/\REG_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.759/*         0.059/*         Reg_file/\REG_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.759/*         0.059/*         Reg_file/\REG_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.760/*         0.059/*         Reg_file/\REG_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.760/*         0.059/*         Reg_file/\REG_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.761/*         0.059/*         Reg_file/\REG_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.762/*         0.059/*         Reg_file/\REG_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.041    0.763/*         0.059/*         Reg_file/\REG_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.150    0.920/*         -0.050/*        Reg_file/\REG_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	0.150    0.925/*         -0.050/*        Reg_file/\REG_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.036    1.025/*         0.064/*         Reg_file/\REG_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.036    1.025/*         0.064/*         Reg_file/\REG_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.036    1.030/*         0.064/*         Reg_file/\REG_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.036    1.040/*         0.064/*         Reg_file/\REG_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.036    1.044/*         0.064/*         Reg_file/\REG_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.036    1.047/*         0.064/*         Reg_file/\REG_reg[2][5] /RN    1
@(R)->ALU_CLK(R)	0.036    1.047/*         0.064/*         ALU/\ALU_OUT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.036    1.047/*         0.064/*         Reg_file/\REG_reg[2][4] /RN    1
@(R)->ALU_CLK(R)	0.036    1.048/*         0.064/*         ALU/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	0.036    1.048/*         0.064/*         ALU/\ALU_OUT_reg[2] /RN    1
@(R)->ALU_CLK(R)	0.036    1.049/*         0.064/*         ALU/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	0.036    1.049/*         0.064/*         ALU/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	0.036    1.049/*         0.064/*         ALU/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	0.036    1.049/*         0.064/*         ALU/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	0.036    1.049/*         0.064/*         ALU/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	0.036    1.049/*         0.064/*         ALU/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	0.036    1.049/*         0.064/*         ALU/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	0.036    1.052/*         0.064/*         ALU/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	0.036    1.053/*         0.064/*         ALU/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	0.036    1.053/*         0.064/*         ALU/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	0.036    1.054/*         0.064/*         ALU/\ALU_OUT_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.037    1.054/*         0.063/*         SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->ALU_CLK(R)	0.037    1.054/*         0.063/*         ALU/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	0.037    1.054/*         0.063/*         ALU/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	0.037    1.054/*         0.063/*         ALU/\ALU_OUT_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.056/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.056/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.056/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.057/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.058/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.059/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.060/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.060/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.060/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.061/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.061/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.061/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.061/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.061/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.029    1.062/*         0.071/*         SYS_CTRL/\ALU_OUT_REG_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.107/*         0.061/*         Reg_file/\REG_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.108/*         0.061/*         Reg_file/\REG_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.114/*         0.061/*         Reg_file/\REG_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.117/*         0.061/*         Reg_file/\REG_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.119/*         0.061/*         Reg_file/\REG_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.119/*         0.061/*         Reg_file/\REG_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.119/*         0.061/*         Reg_file/\REG_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.122/*         0.061/*         Reg_file/\REG_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.123/*         0.061/*         Reg_file/\REG_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.126/*         0.061/*         Reg_file/\REG_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.126/*         0.061/*         Reg_file/\REG_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.127/*         0.061/*         Reg_file/\REG_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.127/*         0.061/*         Reg_file/\REG_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.127/*         0.061/*         Reg_file/\REG_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.127/*         0.061/*         Reg_file/\REG_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.128/*         0.061/*         Reg_file/\REG_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.128/*         0.061/*         Reg_file/\REG_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.128/*         0.061/*         Reg_file/\REG_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.128/*         0.061/*         Reg_file/\REG_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.129/*         0.061/*         Reg_file/\REG_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.130/*         0.061/*         Reg_file/\REG_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.130/*         0.061/*         Reg_file/\REG_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.130/*         0.061/*         Reg_file/\REG_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.131/*         0.061/*         Reg_file/\REG_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.131/*         0.061/*         Reg_file/\REG_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.131/*         0.061/*         Reg_file/\REG_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.131/*         0.061/*         Reg_file/\REG_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.039    1.131/*         0.061/*         Reg_file/\REG_reg[4][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    19.979/*        0.060/*         Reg_file/\REG_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    20.009/*        0.062/*         Reg_file/\REG_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.019/*        0.061/*         FIFO/DUT4/\MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.191        */20.000        SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.197        */20.000        SO[3]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.222        */20.000        SO[2]    1
SCAN_CLK(R)->SCAN_CLK(R)	-19.900  */20.232        */20.000        SO[0]    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.480        */0.124         Reg_file/\REG_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.480        */0.124         Reg_file/\REG_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.480        */0.124         Reg_file/\REG_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.481        */0.124         Reg_file/\REG_reg[15][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.481        */0.124         Reg_file/\REG_reg[14][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.481        */0.124         Reg_file/\REG_reg[15][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.481        */0.124         Reg_file/\REG_reg[14][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.027   */20.484        */0.127         Reg_file/\REG_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.023   */20.486        */0.123         RST_SYNC_2/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.487        */0.124         CLK_DIV_2/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.487        */0.124         RST_SYNC_2/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.487        */0.124         CLK_DIV_2/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.028   */20.487        */0.128         Reg_file/\REG_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.487/*        0.060/*         FIFO/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.491/*        0.070/*         FIFO/DUT2/\WR_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.491        */0.125         RST_SYNC_1/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.491        */0.125         DATA_SYNC/EN_PULSE_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.491/*        0.060/*         FIFO/DUT2/\WR_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.491        */0.125         DATA_SYNC/PULSE_GEN_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.024   */20.491        */0.124         RST_SYNC_1/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.492        */0.125         RST_SYNC_2/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.492        */0.125         DATA_SYNC/\SYNC_BUS_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.492        */0.125         RST_SYNC_1/SYNC_RST_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.492        */0.125         FIFO/DUT2/\WR_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.493        */0.125         CLK_DIV_2/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.493/*        0.060/*         FIFO/DUT1/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.493/*        0.060/*         FIFO/DUT1/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.493        */0.125         FIFO/DUT2/\WR_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.493        */0.136         SYS_CTRL/\ADDRESS_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.494        */0.125         CLK_DIV_2/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.494        */0.125         CLK_DIV_2/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.494        */0.125         DATA_SYNC/\SYNC_BUS_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.494        */0.125         DATA_SYNC/\SYNC_BUS_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.494        */0.125         DATA_SYNC/\SYNC_BUS_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         CLK_DIV_2/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.495/*        0.060/*         SYS_CTRL/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.030   */20.495        */0.130         Reg_file/\REG_reg[12][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         CLK_DIV_2/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         CLK_DIV_2/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         FIFO/DUT2/\WR_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         FIFO/DUT2/\WR_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         FIFO/DUT2/\WR_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         CLK_DIV_2/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         CLK_DIV_2/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.495        */0.125         UART_RX/DUT6/\p_data_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.496/*        0.060/*         FIFO/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.496/*        0.060/*         FIFO/DUT0/\SYNC_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.496        */0.136         SYS_CTRL/\ADDRESS_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.496/*        0.060/*         SYS_CTRL/\current_state_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.496/*        0.060/*         FIFO/DUT1/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.496/*        0.060/*         FIFO/DUT1/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.496/*        0.060/*         FIFO/DUT1/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.496/*        0.060/*         FIFO/DUT1/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.031   */20.497        */0.131         Reg_file/\REG_reg[15][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.497/*        0.060/*         CLK_DIV_1/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.497/*        0.060/*         CLK_DIV_1/flag_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.497        */0.125         SYS_CTRL/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.498/*        0.060/*         CLK_DIV_1/div_clk_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.498/*        0.060/*         CLK_DIV_1/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.498/*        0.060/*         CLK_DIV_1/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.498/*        0.060/*         CLK_DIV_1/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.498/*        0.060/*         CLK_DIV_1/\counter_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.498/*        0.060/*         CLK_DIV_1/\counter_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.499/*        0.060/*         FIFO/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.499        */0.136         SYS_CTRL/\ADDRESS_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.499/*        0.060/*         FIFO/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.500/*        0.060/*         UART_RX/DUT6/\p_data_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.044   */20.500        */0.144         Reg_file/\REG_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.501        */0.132         Reg_file/\REG_reg[12][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.501        */0.132         Reg_file/\REG_reg[13][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.501        */0.125         SYS_CTRL/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.501/*        0.070/*         SYS_CTRL/\ALU_OUT_REG_reg[15] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.501/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.501        */0.132         Reg_file/\REG_reg[12][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.501        */0.132         Reg_file/\REG_reg[13][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[13][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[12][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[13][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[13][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[15][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[12][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[14][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[15][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[15][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[12][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[14][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.502        */0.132         Reg_file/\REG_reg[13][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.503/*        0.060/*         PULSE_GEN/FLOP_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.503        */0.125         Reg_file/\RD_DATA_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.503/*        0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.025   */20.503        */0.125         Reg_file/\RD_DATA_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.032   */20.503        */0.132         Reg_file/\REG_reg[13][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.503/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.503/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.503/*        0.060/*         DATA_SYNC/SYNC_BUS_EN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.503/*        0.060/*         FIFO/DUT2/\WR_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.503/*        0.060/*         FIFO/DUT2/\WR_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.504/*        0.061/*         FIFO/DUT4/\MEM_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.505        */0.133         Reg_file/\REG_reg[15][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.505        */0.133         Reg_file/\REG_reg[14][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.506/*        0.060/*         UART_RX/DUT6/\p_data_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.507/*        0.060/*         UART_RX/DUT2/sample_3_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.507/*        0.060/*         UART_RX/DUT3/par_bit_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.507        */0.133         Reg_file/\REG_reg[12][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.507/*        0.060/*         UART_RX/DUT2/sample_2_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.507/*        0.060/*         UART_RX/DUT0/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.507        */0.133         Reg_file/\REG_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.507        */0.133         Reg_file/\REG_reg[14][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.507/*        0.060/*         UART_RX/DUT6/\p_data_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.507/*        0.060/*         UART_RX/DUT6/\p_data_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.507        */0.133         Reg_file/\REG_reg[12][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.508/*        0.061/*         FIFO/DUT4/\MEM_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.508        */0.133         Reg_file/\REG_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.508        */0.133         Reg_file/\REG_reg[15][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.508        */0.133         Reg_file/\REG_reg[13][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.509/*        0.060/*         UART_RX/DUT6/\p_data_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/\REG_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/\RD_DATA_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/\REG_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/\RD_DATA_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.509/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/RD_DATA_VALID_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/\RD_DATA_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.509/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.509/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.509/*        0.060/*         DATA_SYNC/\SYNC_BUS_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/\RD_DATA_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.509/*        0.060/*         DATA_SYNC/\stages_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.509/*        0.061/*         FIFO/DUT4/\MEM_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/\RD_DATA_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.033   */20.509        */0.133         Reg_file/\RD_DATA_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.510/*        0.060/*         UART_RX/DUT6/\p_data_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.511/*        0.061/*         FIFO/DUT4/\MEM_reg[3][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.034   */20.511        */0.134         Reg_file/\REG_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.034   */20.511        */0.134         Reg_file/\REG_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.512/*        0.060/*         FIFO/DUT0/\SYNC_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.034   */20.513        */0.134         Reg_file/\REG_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.513/*        0.060/*         FIFO/DUT0/\SYNC_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.513        */0.136         SYS_CTRL/\ALU_OUT_REG_reg[14] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.513        */0.136         SYS_CTRL/\ALU_OUT_REG_reg[12] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.513        */0.136         SYS_CTRL/\ALU_OUT_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.514/*        0.060/*         UART_RX/DUT6/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.514        */0.136         SYS_CTRL/\ALU_OUT_REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.515        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[11] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.515/*        0.060/*         FIFO/DUT0/\SYNC_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.516        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.034   */20.516        */0.134         Reg_file/\REG_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.516/*        0.060/*         DATA_SYNC/\stages_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.516        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.034   */20.516        */0.134         Reg_file/\REG_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.516        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[10] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.516        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.516/*        0.061/*         FIFO/DUT4/\MEM_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.516        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.516        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[8] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.036   */20.516        */0.137         SYS_CTRL/\ALU_OUT_REG_reg[13] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.517/*        0.060/*         PULSE_GEN/FLOP_IN_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.517/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.517/*        0.070/*         UART_RX/DUT6/\p_data_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.519/*        0.061/*         FIFO/DUT4/\MEM_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.519/*        0.060/*         UART_RX/DUT6/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.520/*        0.061/*         FIFO/DUT4/\MEM_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.520/*        0.061/*         FIFO/DUT4/\MEM_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.520/*        0.061/*         FIFO/DUT4/\MEM_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.045   */20.521        */0.145         SYS_CTRL/\ADDRESS_REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.521/*        0.061/*         FIFO/DUT4/\MEM_reg[3][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.521/*        0.061/*         FIFO/DUT4/\MEM_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.054    20.521/*        0.046/*         UART_TX/DUT0/\counter_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.522/*        0.061/*         FIFO/DUT4/\MEM_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.522/*        0.061/*         FIFO/DUT4/\MEM_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.523/*        0.061/*         FIFO/DUT4/\MEM_reg[2][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.523/*        0.061/*         FIFO/DUT4/\MEM_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.524/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.524/*        0.060/*         FIFO/DUT3/\RD_ADDR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.525/*        0.061/*         FIFO/DUT4/\MEM_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT1/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT3/\RD_PTR_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.525/*        0.060/*         FIFO/DUT1/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.527/*        0.061/*         FIFO/DUT4/\MEM_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.527/*        0.061/*         FIFO/DUT4/\MEM_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.046   */20.527        */0.146         SYS_CTRL/\ALU_OUT_REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.046   */20.527        */0.146         SYS_CTRL/\ALU_OUT_REG_reg[9] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.046   */20.528        */0.146         SYS_CTRL/\ALU_OUT_REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.528/*        0.061/*         FIFO/DUT4/\MEM_reg[3][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.528/*        0.061/*         FIFO/DUT4/\MEM_reg[3][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.528/*        0.060/*         FIFO/DUT3/\RD_PTR_binary_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.528/*        0.061/*         FIFO/DUT4/\MEM_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.529/*        0.061/*         FIFO/DUT4/\MEM_reg[3][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.529/*        0.061/*         FIFO/DUT4/\MEM_reg[2][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.529/*        0.061/*         FIFO/DUT4/\MEM_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.529/*        0.061/*         FIFO/DUT4/\MEM_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.529/*        0.061/*         FIFO/DUT4/\MEM_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.529/*        0.061/*         FIFO/DUT4/\MEM_reg[2][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.529/*        0.061/*         FIFO/DUT4/\MEM_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.529/*        0.061/*         FIFO/DUT4/\MEM_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.053   */20.529        */0.153         Reg_file/\REG_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.530/*        0.061/*         FIFO/DUT4/\MEM_reg[3][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.530/*        0.061/*         FIFO/DUT4/\MEM_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.530/*        0.061/*         FIFO/DUT4/\MEM_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.530/*        0.061/*         FIFO/DUT4/\MEM_reg[6][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	-0.053   */20.530        */0.153         Reg_file/\REG_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.530/*        0.061/*         FIFO/DUT4/\MEM_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.531/*        0.061/*         FIFO/DUT4/\MEM_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.531/*        0.061/*         FIFO/DUT4/\MEM_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.531/*        0.061/*         FIFO/DUT4/\MEM_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.531/*        0.061/*         FIFO/DUT4/\MEM_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.531/*        0.061/*         FIFO/DUT4/\MEM_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.531/*        0.061/*         FIFO/DUT4/\MEM_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.531/*        0.061/*         FIFO/DUT4/\MEM_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.531/*        0.061/*         FIFO/DUT4/\MEM_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[2][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[2][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    20.532/*        0.060/*         UART_TX/DUT2/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    20.532/*        0.060/*         UART_TX/DUT2/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[3][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[4][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[3][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.532/*        0.061/*         FIFO/DUT4/\MEM_reg[2][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[2][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.533/*        0.061/*         FIFO/DUT4/\MEM_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    20.533/*        0.060/*         UART_TX/DUT2/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    20.534/*        0.060/*         UART_TX/DUT0/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    20.534/*        0.060/*         UART_TX/DUT0/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    20.535/*        0.060/*         UART_TX/DUT0/\counter_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    20.535/*        0.060/*         UART_TX/DUT0/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.041    20.535/*        0.060/*         UART_TX/DUT1/\current_state_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.535/*        0.070/*         FIFO/DUT3/\RD_ADDR_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.536/*        0.070/*         FIFO/DUT3/\RD_PTR_binary_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.544/*        0.070/*         UART_TX/DUT0/\REG_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.544/*        0.070/*         UART_TX/DUT0/\REG_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.545/*        0.070/*         UART_TX/DUT0/\REG_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.545/*        0.070/*         UART_TX/DUT0/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.653        */0.100         Reg_file/\REG_reg[10][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.654        */0.100         Reg_file/\REG_reg[9][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.657        */0.100         Reg_file/\REG_reg[11][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.658        */0.100         Reg_file/\REG_reg[9][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.658        */0.100         Reg_file/\REG_reg[2][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.659        */0.100         Reg_file/\REG_reg[1][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[10][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[1][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[1][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[1][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[1][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[1][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[1][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[1][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[10][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[11][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[0][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[0][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.660        */0.100         Reg_file/\REG_reg[10][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.661        */0.100         Reg_file/\REG_reg[8][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.661        */0.100         Reg_file/\REG_reg[9][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.662        */0.100         Reg_file/\REG_reg[11][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.662        */0.100         Reg_file/\REG_reg[8][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.662        */0.100         Reg_file/\REG_reg[5][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.663        */0.100         Reg_file/\REG_reg[6][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.663        */0.100         Reg_file/\REG_reg[4][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.664        */0.100         Reg_file/\REG_reg[7][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.664        */0.100         Reg_file/\REG_reg[7][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.664        */0.100         Reg_file/\REG_reg[6][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.665        */0.100         Reg_file/\REG_reg[5][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.665        */0.100         Reg_file/\REG_reg[5][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.666        */0.100         Reg_file/\REG_reg[6][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.666        */0.100         Reg_file/\REG_reg[7][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.666        */0.100         Reg_file/\REG_reg[4][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.666        */0.100         Reg_file/\REG_reg[5][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.666        */0.100         Reg_file/\REG_reg[14][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.666        */0.100         Reg_file/\REG_reg[14][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.666        */0.100         Reg_file/\REG_reg[4][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.666        */0.100         Reg_file/\REG_reg[7][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.000    */20.667        */0.100         Reg_file/\REG_reg[7][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.000    */20.667        */0.100         Reg_file/\REG_reg[5][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.050    20.734/*        0.050/*         UART_TX/DUT3/TX_OUT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.739/*        0.061/*         UART_RX/DUT6/\counter_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.741/*        0.061/*         UART_RX/DUT6/\counter_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.744/*        0.061/*         UART_TX/DUT2/\REG_reg[7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    20.745/*        0.062/*         FIFO/DUT4/\MEM_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    20.745/*        0.062/*         FIFO/DUT4/\MEM_reg[7][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.747/*        0.061/*         UART_TX/DUT2/\REG_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    20.747/*        0.062/*         FIFO/DUT4/\MEM_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.038    20.747/*        0.062/*         FIFO/DUT4/\MEM_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.749/*        0.061/*         UART_TX/DUT2/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.750/*        0.061/*         UART_TX/DUT0/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.750/*        0.061/*         UART_TX/DUT2/\REG_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.751/*        0.061/*         UART_TX/DUT2/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.040    20.751/*        0.060/*         UART_RX/DUT3/par_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.752/*        0.061/*         UART_RX/DUT5/stp_error_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.753/*        0.061/*         UART_RX/DUT4/str_glitch_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.754/*        0.061/*         UART_TX/DUT2/PAR_BIT_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.754/*        0.061/*         UART_RX/DUT0/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.756/*        0.061/*         UART_TX/DUT1/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.757/*        0.061/*         UART_TX/DUT0/SER_DATA_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.757/*        0.061/*         UART_TX/DUT1/\current_state_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.758/*        0.061/*         UART_RX/DUT1/\bit_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.759/*        0.061/*         UART_RX/DUT1/\bit_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.759/*        0.070/*         UART_TX/DUT0/\REG_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.760/*        0.070/*         UART_TX/DUT0/\REG_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.760/*        0.061/*         UART_RX/DUT1/\bit_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.760/*        0.061/*         UART_RX/DUT1/\edge_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.760/*        0.061/*         UART_RX/DUT1/\bit_count_reg[0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.760/*        0.061/*         UART_RX/DUT1/\edge_count_reg[3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.760/*        0.061/*         UART_RX/DUT1/\edge_count_reg[4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.760/*        0.061/*         UART_RX/DUT1/\edge_count_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.761/*        0.061/*         CLK_DIV_1/\counter_reg[6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.761/*        0.061/*         UART_RX/DUT1/\edge_count_reg[1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.761/*        0.061/*         CLK_DIV_1/\counter_reg[5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.039    20.761/*        0.061/*         UART_RX/DUT2/sample_1_reg/SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.030    20.765/*        0.070/*         UART_RX/DUT0/\current_state_reg[2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.836        */0.097         Reg_file/\REG_reg[10][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.836        */0.097         Reg_file/\REG_reg[11][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.836        */0.097         Reg_file/\REG_reg[8][0] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.837        */0.097         Reg_file/\REG_reg[9][1] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.840        */0.097         Reg_file/\REG_reg[9][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.841        */0.097         Reg_file/\REG_reg[11][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.843        */0.097         Reg_file/\REG_reg[8][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.843        */0.097         Reg_file/\REG_reg[9][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.844        */0.097         Reg_file/\REG_reg[10][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.844        */0.097         Reg_file/\REG_reg[9][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.844        */0.097         Reg_file/\REG_reg[9][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.844        */0.097         Reg_file/\REG_reg[10][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.845        */0.097         Reg_file/\REG_reg[0][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.845        */0.097         Reg_file/\REG_reg[0][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.845        */0.097         Reg_file/\REG_reg[0][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.845        */0.097         Reg_file/\REG_reg[0][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.845        */0.097         Reg_file/\REG_reg[0][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.003    */20.845        */0.097         Reg_file/\REG_reg[0][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.002    */20.846        */0.098         Reg_file/\REG_reg[8][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.002    */20.847        */0.098         Reg_file/\REG_reg[11][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.002    */20.847        */0.098         Reg_file/\REG_reg[8][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.002    */20.848        */0.098         Reg_file/\REG_reg[11][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.002    */20.848        */0.098         Reg_file/\REG_reg[11][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.850        */0.099         Reg_file/\REG_reg[8][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.850        */0.099         Reg_file/\REG_reg[8][2] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.851        */0.099         Reg_file/\REG_reg[10][3] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.851        */0.099         Reg_file/\REG_reg[7][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.851        */0.099         Reg_file/\REG_reg[4][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.851        */0.099         Reg_file/\REG_reg[7][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.851        */0.099         Reg_file/\REG_reg[4][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.852        */0.099         Reg_file/\REG_reg[6][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.852        */0.099         Reg_file/\REG_reg[4][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.852        */0.099         Reg_file/\REG_reg[6][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.853        */0.099         Reg_file/\REG_reg[6][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.853        */0.099         Reg_file/\REG_reg[5][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.853        */0.099         Reg_file/\REG_reg[5][5] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.853        */0.099         Reg_file/\REG_reg[4][4] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.853        */0.099         Reg_file/\REG_reg[6][7] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.853        */0.099         Reg_file/\REG_reg[5][6] /SE    1
SCAN_CLK(R)->SCAN_CLK(R)	0.001    */20.854        */0.100         Reg_file/\REG_reg[7][5] /SE    1
