# 04-run-phase - UVM è¿è¡Œé˜¶æ®µ

## ğŸ“š çŸ¥è¯†ç‚¹

- `run_phase` ä»»åŠ¡å‹é˜¶æ®µ
- `objection` æœºåˆ¶ï¼ˆraise/dropï¼‰
- `phase_started` / `phase_ended` å›è°ƒ
- ä¸»ä»ç›¸ï¼ˆmaster/slave phasesï¼‰
- è¶…æ—¶æ§åˆ¶

## ğŸ“– èƒŒæ™¯çŸ¥è¯†

### ä»€ä¹ˆæ˜¯ run_phaseï¼Ÿ

`run_phase` æ˜¯ UVM ä¸­æœ€é‡è¦çš„é˜¶æ®µä¹‹ä¸€ï¼Œç”¨äºæ‰§è¡ŒéªŒè¯çš„ä¸»è¦ä»»åŠ¡ï¼š

1. **ä»»åŠ¡å‹é˜¶æ®µï¼ˆtask-basedï¼‰**ï¼šä¸åƒå‡½æ•°å‹é˜¶æ®µï¼Œrun_phase æ˜¯ä¸€ä¸ªä»»åŠ¡ï¼Œå¯ä»¥æ¶ˆè€—æ—¶é—´
2. **ä¸»ä»æœºåˆ¶**ï¼šæ‰€æœ‰ç»„ä»¶çš„ `run_phase` ä¼šè‡ªåŠ¨å¹¶è¡Œæ‰§è¡Œ
3. **objection æ§åˆ¶**ï¼šé€šè¿‡ `raise_objection` / `drop_objection` æ§åˆ¶ä½•æ—¶ç»“æŸ

### objection æœºåˆ¶

```systemverilog
// ç»„ä»¶ A raise objection
phase.raise_objection(this);
// ... æ‰§è¡Œä»»åŠ¡ ...
phase.drop_objection(this);
```

- **æ‰€æœ‰ç»„ä»¶çš„ objection éƒ½ drop å**ï¼Œrun_phase æ‰ä¼šç»“æŸ
- **ä»»æ„ç»„ä»¶ raise ä½†æœª drop**ï¼Œä»¿çœŸä¸ä¼šç»“æŸ

## ğŸ“‚ æ–‡ä»¶ç»“æ„

```
04-run-phase/
â”œâ”€â”€ README.md              # æœ¬æ–‡æ¡£
â”œâ”€â”€ Makefile              # ç¼–è¯‘è„šæœ¬
â””â”€â”€ examples/
    â””â”€â”€ 01_phases.sv      # å®Œæ•´ç¤ºä¾‹
```

## ğŸ” ä»£ç å¯¼è¯»

### æ ¸å¿ƒä»£ç è§£æ

#### 1. å®šä¹‰ run_phase

```systemverilog
virtual task run_phase(uvm_phase phase);
    `uvm_info(get_type_name(), "run_phase starting", UVM_LOW)
    
    // å…³é”®ï¼šraise objection é˜²æ­¢æå‰ç»“æŸ
    phase.raise_objection(this);
    
    // æ‰§è¡ŒéªŒè¯ä»»åŠ¡
    #100;
    
    // å®Œæˆä»»åŠ¡å drop objection
    phase.drop_objection(this);
    
    `uvm_info(get_type_name(), "run_phase ended", UVM_LOW)
endtask
```

#### 2. ä¸»ä»ç›¸å¹¶è¡Œ

```
run_phase (å…¨å±€)
â”œâ”€â”€ env.run_phase
â”‚   â”œâ”€â”€ agent.run_phase
â”‚   â”‚   â”œâ”€â”€ driver.run_phase
â”‚   â”‚   â”œâ”€â”€ monitor.run_phase
â”‚   â”‚   â””â”€â”€ sequencer.run_phase
â”‚   â”œâ”€â”€ scoreboard.run_phase
â”‚   â””â”€â”€ coverage.run_phase
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

```bash
# è‡³å°‘å®‰è£…ä¸€ä¸ªä»¿çœŸå™¨
- VCS 2023+
- Xcelium 2023+
- Questa 2023+
```

### è¿è¡Œç¤ºä¾‹

```bash
cd 02-uvm-phases/04-run-phase

# VCS (é»˜è®¤)
make

# Xcelium
make SIM=xrun

# Questa
make SIM=vsim

# æ¸…ç†
make clean
```

## ğŸ’¡ ç¤ºä¾‹è¯´æ˜

### 01_phases.sv

æ¼”ç¤º UVM æ‰€æœ‰é˜¶æ®µï¼ˆbuild/connect/end_of_elaboration/run/report/finalï¼‰çš„æ‰§è¡Œé¡ºåºï¼š

```systemverilog
class my_env extends uvm_env;
    // build_phase
    // connect_phase
    // end_of_elaboration_phase
    // run_phase (åŒ…å« objection)
    // report_phase
    // final_phase
endclass
```

**è¾“å‡ºç¤ºä¾‹ï¼š**

```
[0] my_env new()
[0] my_env build_phase()
[0] my_env connect_phase()
[0] my_env end_of_elaboration_phase()
[0] my_env run_phase() - Starting
[50] my_env run_phase() - Finished
[50] my_env report_phase()
[50] my_env final_phase()
```

## ğŸ“ ç»ƒä¹ é¢˜

### ç»ƒä¹  1ï¼šæ·»åŠ è¶…æ—¶æ§åˆ¶

```systemverilog
virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    
    // è®¾ç½® 1us è¶…æ—¶
    if (!uvm_config_db#(time)::get(this, "", "timeout", timeout)) begin
        timeout = 1us;
    end
    
    fork
        begin
            #(timeout * 2);
            `uvm_error("TIMEOUT", "Run phase exceeded timeout")
        end
        begin
            // æ­£å¸¸ä»»åŠ¡
            #100;
        end
    join_any
    
    phase.drop_objection(this);
endtask
```

### ç»ƒä¹  2ï¼šå¤šçº¿ç¨‹å¹¶è¡Œ

```systemverilog
virtual task run_phase(uvm_phase phase);
    phase.raise_objection(this);
    
    fork
        // çº¿ç¨‹ 1: Driver
        drive_loop();
        // çº¿ç¨‹ 2: Monitor
        monitor_loop();
        // çº¿ç¨‹ 3: Checker
        check_loop();
    join
    
    phase.drop_objection(this);
endtask
```

## âš ï¸ å¸¸è§é—®é¢˜

### Q1: ä¸ºä»€ä¹ˆä»¿çœŸä¸ç»“æŸï¼Ÿ

**A**: æ£€æŸ¥æ˜¯å¦æœ‰ç»„ä»¶ `raise_objection` åå¿˜è®° `drop_objection`

### Q2: run_phase å’Œ post_reset_phase åŒºåˆ«ï¼Ÿ

**A**: `run_phase` è´¯ç©¿æ•´ä¸ªè¿è¡ŒæœŸï¼›`post_reset_phase` ç­‰æ˜¯å­ç›¸ï¼Œæ§åˆ¶æ›´ç²¾ç»†

### Q3: objection count ä¸ä¸ºé›¶ï¼Ÿ

**A**: ç¡®ä¿æ‰€æœ‰ç»„ä»¶éƒ½æ­£ç¡® drop äº† objection

## ğŸ“š å‚è€ƒèµ„æ–™

- [UVM User Guide - Phases](https://www.accellera.org/images/downloads/standards/uvm/uvm_user_guide_1.2.pdf)
- [ChipVerify - UVM Phases](https://www.chipverify.com/uvm/uvm-phases)
- [AMIQ - UVM Phases](https://www.amiq.com/consulting/2018/11/09/uvm-phases/)

---

## ğŸ‘¤ ä½œè€…

**GitHub**: [@jingzhoushii](https://github.com/jingzhoushii)

---

**å¿«é€Ÿå¯¼èˆª**: [è¿”å›æ ¹ç›®å½•](../../README.md) | [ä¸Šä¸€ç« èŠ‚](../03-end_of_elaboration) | [ä¸‹ä¸€ç« èŠ‚](../05-report-phase)
