# Detailed description of TIM16 and TIM17 timer registers

**Source**: Page 46, Chunk 212  
**Category**: Detailed description of TIM16 and TIM17 timer registers  
**Chunk Index**: 212

---

Contents RM0433
41.6.8 TIMx capture/compare enable register (TIMx_CCER)(x = 16 to 17) . 1832
41.6.9 TIMx counter (TIMx_CNT)(x = 16 to 17) . . . . . . . . . . . . . . . . . . . . . . 1834
41.6.10 TIMx prescaler (TIMx_PSC)(x = 16 to 17) . . . . . . . . . . . . . . . . . . . . . 1835
41.6.11 TIMx auto-reload register (TIMx_ARR)(x = 16 to 17) . . . . . . . . . . . . 1835
41.6.12 TIMx repetition counter register (TIMx_RCR)(x = 16 to 17) . . . . . . . . 1836
41.6.13 TIMx capture/compare register 1 (TIMx_CCR1)(x = 16 to 17) . . . . . 1836
41.6.14 TIMx break and dead-time register (TIMx_BDTR)(x = 16 to 17) . . . . 1837
41.6.15 TIMx DMA control register (TIMx_DCR)(x = 16 to 17) . . . . . . . . . . . . 1839
41.6.16 TIMx DMA address for full transfer (TIMx_DMAR)(x = 16 to 17) . . . . 1840
41.6.17 TIM16 alternate function register 1 (TIM16_AF1) . . . . . . . . . . . . . . . 1841
41.6.18 TIM16 input selection register (TIM16_TISEL) . . . . . . . . . . . . . . . . . 1842
41.6.19 TIM17 alternate function register 1 (TIM17_AF1) . . . . . . . . . . . . . . . 1843
41.6.20 TIM17 input selection register (TIM17_TISEL) . . . . . . . . . . . . . . . . . 1844
41.6.21 TIM16/TIM17 register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1845
42 Basic timers (TIM6/TIM7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1847

---

**AI Reasoning**: The content chunk provides detailed information about the registers associated with TIM16 and TIM17 timers, which are part of the microcontroller's specifications. Grouping it under 'specifications/timers' makes it easy to locate for users interested in timer functionalities and configurations.
