Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun  5 11:07:23 2020
| Host         : DESKTOP-2GDKRNR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2300 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2300 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2300 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.302    -3335.818                    845                 2855        0.075        0.000                      0                 2855        4.020        0.000                       0                  1175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -37.302    -3335.818                    845                 2855        0.075        0.000                      0                 2855        4.020        0.000                       0                  1175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          845  Failing Endpoints,  Worst Slack      -37.302ns,  Total Violation    -3335.818ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.302ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.699ns  (logic 15.803ns (35.354%)  route 28.896ns (64.646%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.187ns
    Computed max time borrow:         4.813ns
    Time borrowed from endpoint:      4.813ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.033 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.786    42.819    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.345 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.828    44.173    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.699 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    44.699    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X70Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X70Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                4.813     7.397    
  -------------------------------------------------------------------
                         required time                          7.397    
                         arrival time                         -44.699    
  -------------------------------------------------------------------
                         slack                                -37.302    

Slack (VIOLATED) :        -37.072ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.713ns  (logic 15.817ns (35.374%)  route 28.896ns (64.626%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.033 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.786    42.819    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.345 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.828    44.173    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.713 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.713    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X70Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X70Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.057     7.641    
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                         -44.713    
  -------------------------------------------------------------------
                         slack                                -37.072    

Slack (VIOLATED) :        -36.997ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.638ns  (logic 15.742ns (35.266%)  route 28.896ns (64.734%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.033 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.786    42.819    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.345 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.828    44.173    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.638 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.638    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X70Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X70Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.057     7.641    
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                         -44.638    
  -------------------------------------------------------------------
                         slack                                -36.997    

Slack (VIOLATED) :        -36.911ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.552ns  (logic 15.656ns (35.141%)  route 28.896ns (64.859%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.033 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.786    42.819    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.345 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.828    44.173    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.552 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.552    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X70Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X70Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.057     7.641    
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                         -44.552    
  -------------------------------------------------------------------
                         slack                                -36.911    

Slack (VIOLATED) :        -35.718ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.359ns  (logic 15.291ns (35.266%)  route 28.068ns (64.734%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.033 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.786    42.819    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.359 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.359    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X68Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X68Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.057     7.641    
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                         -43.359    
  -------------------------------------------------------------------
                         slack                                -35.718    

Slack (VIOLATED) :        -35.643ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.284ns  (logic 15.216ns (35.154%)  route 28.068ns (64.846%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.033 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.786    42.819    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.284 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.284    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X68Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X68Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.057     7.641    
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                         -43.284    
  -------------------------------------------------------------------
                         slack                                -35.643    

Slack (VIOLATED) :        -35.612ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.345ns  (logic 15.277ns (35.245%)  route 28.068ns (64.755%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.033 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.786    42.819    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.345 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    43.345    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X68Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X68Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.149     7.733    
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                         -43.345    
  -------------------------------------------------------------------
                         slack                                -35.612    

Slack (VIOLATED) :        -35.557ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.198ns  (logic 15.130ns (35.025%)  route 28.068ns (64.975%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.033 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.786    42.819    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X68Y49         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    43.198 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    43.198    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X68Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X68Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.057     7.641    
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                         -43.198    
  -------------------------------------------------------------------
                         slack                                -35.557    

Slack (VIOLATED) :        -34.406ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.047ns  (logic 14.765ns (35.115%)  route 27.282ns (64.885%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    42.047 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    42.047    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X69Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X69Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.057     7.641    
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                         -42.047    
  -------------------------------------------------------------------
                         slack                                -34.406    

Slack (VIOLATED) :        -34.331ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.972ns  (logic 14.690ns (34.999%)  route 27.282ns (65.001%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        2.233     3.527    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.651 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     3.812    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X74Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.936 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.282     4.219    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.343 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     4.494    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X73Y45         LUT1 (Prop_lut1_I0_O)        0.124     4.618 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.283     4.901    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.025 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.179    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X75Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.303 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.303     5.606    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.730 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159     5.889    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X76Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.013 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.310     6.322    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X78Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.446 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     6.731    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.855 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.149     7.004    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.128 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     7.282    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X77Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.406 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.347     7.753    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X76Y44         LUT1 (Prop_lut1_I0_O)        0.124     7.877 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283     8.161    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.285 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.151     8.436    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.560 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     8.714    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X79Y44         LUT1 (Prop_lut1_I0_O)        0.124     8.838 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.441     9.279    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.403 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     9.564    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X80Y45         LUT1 (Prop_lut1_I0_O)        0.124     9.688 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.340    10.028    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.152 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    10.301    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X81Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.425 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.311    10.736    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    10.860 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.014    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.138 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.263    11.401    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.525 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    11.679    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X79Y45         LUT1 (Prop_lut1_I0_O)        0.124    11.803 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.347    12.150    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.274 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    12.433    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X78Y45         LUT1 (Prop_lut1_I0_O)        0.124    12.557 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.300    12.857    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    12.981 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    13.143    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.267 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.287    13.554    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.678 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.299    13.977    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.101 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.162    14.263    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.387 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.294    14.681    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    14.805 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.287    15.093    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.217 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.351    15.567    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    15.691 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.291    15.983    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.107 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    16.255    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.379 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.534    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X79Y47         LUT1 (Prop_lut1_I0_O)        0.124    16.658 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.300    16.957    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.081 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.161    17.243    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X78Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.367 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    17.658    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    17.782 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.151    17.933    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.057 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    18.358    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.482 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.291    18.773    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    18.897 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    19.056    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X78Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.180 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.291    19.472    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.596 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    19.757    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X76Y47         LUT1 (Prop_lut1_I0_O)        0.124    19.881 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.291    20.172    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.296 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    20.447    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X77Y47         LUT1 (Prop_lut1_I0_O)        0.124    20.571 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.302    20.873    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X79Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.997 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    21.282    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.406 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.149    21.555    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.679 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    21.834    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X77Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.958 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.442    22.399    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.523 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    22.682    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    22.806 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.161    22.967    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X74Y46         LUT1 (Prop_lut1_I0_O)        0.124    23.091 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.302    23.394    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.518 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.280    23.797    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    23.921 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.159    24.080    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X74Y47         LUT1 (Prop_lut1_I0_O)        0.124    24.204 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.301    24.505    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.629 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.158    24.787    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X72Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.911 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.283    25.194    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.318 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    25.469    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X75Y46         LUT1 (Prop_lut1_I0_O)        0.124    25.593 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.315    25.908    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X70Y46         LUT1 (Prop_lut1_I0_O)        0.124    26.032 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.200    26.233    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.759 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.660    27.418    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X73Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.944 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.774    28.719    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.245 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.638    29.883    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X75Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.409 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.926    31.335    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X74Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.861 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.640    32.501    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X72Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.027 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.879    33.906    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X73Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.432 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.780    35.212    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X73Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.738 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.954    36.692    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X72Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.218 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.655    37.873    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X70Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    38.399 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.634    39.033    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X69Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.559 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.649    40.207    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X70Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    40.733 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.774    41.507    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X69Y49         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    41.972 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    41.972    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X69Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        1.559     2.738    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X69Y49         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.738    
                         clock uncertainty           -0.154     2.584    
                         time borrowed                5.057     7.641    
  -------------------------------------------------------------------
                         required time                          7.641    
                         arrival time                         -41.972    
  -------------------------------------------------------------------
                         slack                                -34.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.563%)  route 0.196ns (54.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.196     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.106     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.498%)  route 0.169ns (54.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.169     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.348%)  route 0.233ns (58.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.233     1.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.552     0.888    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.819     1.185    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.888    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.075     0.963    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.076     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.062     1.113    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.078     0.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.058     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.071     0.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.065     1.117    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1185, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y92         FDRE (Hold_fdre_C_D)         0.075     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y39    design_1_i/top_0/inst/rmsAccQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y42    design_1_i/top_0/inst/rmsAccQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y42    design_1_i/top_0/inst/rmsAccQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y42    design_1_i/top_0/inst/rmsAccQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y43    design_1_i/top_0/inst/rmsAccQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y43    design_1_i/top_0/inst/rmsAccQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y43    design_1_i/top_0/inst/rmsAccQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y43    design_1_i/top_0/inst/rmsAccQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y44    design_1_i/top_0/inst/rmsAccQ_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK



