{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638604560768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638604560769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  4 15:56:00 2021 " "Processing started: Sat Dec  4 15:56:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638604560769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604560769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd1602_IIC -c lcd1602_IIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd1602_IIC -c lcd1602_IIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604560769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638604561096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638604561096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/mystudy2/lcd1602_iic/sim/lcd_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/mystudy2/lcd1602_iic/sim/lcd_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_init_tb " "Found entity 1: lcd_init_tb" {  } { { "../sim/lcd_init_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/sim/lcd_init_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604567996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604567996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/mystudy2/lcd1602_iic/sim/lcd_write_cmd_data_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/mystudy2/lcd1602_iic/sim/lcd_write_cmd_data_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_write_cmd_data_tb " "Found entity 1: lcd_write_cmd_data_tb" {  } { { "../sim/lcd_write_cmd_data_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/sim/lcd_write_cmd_data_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604567997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604567997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/mystudy2/lcd1602_iic/sim/myiic_writebyte_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/mystudy2/lcd1602_iic/sim/myiic_writebyte_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 myiic_writebyte_tb " "Found entity 1: myiic_writebyte_tb" {  } { { "../sim/myiic_writebyte_tb.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/sim/myiic_writebyte_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604567999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604567999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "myiic_writebyte.v(46) " "Verilog HDL information at myiic_writebyte.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638604568000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "myiic_writebyte.v(79) " "Verilog HDL information at myiic_writebyte.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638604568000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done myiic_writebyte.v(8) " "Verilog HDL Declaration information at myiic_writebyte.v(8): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638604568000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/mystudy2/lcd1602_iic/rtl/myiic_writebyte.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/mystudy2/lcd1602_iic/rtl/myiic_writebyte.v" { { "Info" "ISGN_ENTITY_NAME" "1 myiic_writebyte " "Found entity 1: myiic_writebyte" {  } { { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604568001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604568001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done lcd_write_cmd_data.v(9) " "Verilog HDL Declaration information at lcd_write_cmd_data.v(9): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "../rtl/lcd_write_cmd_data.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_write_cmd_data.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638604568002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/mystudy2/lcd1602_iic/rtl/lcd_write_cmd_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/mystudy2/lcd1602_iic/rtl/lcd_write_cmd_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_write_cmd_data " "Found entity 1: lcd_write_cmd_data" {  } { { "../rtl/lcd_write_cmd_data.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_write_cmd_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604568002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604568002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_init.v(80) " "Verilog HDL information at lcd_init.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lcd_init.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_init.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638604568003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/mystudy2/lcd1602_iic/rtl/lcd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/mystudy2/lcd1602_iic/rtl/lcd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_init " "Found entity 1: lcd_init" {  } { { "../rtl/lcd_init.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604568004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604568004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/mystudy2/lcd1602_iic/rtl/lcd_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/mystudy2/lcd1602_iic/rtl/lcd_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_drive " "Found entity 1: lcd_drive" {  } { { "../rtl/lcd_drive.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604568005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604568005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_study/mystudy2/lcd1602_iic/rtl/clk_fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_study/mystudy2/lcd1602_iic/rtl/clk_fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_fenpin " "Found entity 1: clk_fenpin" {  } { { "../rtl/clk_fenpin.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/clk_fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604568006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604568006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd_drive " "Elaborating entity \"lcd_drive\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638604568051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_fenpin clk_fenpin:clk_fenpin_inst " "Elaborating entity \"clk_fenpin\" for hierarchy \"clk_fenpin:clk_fenpin_inst\"" {  } { { "../rtl/lcd_drive.v" "clk_fenpin_inst" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_drive.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638604568061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_init lcd_init:u_lcd_init " "Elaborating entity \"lcd_init\" for hierarchy \"lcd_init:u_lcd_init\"" {  } { { "../rtl/lcd_drive.v" "u_lcd_init" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_drive.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638604568067 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_init.v(86) " "Verilog HDL Case Statement information at lcd_init.v(86): all case item expressions in this case statement are onehot" {  } { { "../rtl/lcd_init.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_init.v" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638604568068 "|lcd_drive|lcd_init:u_lcd_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd_data.data_a 0 lcd_init.v(15) " "Net \"init_cmd_data.data_a\" at lcd_init.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/lcd_init.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_init.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638604568069 "|lcd_drive|lcd_init:u_lcd_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd_data.waddr_a 0 lcd_init.v(15) " "Net \"init_cmd_data.waddr_a\" at lcd_init.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/lcd_init.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_init.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638604568069 "|lcd_drive|lcd_init:u_lcd_init"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd_data.we_a 0 lcd_init.v(15) " "Net \"init_cmd_data.we_a\" at lcd_init.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/lcd_init.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_init.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638604568069 "|lcd_drive|lcd_init:u_lcd_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_write_cmd_data lcd_write_cmd_data:u_lcd_write_cmd_data " "Elaborating entity \"lcd_write_cmd_data\" for hierarchy \"lcd_write_cmd_data:u_lcd_write_cmd_data\"" {  } { { "../rtl/lcd_drive.v" "u_lcd_write_cmd_data" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_drive.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638604568075 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_write_cmd_data.v(91) " "Verilog HDL Case Statement information at lcd_write_cmd_data.v(91): all case item expressions in this case statement are onehot" {  } { { "../rtl/lcd_write_cmd_data.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_write_cmd_data.v" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638604568077 "|lcd_drive|lcd_write_cmd_data:u_lcd_write_cmd_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myiic_writebyte lcd_write_cmd_data:u_lcd_write_cmd_data\|myiic_writebyte:myiic_writebyte_inst " "Elaborating entity \"myiic_writebyte\" for hierarchy \"lcd_write_cmd_data:u_lcd_write_cmd_data\|myiic_writebyte:myiic_writebyte_inst\"" {  } { { "../rtl/lcd_write_cmd_data.v" "myiic_writebyte_inst" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_write_cmd_data.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638604568085 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "myiic_writebyte.v(153) " "Verilog HDL Case Statement information at myiic_writebyte.v(153): all case item expressions in this case statement are onehot" {  } { { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 153 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1638604568086 "|lcd_drive|lcd_write_cmd_data:u_lcd_write_cmd_data|myiic_writebyte:myiic_writebyte_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u424 " "Found entity 1: altsyncram_u424" {  } { { "db/altsyncram_u424.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/altsyncram_u424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604569525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604569525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604569670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604569670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604569739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604569739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604569826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604569826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604569869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604569869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604569922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604569922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604569988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604569988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604570031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604570031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604570085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604570085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604570127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604570127 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638604570541 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638604570649 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.04.15:56:13 Progress: Loading sld0edc7559/alt_sld_fab_wrapper_hw.tcl " "2021.12.04.15:56:13 Progress: Loading sld0edc7559/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604573422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604576269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604576347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604581936 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604582019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604582103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604582202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604582207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604582207 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1638604582881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0edc7559/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0edc7559/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0edc7559/alt_sld_fab.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/ip/sld0edc7559/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604583062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604583062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604583125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604583125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604583126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604583126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604583176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604583176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604583244 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604583244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604583244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/ip/sld0edc7559/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638604583296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604583296 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd_init:u_lcd_init\|init_cmd_data " "RAM logic \"lcd_init:u_lcd_init\|init_cmd_data\" is uninferred due to inappropriate RAM size" {  } { { "../rtl/lcd_init.v" "init_cmd_data" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_init.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1638604584084 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638604584084 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 17 E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/lcd1602_IIC.ram0_lcd_init_b505f0b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File \"E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/lcd1602_IIC.ram0_lcd_init_b505f0b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1638604584084 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/lcd1602_IIC.ram0_lcd_init_b505f0b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/db/lcd1602_IIC.ram0_lcd_init_b505f0b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638604584084 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638604584256 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 7 -1 0 } } { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 14 -1 0 } } { "../rtl/lcd_init.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_init.v" 13 -1 0 } } { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 26 -1 0 } } { "../rtl/myiic_writebyte.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/myiic_writebyte.v" 10 -1 0 } } { "../rtl/lcd_write_cmd_data.v" "" { Text "E:/FPGA_Study/MyStudy2/LCD1602_IIC/rtl/lcd_write_cmd_data.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638604584307 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638604584307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638604584403 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638604584671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/output_files/lcd1602_IIC.map.smsg " "Generated suppressed messages file E:/FPGA_Study/MyStudy2/LCD1602_IIC/par/output_files/lcd1602_IIC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604584826 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 95 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 95 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1638604585512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638604585526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638604585526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1233 " "Implemented 1233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638604585649 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638604585649 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638604585649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1193 " "Implemented 1193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638604585649 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638604585649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638604585649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638604585664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  4 15:56:25 2021 " "Processing ended: Sat Dec  4 15:56:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638604585664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638604585664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638604585664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638604585664 ""}
