/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_int_id_svd_intr2_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 3:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:31:35 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          unknown
 *                 RDB Parser           3.0
 *                 generate_int_id.pl   1.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_int_id_svd_intr2_0.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 3:27p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_svd_intr2_0.h"

#ifndef BCHP_INT_ID_SVD_INTR2_0_H__
#define BCHP_INT_ID_SVD_INTR2_0_H__

#define BCHP_INT_ID_AVD_RSVD_HW_INTR0         BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_RSVD_HW_INTR0_SHIFT)
#define BCHP_INT_ID_AVD_RSVD_HW_INTR1         BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_RSVD_HW_INTR1_SHIFT)
#define BCHP_INT_ID_BLD_PFRI_INTR             BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_BLD_PFRI_INTR_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_MBOX_INTR BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_MBOX_INTR_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_PFRI_INTR BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_PFRI_INTR_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_RGR_BRIDGE_INTR BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_RGR_BRIDGE_INTR_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR0  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR0_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR1  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR1_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR10 BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR10_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR11 BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR11_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR12 BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR12_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR13 BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR13_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR14 BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR14_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR15 BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR15_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR2  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR2_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR3  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR3_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR4  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR4_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR5  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR5_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR6  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR6_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR7  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR7_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR8  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR8_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_SW_INTR9  BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_SW_INTR9_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_AVD_WATCHDOG_INTR BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_AVD_WATCHDOG_INTR_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_VICH_IL_INST_RD_INTR BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_VICH_IL_INST_RD_INTR_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_VICH_OL_INST_RD_INTR BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_VICH_OL_INST_RD_INTR_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_VICH_REG_INTR BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_VICH_REG_INTR_SHIFT)
#define BCHP_INT_ID_SVD_INTR2_0_VICH_SCB_WR_INTR BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_VICH_SCB_WR_INTR_SHIFT)
#define BCHP_INT_ID_VICH_BL_INST_RD_INTR      BCHP_INT_ID_CREATE(BCHP_SVD_INTR2_0_CPU_STATUS, BCHP_SVD_INTR2_0_CPU_STATUS_VICH_BL_INST_RD_INTR_SHIFT)

#endif /* #ifndef BCHP_INT_ID_SVD_INTR2_0_H__ */

/* End of File */
