INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/Cause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cause
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/MA_WB_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_WB_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/MA_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MA_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/Or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/MUX4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/ID_EX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/EX_MA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/FI_ID_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FI_ID_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/FI_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FI_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/SigExt16_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SigExt16_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/SHL2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHL2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/SHL2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHL2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/And.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/ALUCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/Add2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/Add1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/vivado/MYStreamCPU/MYStreamCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
