--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
prime.twr -v 30 -l 30 prime_routed.ncd prime.pcf

Design file:              prime_routed.ncd
Physical constraint file: prime.pcf
Device,package,speed:     xc7a200t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtpper_GTREFCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/GTREFCLK0
  Location pin: GTPE2_COMMON_X0Y1.GTREFCLK0
  Clock network: pcie/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3990 paths analyzed, 2484 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack:                  0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.911 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXRCVRDET       Tpcicko_MGT           0.833   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                                pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y7.TXDETECTRX net (fanout=4)        2.034   pcie/pcie_7x_v1_8_i/pipe_tx_rcvr_det_gt
    GTPE2_CHANNEL_X0Y7.TXUSRCLK2  Tgtpcck_TXDETECTRX    0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.439ns (1.405ns logic, 2.034ns route)
                                                                (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  0.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/done (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.115ns (Levels of Logic = 1)
  Clock Path Skew:      -0.192ns (3.014 - 3.206)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/done to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y241.BQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[9]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X49Y239.C2     net (fanout=2)        2.663   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X49Y239.CLK    Tas                   0.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/fsm_FSM_FFd2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mmux_RST_DRP_DONE[3]_GND_29_o_mux_1_OUT21
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/drp_done_reg1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (0.452ns logic, 2.663ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y212.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3
    SLICE_X47Y214.A1     net (fanout=1)        0.779   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[3]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (1.225ns logic, 1.857ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y212.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3
    SLICE_X47Y214.A1     net (fanout=1)        0.779   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[3]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (1.225ns logic, 1.857ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.675 - 0.729)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y213.DMUX   Tshcko                0.527   pcie/pcie_7x_v1_8_i/gt_top_i/reg_clock_locked
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4
    SLICE_X47Y214.A2     net (fanout=1)        0.655   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[4]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (1.319ns logic, 1.733ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.675 - 0.729)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y213.DMUX   Tshcko                0.527   pcie/pcie_7x_v1_8_i/gt_top_i/reg_clock_locked
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4
    SLICE_X47Y214.A2     net (fanout=1)        0.655   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[4]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (1.319ns logic, 1.733ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.195ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.905 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETX1CHARISK0     Tpcicko_MGT1          0.906   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                                pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y6.TXCHARISK0 net (fanout=1)        1.717   pcie/pcie_7x_v1_8_i/pipe_tx1_char_is_k_gt[0]
    GTPE2_CHANNEL_X0Y6.TXUSRCLK2  Tgtpcck_TXCHARISK     0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.195ns (1.478ns logic, 1.717ns route)
                                                                (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.911 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETX0DATA2       Tpcicko_MGT0          1.011   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y7.TXDATA2   net (fanout=1)        1.606   pcie/pcie_7x_v1_8_i/pipe_tx0_data_gt[2]
    GTPE2_CHANNEL_X0Y7.TXUSRCLK2 Tgtpcck_TXDATA        0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              3.189ns (1.583ns logic, 1.606ns route)
                                                               (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack:                  0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.911 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETX0CHARISK0     Tpcicko_MGT0          0.980   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                                pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y7.TXCHARISK0 net (fanout=1)        1.613   pcie/pcie_7x_v1_8_i/pipe_tx0_char_is_k_gt[0]
    GTPE2_CHANNEL_X0Y7.TXUSRCLK2  Tgtpcck_TXCHARISK     0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.165ns (1.552ns logic, 1.613ns route)
                                                                (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.911 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPERX0POLARITY     Tpcicko_MGT0          0.931   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                                pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y7.RXPOLARITY net (fanout=1)        1.658   pcie/pcie_7x_v1_8_i/pipe_rx0_polarity_gt
    GTPE2_CHANNEL_X0Y7.RXUSRCLK2  Tgtpcck_RXPOLARITY    0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.161ns (1.503ns logic, 1.658ns route)
                                                                (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.115 - 0.151)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y212.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3
    SLICE_X47Y214.A1     net (fanout=1)        0.779   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[3]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y221.SR     net (fanout=2)        0.400   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y221.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.012ns (1.225ns logic, 1.787ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.905 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETX1DATA7       Tpcicko_MGT1          0.742   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y6.TXDATA7   net (fanout=1)        1.828   pcie/pcie_7x_v1_8_i/pipe_tx1_data_gt[7]
    GTPE2_CHANNEL_X0Y6.TXUSRCLK2 Tgtpcck_TXDATA        0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              3.142ns (1.314ns logic, 1.828ns route)
                                                               (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.911 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETX0DATA15      Tpcicko_MGT0          0.970   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y7.TXDATA15  net (fanout=1)        1.597   pcie/pcie_7x_v1_8_i/pipe_tx0_data_gt[15]
    GTPE2_CHANNEL_X0Y7.TXUSRCLK2 Tgtpcck_TXDATA        0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              3.139ns (1.542ns logic, 1.597ns route)
                                                               (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  0.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.681 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y212.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_3
    SLICE_X47Y214.A1     net (fanout=1)        0.779   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[3]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X44Y220.SR     net (fanout=2)        0.528   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X44Y220.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.981ns (1.066ns logic, 1.915ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.905 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETXRCVRDET       Tpcicko_MGT           0.833   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                                pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y6.TXDETECTRX net (fanout=4)        1.711   pcie/pcie_7x_v1_8_i/pipe_tx_rcvr_det_gt
    GTPE2_CHANNEL_X0Y6.TXUSRCLK2  Tgtpcck_TXDETECTRX    0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                                pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.116ns (1.405ns logic, 1.711ns route)
                                                                (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.115 - 0.150)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y213.DMUX   Tshcko                0.527   pcie/pcie_7x_v1_8_i/gt_top_i/reg_clock_locked
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4
    SLICE_X47Y214.A2     net (fanout=1)        0.655   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[4]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y221.SR     net (fanout=2)        0.400   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y221.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.319ns logic, 1.663ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_2 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y211.AMUX   Tshcko                0.525   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_2
    SLICE_X47Y214.A5     net (fanout=1)        0.552   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[2]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (1.317ns logic, 1.630ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/reset_cnt_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.690 - 0.721)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/reset_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y229.DQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_35_o_mux_3_OUT[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset
    SLICE_X50Y206.B4     net (fanout=220)      1.909   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_IN[5]_GND_35_o_mux_3_OUT[0]
    SLICE_X50Y206.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/reset_cnt[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mmux_GND_31_o_GND_31_o_mux_18_OUT521
    SLICE_X50Y205.B5     net (fanout=2)        0.461   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mmux_GND_31_o_GND_31_o_mux_18_OUT52
    SLICE_X50Y205.CLK    Tas                   0.063   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/fsm_FSM_FFd2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/Mmux_GND_31_o_GND_31_o_mux_18_OUT42
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/reset_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.601ns logic, 2.370ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_2 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y211.AMUX   Tshcko                0.525   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_2
    SLICE_X47Y214.A5     net (fanout=1)        0.552   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[2]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (1.317ns logic, 1.630ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.951ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.681 - 0.729)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y213.DMUX   Tshcko                0.527   pcie/pcie_7x_v1_8_i/gt_top_i/reg_clock_locked
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_4
    SLICE_X47Y214.A2     net (fanout=1)        0.655   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[4]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X44Y220.SR     net (fanout=2)        0.528   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X44Y220.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (1.160ns logic, 1.791ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  0.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.911 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETX0POWERDOWN0  Tpcicko_MGT0          0.817   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y7.TXPD0     net (fanout=2)        1.707   pcie/pcie_7x_v1_8_i/pipe_tx0_powerdown_gt[0]
    GTPE2_CHANNEL_X0Y7.TXUSRCLK2 Tgtpcck_TXPD          0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              3.096ns (1.389ns logic, 1.707ns route)
                                                               (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_1 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_1 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y211.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_1
    SLICE_X47Y214.A3     net (fanout=1)        0.628   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[1]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.225ns logic, 1.706ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.905 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETX1DATA15      Tpcicko_MGT1          0.912   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y6.TXDATA15  net (fanout=1)        1.596   pcie/pcie_7x_v1_8_i/pipe_tx1_data_gt[15]
    GTPE2_CHANNEL_X0Y6.TXUSRCLK2 Tgtpcck_TXDATA        0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              3.080ns (1.484ns logic, 1.596ns route)
                                                               (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_1 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.931ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_1 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y211.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_1
    SLICE_X47Y214.A3     net (fanout=1)        0.628   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[1]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (1.225ns logic, 1.706ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_5 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_5 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y211.CMUX   Tshcko                0.525   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_5
    SLICE_X47Y214.A6     net (fanout=1)        0.534   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[5]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (1.317ns logic, 1.612ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_5 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 2)
  Clock Path Skew:      -0.055ns (0.675 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_5 to pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y211.CMUX   Tshcko                0.525   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q_5
    SLICE_X47Y214.A6     net (fanout=1)        0.534   pcie/pcie_7x_v1_8_i/gt_top_i/pl_ltssm_state_q[5]
    SLICE_X47Y214.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxvalid_q
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0<5>1
    SLICE_X48Y218.A5     net (fanout=6)        0.608   pcie/pcie_7x_v1_8_i/gt_top_i/plm_in_l0
    SLICE_X48Y218.AMUX   Tilo                  0.264   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/oobclk_cnt[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_01
    SLICE_X48Y225.SR     net (fanout=2)        0.470   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/_n0097_0
    SLICE_X48Y225.CLK    Tsrck                 0.423   pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (1.317ns logic, 1.612ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Clock Path Skew:      -0.189ns (3.011 - 3.200)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y215.DMUX   Tshcko                0.527   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[12]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X49Y214.A4     net (fanout=2)        2.188   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/done
    SLICE_X49Y214.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_RATE_DRP_DONE_GND_32_o_MUX_450_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.602ns logic, 2.188ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/sys_rst_n_int (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (3.014 - 3.298)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/sys_rst_n_int to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y200.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/sys_rst_n_int
                                                       pcie/pcie_7x_v1_8_i/sys_rst_n_int
    SLICE_X35Y209.B5     net (fanout=2)        0.996   pcie/pcie_7x_v1_8_i/sys_rst_n_int
    SLICE_X35Y209.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/pl_received_hot_rst_q
                                                       pcie/pcie_7x_v1_8_i/sys_rst_n_int_inv1_INV_0
    SLICE_X45Y212.SR     net (fanout=4)        0.813   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/PIPE_RESET_N_inv
    SLICE_X45Y212.CLK    Trck                  0.331   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.869ns logic, 1.809ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/sys_rst_n_int (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (3.014 - 3.298)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/sys_rst_n_int to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y200.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/sys_rst_n_int
                                                       pcie/pcie_7x_v1_8_i/sys_rst_n_int
    SLICE_X35Y209.B5     net (fanout=2)        0.996   pcie/pcie_7x_v1_8_i/sys_rst_n_int
    SLICE_X35Y209.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/pl_received_hot_rst_q
                                                       pcie/pcie_7x_v1_8_i/sys_rst_n_int_inv1_INV_0
    SLICE_X45Y212.SR     net (fanout=4)        0.813   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/PIPE_RESET_N_inv
    SLICE_X45Y212.CLK    Trck                  0.331   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/reset_n_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.869ns logic, 1.809ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Requirement:          4.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.911 - 0.811)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    PCIE_X0Y0.PIPETX0DATA3       Tpcicko_MGT0          0.893   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    GTPE2_CHANNEL_X0Y7.TXDATA3   net (fanout=1)        1.594   pcie/pcie_7x_v1_8_i/pipe_tx0_data_gt[3]
    GTPE2_CHANNEL_X0Y7.TXUSRCLK2 Tgtpcck_TXDATA        0.572   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    ---------------------------------------------------------  ---------------------------
    Total                                              3.059ns (1.465ns logic, 1.594ns route)
                                                               (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y5.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y5.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y5.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 2.408ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: pcie/ext_clk.pipe_clock_i/clk_125mhz
--------------------------------------------------------------------------------
Slack: 2.408ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Logical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Location pin: BUFGCTRL_X0Y28.I1
  Clock network: pcie/ext_clk.pipe_clock_i/clk_250mhz
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_14/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[13]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_11/CK
  Location pin: SLICE_X34Y217.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[13]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_11/CK
  Location pin: SLICE_X34Y217.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[13]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_11/CK
  Location pin: SLICE_X34Y217.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[13]/SR
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_11/SR
  Location pin: SLICE_X34Y217.SR
  Clock network: pcie/pcie_7x_v1_8_i/gt_top_i/phy_rdy_n_int
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[13]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_13/CK
  Location pin: SLICE_X34Y217.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 962 paths analyzed, 879 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.550ns.
--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.010 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y229.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X47Y234.A5     net (fanout=4)        2.565   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X47Y234.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_34_o_MUX_524_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.454ns logic, 2.565ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack:                  1.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (3.010 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y229.AMUX   Tshcko                0.485   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X49Y233.A6     net (fanout=4)        1.252   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X49Y233.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_34_o_MUX_522_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.812ns (0.560ns logic, 1.252ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  2.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (3.009 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y229.AMUX   Tshcko                0.485   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X50Y217.B1     net (fanout=4)        1.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X50Y217.CLK    Tas                   0.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_34_o_MUX_522_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.558ns logic, 1.075ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  2.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (3.011 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y229.AMUX   Tshcko                0.485   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X49Y235.A6     net (fanout=4)        1.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X49Y235.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_34_o_MUX_522_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.560ns logic, 1.073ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  2.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.517ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (3.009 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y229.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X50Y217.D1     net (fanout=4)        1.066   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X50Y217.CLK    Tas                   0.072   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_34_o_MUX_524_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.451ns logic, 1.066ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (3.011 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y229.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X49Y235.B3     net (fanout=4)        0.907   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X49Y235.CLK    Tas                   0.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_34_o_MUX_524_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.452ns logic, 0.907ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  2.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.305ns (Levels of Logic = 1)
  Clock Path Skew:      -0.186ns (3.009 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y229.AMUX   Tshcko                0.485   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X50Y217.C5     net (fanout=4)        0.747   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_X16
    SLICE_X50Y217.CLK    Tas                   0.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_X16_GND_34_o_MUX_522_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/x16_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.305ns (0.558ns logic, 0.747ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  2.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.194ns (3.001 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y229.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X47Y225.D1     net (fanout=4)        0.820   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_DRP_START
    SLICE_X47Y225.CLK    Tas                   0.072   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_34_o_MUX_524_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.451ns logic, 0.820ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  2.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd15 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mshreg_dclk_rst_reg2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 0)
  Clock Path Skew:      -0.113ns (3.082 - 3.195)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd15 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mshreg_dclk_rst_reg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y229.BQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd5
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd15
    SLICE_X40Y230.DX     net (fanout=6)        0.759   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/fsm_FSM_FFd15
    SLICE_X40Y230.CLK    Tds                   0.042   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mshreg_dclk_rst_reg2
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.421ns logic, 0.759ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  4.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.920ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (0.687 - 0.796)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y230.DQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2
    SLICE_X51Y203.C5     net (fanout=133)      1.643   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2
    SLICE_X51Y203.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/fsm[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done_rstpot
    SLICE_X48Y212.AX     net (fanout=1)        0.735   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done_rstpot
    SLICE_X48Y212.CLK    Tdick                 0.004   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[12]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/done
    -------------------------------------------------  ---------------------------
    Total                                      2.920ns (0.542ns logic, 2.378ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  5.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.644ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (0.127 - 0.376)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_2
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.DRPDO2 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X50Y246.A1          net (fanout=1)        1.131   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[2]
    SLICE_X50Y246.CLK         Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[5]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT91
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_2
    ------------------------------------------------------  ---------------------------
    Total                                           2.644ns (1.513ns logic, 1.131ns route)
                                                            (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  5.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.265ns (0.686 - 0.951)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_3
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO3 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X49Y236.A2          net (fanout=1)        1.100   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[19]
    SLICE_X49Y236.CLK         Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[5]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT101
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_3
    ------------------------------------------------------  ---------------------------
    Total                                           2.613ns (1.513ns logic, 1.100ns route)
                                                            (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 1)
  Clock Path Skew:      -0.258ns (0.684 - 0.942)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y5.DRPDO9 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X49Y216.C1          net (fanout=1)        1.108   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[41]
    SLICE_X49Y216.CLK         Tas                   0.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[1]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT161
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9
    ------------------------------------------------------  ---------------------------
    Total                                           2.619ns (1.511ns logic, 1.108ns route)
                                                            (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  5.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 1)
  Clock Path Skew:      -0.247ns (0.127 - 0.374)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y4.DRPDO9 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X50Y203.C1          net (fanout=1)        1.109   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[57]
    SLICE_X50Y203.CLK         Tas                   0.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[9]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT161
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9
    ------------------------------------------------------  ---------------------------
    Total                                           2.620ns (1.511ns logic, 1.109ns route)
                                                            (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  5.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.256ns (0.686 - 0.942)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_12
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y5.DRPDO12 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                             pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X48Y213.C2           net (fanout=1)        1.102   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[44]
    SLICE_X48Y213.CLK          Tas                   0.031   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[12]
                                                             pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT41
                                                             pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_12
    -------------------------------------------------------  ---------------------------
    Total                                            2.571ns (1.469ns logic, 1.102ns route)
                                                             (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack:                  5.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.549ns (Levels of Logic = 1)
  Clock Path Skew:      -0.246ns (0.126 - 0.372)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO9 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X51Y241.A2          net (fanout=1)        1.036   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[25]
    SLICE_X51Y241.CLK         Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[9]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT161
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_9
    ------------------------------------------------------  ---------------------------
    Total                                           2.549ns (1.513ns logic, 1.036ns route)
                                                            (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack:                  5.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (0.676 - 0.939)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPE2_COMMON_X0Y1.DRPDO0 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
    SLICE_X46Y226.D1         net (fanout=1)        1.054   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_do[0]
    SLICE_X46Y226.CLK        Tas                   0.031   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1[0]
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/Mmux_DRP_DO[15]_GND_37_o_mux_1_OUT17
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_0
    -----------------------------------------------------  ---------------------------
    Total                                          2.523ns (1.469ns logic, 1.054ns route)
                                                           (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (0.127 - 0.376)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.DRPDO4 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X50Y246.C2          net (fanout=1)        1.046   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[4]
    SLICE_X50Y246.CLK         Tas                   0.049   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[5]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT111
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4
    ------------------------------------------------------  ---------------------------
    Total                                           2.533ns (1.487ns logic, 1.046ns route)
                                                            (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  5.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.503ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (0.675 - 0.939)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_12
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_COMMON_X0Y1.DRPDO12 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
    SLICE_X46Y225.B2          net (fanout=1)        1.036   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_do[12]
    SLICE_X46Y225.CLK         Tas                   0.029   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/Mmux_DRP_DO[15]_GND_37_o_mux_1_OUT41
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_12
    ------------------------------------------------------  ---------------------------
    Total                                           2.503ns (1.467ns logic, 1.036ns route)
                                                            (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  5.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (0.675 - 0.939)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_6
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPE2_COMMON_X0Y1.DRPDO6 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
    SLICE_X46Y225.A2         net (fanout=1)        1.050   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_do[6]
    SLICE_X46Y225.CLK        Tas                   0.009   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/start_reg1
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/Mmux_DRP_DO[15]_GND_37_o_mux_1_OUT131
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_6
    -----------------------------------------------------  ---------------------------
    Total                                          2.497ns (1.447ns logic, 1.050ns route)
                                                           (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  5.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (0.127 - 0.376)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.DRPDO1 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X50Y247.C1          net (fanout=1)        0.995   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[1]
    SLICE_X50Y247.CLK         Tas                   0.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[7]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT81
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1
    ------------------------------------------------------  ---------------------------
    Total                                           2.506ns (1.511ns logic, 0.995ns route)
                                                            (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  5.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (0.678 - 0.939)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_8
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPE2_COMMON_X0Y1.DRPDO8 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
    SLICE_X47Y227.C2         net (fanout=1)        0.997   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_do[8]
    SLICE_X47Y227.CLK        Tas                   0.049   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/rdy_reg2
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/Mmux_DRP_DO[15]_GND_37_o_mux_1_OUT151
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_8
    -----------------------------------------------------  ---------------------------
    Total                                          2.484ns (1.487ns logic, 0.997ns route)
                                                           (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  5.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 1)
  Clock Path Skew:      -0.265ns (0.686 - 0.951)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO4 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X49Y236.B2          net (fanout=1)        0.995   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[20]
    SLICE_X49Y236.CLK         Tas                   0.046   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[5]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT111
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_4
    ------------------------------------------------------  ---------------------------
    Total                                           2.479ns (1.484ns logic, 0.995ns route)
                                                            (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  5.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.623ns (Levels of Logic = 1)
  Clock Path Skew:      -0.106ns (0.690 - 0.796)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y230.DQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2
    SLICE_X50Y200.C1     net (fanout=133)      2.117   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2
    SLICE_X50Y200.CLK    Tas                   0.073   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_do_reg1[15]_GND_34_o_mux_2_OUT81
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_1
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.506ns logic, 2.117ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  5.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.473ns (Levels of Logic = 1)
  Clock Path Skew:      -0.249ns (0.127 - 0.376)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y7.DRPDO0 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X50Y248.A2          net (fanout=1)        0.960   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[0]
    SLICE_X50Y248.CLK         Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[12]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT17
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0
    ------------------------------------------------------  ---------------------------
    Total                                           2.473ns (1.513ns logic, 0.960ns route)
                                                            (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  5.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.456ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (0.675 - 0.939)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPE2_COMMON_X0Y1.DRPDO1 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
    SLICE_X47Y225.A2         net (fanout=1)        0.943   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_do[1]
    SLICE_X47Y225.CLK        Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/Mmux_DRP_DO[15]_GND_37_o_mux_1_OUT81
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_1
    -----------------------------------------------------  ---------------------------
    Total                                          2.456ns (1.513ns logic, 0.943ns route)
                                                           (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack:                  5.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (0.690 - 0.953)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_5
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y4.DRPDO5 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X48Y200.B1          net (fanout=1)        0.990   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[53]
    SLICE_X48Y200.CLK         Tas                   0.029   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[5]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT121
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_5
    ------------------------------------------------------  ---------------------------
    Total                                           2.457ns (1.467ns logic, 0.990ns route)
                                                            (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  5.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.451ns (Levels of Logic = 1)
  Clock Path Skew:      -0.265ns (0.686 - 0.951)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO0 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X48Y236.B1          net (fanout=1)        0.984   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[16]
    SLICE_X48Y236.CLK         Tas                   0.029   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[1]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT17
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_0
    ------------------------------------------------------  ---------------------------
    Total                                           2.451ns (1.467ns logic, 0.984ns route)
                                                            (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  5.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.449ns (Levels of Logic = 1)
  Clock Path Skew:      -0.264ns (0.675 - 0.939)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTPE2_COMMON_X0Y1.DRPDO3 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i
    SLICE_X47Y225.C2         net (fanout=1)        0.962   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/qpll_do[3]
    SLICE_X47Y225.CLK        Tas                   0.049   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/Mmux_DRP_DO[15]_GND_37_o_mux_1_OUT101
                                                           pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/do_reg1_3
    -----------------------------------------------------  ---------------------------
    Total                                          2.449ns (1.487ns logic, 0.962ns route)
                                                           (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack:                  5.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i (OTHER)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.444ns (Levels of Logic = 1)
  Clock Path Skew:      -0.265ns (0.686 - 0.951)
  Source Clock:         pcie/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    GTPE2_CHANNEL_X0Y6.DRPDO1 Tgtpcko_DRPDO         1.438   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i
    SLICE_X46Y236.C1          net (fanout=1)        0.975   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gt_do[17]
    SLICE_X46Y236.CLK         Tas                   0.031   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[1]
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_DO[15]_GND_34_o_mux_1_OUT81
                                                            pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_1
    ------------------------------------------------------  ---------------------------
    Total                                           2.444ns (1.469ns logic, 0.975ns route)
                                                            (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y7.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y5.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y6.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  Location pin: GTPE2_CHANNEL_X0Y4.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtpper_DRPCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i/DRPCLK
  Location pin: GTPE2_COMMON_X0Y1.DRPCLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y5.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y5.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y5.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_RXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
  Location pin: GTPE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtpper_TXUSRCLK2)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
  Location pin: GTPE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 6.292ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mshreg_dclk_rst_reg2/CLK
  Location pin: SLICE_X40Y230.CLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 6.292ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/Mshreg_dclk_rst_reg2/CLK
  Location pin: SLICE_X40Y230.CLK
  Clock network: pcie/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 6.408ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: pcie/ext_clk.pipe_clock_i/clk_125mhz
--------------------------------------------------------------------------------
Slack: 6.408ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Logical resource: pcie/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
  Location pin: BUFGCTRL_X0Y28.I1
  Clock network: pcie/ext_clk.pipe_clock_i/clk_250mhz
--------------------------------------------------------------------------------
Slack: 6.408ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: pcie/ext_clk.pipe_clock_i/clk_125mhz
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q[14]/CLK
  Logical resource: pcie/pcie_7x_v1_8_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_10/CK
  Location pin: SLICE_X34Y216.CLK
  Clock network: pcie/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 725 paths analyzed, 450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack:                  5.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.859ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR7       Tpcicko_RXRAM         0.601   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRL12 net (fanout=4)        1.768   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[7]
    RAMB36_X1Y46.CLKARDCLKL     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.859ns (1.091ns logic, 1.768ns route)
                                                              (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  5.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.858ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR7       Tpcicko_RXRAM         0.601   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRU12 net (fanout=4)        1.767   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[7]
    RAMB36_X1Y46.CLKARDCLKU     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.858ns (1.091ns logic, 1.767ns route)
                                                              (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  5.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR1      Tpcicko_TXRAM         0.582   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRU6 net (fanout=4)        1.677   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[1]
    RAMB36_X1Y44.CLKARDCLKU    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.749ns (1.072ns logic, 1.677ns route)
                                                             (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  5.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR1      Tpcicko_TXRAM         0.582   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRL6 net (fanout=4)        1.677   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[1]
    RAMB36_X1Y44.CLKARDCLKL    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.749ns (1.072ns logic, 1.677ns route)
                                                             (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  5.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR4      Tpcicko_TXRAM         0.583   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRL9 net (fanout=4)        1.651   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[4]
    RAMB36_X1Y44.CLKARDCLKL    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.724ns (1.073ns logic, 1.651ns route)
                                                             (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR4      Tpcicko_TXRAM         0.583   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRU9 net (fanout=4)        1.649   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[4]
    RAMB36_X1Y44.CLKARDCLKU    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.722ns (1.073ns logic, 1.649ns route)
                                                             (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR7       Tpcicko_TXRAM         0.587   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRL12 net (fanout=4)        1.637   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[7]
    RAMB36_X1Y44.CLKARDCLKL     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.714ns (1.077ns logic, 1.637ns route)
                                                              (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  5.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.712ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR7       Tpcicko_TXRAM         0.587   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRU12 net (fanout=4)        1.635   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[7]
    RAMB36_X1Y44.CLKARDCLKU     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.712ns (1.077ns logic, 1.635ns route)
                                                              (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  5.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.712ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.808 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR7       Tpcicko_RXRAM         0.602   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRBWRADDRU12 net (fanout=4)        1.620   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[7]
    RAMB36_X1Y46.CLKBWRCLKU     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.712ns (1.092ns logic, 1.620ns route)
                                                              (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  5.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.712ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.808 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR7       Tpcicko_RXRAM         0.602   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRBWRADDRL12 net (fanout=4)        1.620   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[7]
    RAMB36_X1Y46.CLKBWRCLKL     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.712ns (1.092ns logic, 1.620ns route)
                                                              (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  5.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.699ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR0      Tpcicko_TXRAM         0.592   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRL5 net (fanout=4)        1.617   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[0]
    RAMB36_X1Y44.CLKARDCLKL    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.699ns (1.082ns logic, 1.617ns route)
                                                             (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR0      Tpcicko_TXRAM         0.592   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRU5 net (fanout=4)        1.615   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[0]
    RAMB36_X1Y44.CLKARDCLKU    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.697ns (1.082ns logic, 1.615ns route)
                                                             (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR6       Tpcicko_RXRAM         0.569   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRU11 net (fanout=4)        1.638   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[6]
    RAMB36_X1Y46.CLKARDCLKU     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.697ns (1.059ns logic, 1.638ns route)
                                                              (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  5.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR6       Tpcicko_RXRAM         0.569   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRL11 net (fanout=4)        1.638   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[6]
    RAMB36_X1Y46.CLKARDCLKL     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.697ns (1.059ns logic, 1.638ns route)
                                                              (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  5.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.683ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR9       Tpcicko_TXRAM         0.582   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRL14 net (fanout=4)        1.611   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[9]
    RAMB36_X1Y44.CLKARDCLKL     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.683ns (1.072ns logic, 1.611ns route)
                                                              (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.682ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWADDR9       Tpcicko_TXRAM         0.582   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRARDADDRU14 net (fanout=4)        1.610   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_waddr[9]
    RAMB36_X1Y44.CLKARDCLKU     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.682ns (1.072ns logic, 1.610ns route)
                                                              (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR5       Tpcicko_TXRAM         0.564   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRU10 net (fanout=4)        1.615   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[5]
    RAMB36_X1Y44.CLKBWRCLKU     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.669ns (1.054ns logic, 1.615ns route)
                                                              (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  5.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR5       Tpcicko_TXRAM         0.564   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRL10 net (fanout=4)        1.615   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[5]
    RAMB36_X1Y44.CLKBWRCLKL     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.669ns (1.054ns logic, 1.615ns route)
                                                              (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  5.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.673ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR9       Tpcicko_RXRAM         0.599   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRL14 net (fanout=4)        1.584   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[9]
    RAMB36_X1Y46.CLKARDCLKL     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.673ns (1.089ns logic, 1.584ns route)
                                                              (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  5.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.808 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR6       Tpcicko_RXRAM         0.595   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRBWRADDRU11 net (fanout=4)        1.586   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[6]
    RAMB36_X1Y46.CLKBWRCLKU     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.671ns (1.085ns logic, 1.586ns route)
                                                              (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.808 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR6       Tpcicko_RXRAM         0.595   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRBWRADDRL11 net (fanout=4)        1.586   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[6]
    RAMB36_X1Y46.CLKBWRCLKL     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.671ns (1.085ns logic, 1.586ns route)
                                                              (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.671ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR9       Tpcicko_RXRAM         0.599   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRU14 net (fanout=4)        1.582   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[9]
    RAMB36_X1Y46.CLKARDCLKU     Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.671ns (1.089ns logic, 1.582ns route)
                                                              (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  5.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.626ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.802 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXWDATA4   Tpcicko_TXRAM         0.579   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.DIADI4     net (fanout=1)        1.406   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_wdata[4]
    RAMB36_X1Y44.CLKARDCLKL Trdck_DIA             0.641   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         2.626ns (1.220ns logic, 1.406ns route)
                                                          (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  5.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR4      Tpcicko_RXRAM         0.602   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRL9 net (fanout=4)        1.540   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[4]
    RAMB36_X1Y46.CLKARDCLKL    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.632ns (1.092ns logic, 1.540ns route)
                                                             (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  5.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR4      Tpcicko_RXRAM         0.602   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRU9 net (fanout=4)        1.538   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[4]
    RAMB36_X1Y46.CLKARDCLKU    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.630ns (1.092ns logic, 1.538ns route)
                                                             (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.808 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR5       Tpcicko_RXRAM         0.596   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRBWRADDRU10 net (fanout=4)        1.534   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X1Y46.CLKBWRCLKU     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.620ns (1.086ns logic, 1.534ns route)
                                                              (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  5.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.808 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXRADDR5       Tpcicko_RXRAM         0.596   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRBWRADDRL10 net (fanout=4)        1.534   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X1Y46.CLKBWRCLKL     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.620ns (1.086ns logic, 1.534ns route)
                                                              (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  5.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR1      Tpcicko_RXRAM         0.586   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRU6 net (fanout=4)        1.526   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[1]
    RAMB36_X1Y46.CLKARDCLKU    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.602ns (1.076ns logic, 1.526ns route)
                                                             (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  5.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.810 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXWADDR1      Tpcicko_RXRAM         0.586   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y46.ADDRARDADDRL6 net (fanout=4)        1.526   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_rx_waddr[1]
    RAMB36_X1Y46.CLKARDCLKL    Trcck_ADDRA           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                             pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            2.602ns (1.076ns logic, 1.526ns route)
                                                             (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  5.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Destination:          pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      2.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.804 - 0.811)
  Source Clock:         pcie/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_USERCLK1_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i to pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.MIMTXRADDR7       Tpcicko_TXRAM         0.582   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i
    RAMB36_X1Y44.ADDRBWRADDRU12 net (fanout=4)        1.517   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/mim_tx_raddr[7]
    RAMB36_X1Y44.CLKBWRCLKU     Trcck_ADDRB           0.490   pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
                                                              pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl
    --------------------------------------------------------  ---------------------------
    Total                                             2.589ns (1.072ns logic, 1.517ns route)
                                                              (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y43.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y43.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y43.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y43.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y45.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y45.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y45.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y45.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y46.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y46.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y46.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y46.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X1Y44.CLKARDCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKA)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X1Y44.CLKARDCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X1Y44.CLKBWRCLKL
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 5.830ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X1Y44.CLKBWRCLKU
  Clock network: pcie/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 6.408ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: pcie/ext_clk.pipe_clock_i/userclk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 110739 paths analyzed, 15957 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.111ns.
--------------------------------------------------------------------------------
Slack:                  0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.099 - 3.290)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y206.AMUX   Tshcko                0.485   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X31Y207.A5     net (fanout=1)        0.564   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[9]
    SLICE_X31Y207.CLK    Tas                   0.039   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[5]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[9]_rt
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.524ns logic, 0.564ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.041ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (3.098 - 3.290)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y206.DMUX   Tshcko                0.485   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X31Y208.BX     net (fanout=1)        0.497   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X31Y208.CLK    Tdick                 0.059   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.544ns logic, 0.497ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.038ns (Levels of Logic = 1)
  Clock Path Skew:      -0.193ns (3.098 - 3.291)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y205.DQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[7]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7
    SLICE_X31Y209.A5     net (fanout=1)        0.620   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[7]
    SLICE_X31Y209.CLK    Tas                   0.039   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[7]_rt
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.418ns logic, 0.620ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.004ns (Levels of Logic = 1)
  Clock Path Skew:      -0.192ns (3.098 - 3.290)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y206.AQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8
    SLICE_X31Y208.C5     net (fanout=1)        0.584   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[8]
    SLICE_X31Y208.CLK    Tas                   0.041   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[3]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[8]_rt
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.420ns logic, 0.584ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 1)
  Clock Path Skew:      -0.191ns (3.099 - 3.290)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y206.DQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X28Y206.A5     net (fanout=1)        0.563   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X28Y206.CLK    Tas                   0.039   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[10]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]_rt
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.418ns logic, 0.563ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.952ns (Levels of Logic = 0)
  Clock Path Skew:      -0.193ns (3.098 - 3.291)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y205.DMUX   Tshcko                0.485   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[7]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6
    SLICE_X31Y209.AX     net (fanout=1)        0.420   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
    SLICE_X31Y209.CLK    Tdick                 0.047   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.532ns logic, 0.420ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (3.098 - 3.290)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y206.BQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X31Y209.CX     net (fanout=1)        0.523   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[4]
    SLICE_X31Y209.CLK    Tdick                 0.027   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.406ns logic, 0.523ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (3.099 - 3.290)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y206.BMUX   Tshcko                0.482   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5
    SLICE_X31Y207.AX     net (fanout=1)        0.375   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[5]
    SLICE_X31Y207.CLK    Tdick                 0.047   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[5]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.529ns logic, 0.375ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      -0.189ns (3.099 - 3.288)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y206.AQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[10]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10
    SLICE_X28Y206.AX     net (fanout=1)        0.402   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[10]
    SLICE_X28Y206.CLK    Tdick                 0.047   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg[10]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.426ns logic, 0.402ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (3.099 - 3.291)
  Source Clock:         pcie/icap_clk rising at 30.000ns
  Destination Clock:    pcie_clk rising at 32.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y204.AQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X28Y205.AX     net (fanout=1)        0.381   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X28Y205.CLK    Tdick                 0.047   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.426ns logic, 0.381ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_data_valid_o (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.683 - 0.799)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_data_valid_o to pcie/app/reg_file/CTRL_REG_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y227.BMUX   Tshcko                0.482   user_wr_req
                                                       pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B2     net (fanout=3)        0.928   pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_28
    -------------------------------------------------  ---------------------------
    Total                                      6.924ns (1.134ns logic, 5.790ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_data_valid_o (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.683 - 0.799)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_data_valid_o to pcie/app/reg_file/CTRL_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y227.BMUX   Tshcko                0.482   user_wr_req
                                                       pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B2     net (fanout=3)        0.928   pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      6.924ns (1.134ns logic, 5.790ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_data_valid_o (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.119ns (0.680 - 0.799)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_data_valid_o to pcie/app/reg_file/CTRL_REG_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y227.BMUX   Tshcko                0.482   user_wr_req
                                                       pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B2     net (fanout=3)        0.928   pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_15
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (1.134ns logic, 5.772ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_data_valid_o (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.119ns (0.680 - 0.799)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_data_valid_o to pcie/app/reg_file/CTRL_REG_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y227.BMUX   Tshcko                0.482   user_wr_req
                                                       pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B2     net (fanout=3)        0.928   pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_14
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (1.134ns logic, 5.772ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_8 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (0.683 - 0.798)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_8 to pcie/app/reg_file/CTRL_REG_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y228.AQ     Tcko                  0.379   user_addr[8]
                                                       pcie/app/rx_engine/reg_addr_o_8
    SLICE_X36Y226.B1     net (fanout=3)        0.811   user_addr[8]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_28
    -------------------------------------------------  ---------------------------
    Total                                      6.704ns (1.031ns logic, 5.673ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_8 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.704ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (0.683 - 0.798)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_8 to pcie/app/reg_file/CTRL_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y228.AQ     Tcko                  0.379   user_addr[8]
                                                       pcie/app/rx_engine/reg_addr_o_8
    SLICE_X36Y226.B1     net (fanout=3)        0.811   user_addr[8]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      6.704ns (1.031ns logic, 5.673ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_8 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.680 - 0.798)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_8 to pcie/app/reg_file/CTRL_REG_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y228.AQ     Tcko                  0.379   user_addr[8]
                                                       pcie/app/rx_engine/reg_addr_o_8
    SLICE_X36Y226.B1     net (fanout=3)        0.811   user_addr[8]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_14
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (1.031ns logic, 5.655ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_8 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.680 - 0.798)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_8 to pcie/app/reg_file/CTRL_REG_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y228.AQ     Tcko                  0.379   user_addr[8]
                                                       pcie/app/rx_engine/reg_addr_o_8
    SLICE_X36Y226.B1     net (fanout=3)        0.811   user_addr[8]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_15
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (1.031ns logic, 5.655ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_data_valid_o (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.683 - 0.799)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_data_valid_o to pcie/app/reg_file/CTRL_REG_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y227.BMUX   Tshcko                0.482   user_wr_req
                                                       pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B2     net (fanout=3)        0.928   pcie/app/rx_engine/reg_data_valid_o
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X42Y232.CE     net (fanout=27)       2.266   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X42Y232.CLK    Tceck                 0.136   pcie/app/reg_file/CTRL_REG_2
                                                       pcie/app/reg_file/CTRL_REG_2
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (1.102ns logic, 5.555ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_1 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.683 - 0.796)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_1 to pcie/app/reg_file/CTRL_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y225.BQ     Tcko                  0.379   user_addr[6]
                                                       pcie/app/rx_engine/reg_addr_o_1
    SLICE_X36Y226.B4     net (fanout=3)        0.736   user_addr[1]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (1.031ns logic, 5.598ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_1 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.683 - 0.796)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_1 to pcie/app/reg_file/CTRL_REG_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y225.BQ     Tcko                  0.379   user_addr[6]
                                                       pcie/app/rx_engine/reg_addr_o_1
    SLICE_X36Y226.B4     net (fanout=3)        0.736   user_addr[1]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_28
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (1.031ns logic, 5.598ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_1 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.680 - 0.796)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_1 to pcie/app/reg_file/CTRL_REG_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y225.BQ     Tcko                  0.379   user_addr[6]
                                                       pcie/app/rx_engine/reg_addr_o_1
    SLICE_X36Y226.B4     net (fanout=3)        0.736   user_addr[1]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_15
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (1.031ns logic, 5.580ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_1 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.680 - 0.796)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_1 to pcie/app/reg_file/CTRL_REG_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y225.BQ     Tcko                  0.379   user_addr[6]
                                                       pcie/app/rx_engine/reg_addr_o_1
    SLICE_X36Y226.B4     net (fanout=3)        0.736   user_addr[1]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_14
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (1.031ns logic, 5.580ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (0.683 - 0.798)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/CTRL_REG_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y228.AQ     Tcko                  0.379   user_addr[9]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X36Y226.B3     net (fanout=3)        0.683   user_addr[9]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_28
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (1.031ns logic, 5.545ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.576ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (0.683 - 0.798)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/CTRL_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y228.AQ     Tcko                  0.379   user_addr[9]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X36Y226.B3     net (fanout=3)        0.683   user_addr[9]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (1.031ns logic, 5.545ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.680 - 0.798)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/CTRL_REG_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y228.AQ     Tcko                  0.379   user_addr[9]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X36Y226.B3     net (fanout=3)        0.683   user_addr[9]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_15
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (1.031ns logic, 5.527ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_9 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.680 - 0.798)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_9 to pcie/app/reg_file/CTRL_REG_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y228.AQ     Tcko                  0.379   user_addr[9]
                                                       pcie/app/rx_engine/reg_addr_o_9
    SLICE_X36Y226.B3     net (fanout=3)        0.683   user_addr[9]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_14
    -------------------------------------------------  ---------------------------
    Total                                      6.558ns (1.031ns logic, 5.527ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.683 - 0.796)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/CTRL_REG_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y225.AQ     Tcko                  0.379   user_addr[13]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X36Y226.B5     net (fanout=3)        0.600   user_addr[0]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_7
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.031ns logic, 5.462ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 3)
  Clock Path Skew:      -0.113ns (0.683 - 0.796)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/CTRL_REG_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y225.AQ     Tcko                  0.379   user_addr[13]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X36Y226.B5     net (fanout=3)        0.600   user_addr[0]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X45Y231.CE     net (fanout=27)       2.501   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X45Y231.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_28
                                                       pcie/app/reg_file/CTRL_REG_28
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.031ns logic, 5.462ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/rx_engine/reg_addr_o_0 (FF)
  Destination:          pcie/app/reg_file/CTRL_REG_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.475ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.680 - 0.796)
  Source Clock:         pcie_clk rising at 0.000ns
  Destination Clock:    pcie_clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/rx_engine/reg_addr_o_0 to pcie/app/reg_file/CTRL_REG_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y225.AQ     Tcko                  0.379   user_addr[13]
                                                       pcie/app/rx_engine/reg_addr_o_0
    SLICE_X36Y226.B5     net (fanout=3)        0.600   user_addr[0]
    SLICE_X36Y226.B      Tilo                  0.105   pcie/app/reg_file/fpga_reg_wr_ack
                                                       pcie/app/reg_file/_n0554_inv111
    SLICE_X36Y227.A2     net (fanout=1)        0.658   pcie/app/reg_file/_n0554_inv11
    SLICE_X36Y227.AMUX   Tilo                  0.274   pcie/app/reg_file/processor_clr_intr
                                                       pcie/app/reg_file/_n0550_inv11
    SLICE_X8Y230.A1      net (fanout=18)       1.703   pcie/app/reg_file/_n0550_inv1
    SLICE_X8Y230.A       Tilo                  0.105   pcie/app/reg_file/CTRL_REG_16
                                                       pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o1
    SLICE_X51Y229.CE     net (fanout=27)       2.483   pcie/app/reg_file/data_valid_r_GND_45_o_AND_242_o
    SLICE_X51Y229.CLK    Tceck                 0.168   pcie/app/reg_file/CTRL_REG_15
                                                       pcie/app/reg_file/CTRL_REG_15
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (1.031ns logic, 5.444ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y49.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y49.CLKARDCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y49.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y49.CLKBWRCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y41.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y41.CLKARDCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y41.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen3.psg3/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y41.CLKBWRCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y46.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y46.CLKARDCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y46.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y46.CLKBWRCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y40.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y40.CLKARDCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y40.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen2.psg2/user_rd_fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y40.CLKBWRCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y48.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y48.CLKARDCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y48.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen1.psg1/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y48.CLKBWRCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y47.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y47.CLKARDCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y47.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen3.psg3/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y47.CLKBWRCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y45.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y45.CLKARDCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y45.CLKBWRCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/gen4.psg4/user_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y45.CLKBWRCLKU
  Clock network: pcie_clk
--------------------------------------------------------------------------------
Slack: 5.528ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: pcie/app/gen2.psg2/user_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y49.CLKARDCLKL
  Clock network: pcie_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_ICAPCLK = PERIOD TIMEGRP "CLK_ICAPCLK" TS_SYSCLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 496 paths analyzed, 323 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------
Slack:                  0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 0)
  Clock Path Skew:      -0.190ns (3.099 - 3.289)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y208.AMUX   Tshcko                0.485   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[9]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X29Y204.AX     net (fanout=1)        0.561   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[8]
    SLICE_X29Y204.CLK    Tdick                 0.047   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[8]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.532ns logic, 0.561ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (3.100 - 3.291)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y202.CMUX   Tshcko                0.483   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X26Y205.AX     net (fanout=1)        0.495   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[5]
    SLICE_X26Y205.CLK    Tdick                 0.047   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[5]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.530ns logic, 0.495ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.902ns (Levels of Logic = 0)
  Clock Path Skew:      -0.190ns (3.099 - 3.289)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y205.DMUX   Tshcko                0.485   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X28Y204.AX     net (fanout=1)        0.385   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X28Y204.CLK    Tdick                 0.032   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[0]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.902ns (0.517ns logic, 0.385ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (3.100 - 3.291)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y202.DMUX   Tshcko                0.485   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X27Y201.AX     net (fanout=1)        0.369   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X27Y201.CLK    Tdick                 0.047   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[3]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.532ns logic, 0.369ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 0)
  Clock Path Skew:      -0.189ns (3.100 - 3.289)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y208.BQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[9]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X26Y204.DX     net (fanout=1)        0.495   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[9]
    SLICE_X26Y204.CLK    Tdick                 0.024   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[4]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.403ns logic, 0.495ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.890ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (3.100 - 3.291)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y202.CQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X27Y204.AX     net (fanout=1)        0.479   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[4]
    SLICE_X27Y204.CLK    Tdick                 0.032   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[5]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.890ns (0.411ns logic, 0.479ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  0.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      -0.189ns (3.100 - 3.289)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y208.AQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[9]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X26Y205.A5     net (fanout=1)        0.447   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]
    SLICE_X26Y205.CLK    Tas                   0.039   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[5]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[7]_rt
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.418ns logic, 0.447ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.190ns (3.099 - 3.289)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y205.DQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X28Y203.CX     net (fanout=1)        0.409   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X28Y203.CLK    Tdick                 0.027   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[1]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.406ns logic, 0.409ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (3.100 - 3.291)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y202.AQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X26Y200.AX     net (fanout=1)        0.383   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[6]
    SLICE_X26Y200.CLK    Tdick                 0.047   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.426ns logic, 0.383ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  0.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.670ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (3.100 - 3.291)
  Source Clock:         pcie_clk rising at 8.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.194ns

  Clock Uncertainty:          0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y202.DQ     Tcko                  0.379   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X27Y203.AX     net (fanout=1)        0.259   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X27Y203.CLK    Tdick                 0.032   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin[6]
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.670ns (0.411ns logic, 0.259ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  1.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (1.402 - 1.692)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y41.DOBDO9  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I29        net (fanout=1)        3.307   pcie/app/config_ctrl/dout[26]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.810ns (4.503ns logic, 3.307ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/icap_en (FF)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.837ns (Levels of Logic = 0)
  Clock Path Skew:      -0.242ns (1.402 - 1.644)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/icap_en to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y209.AQ     Tcko                  0.379   pcie/app/config_ctrl/icap_en
                                                       pcie/app/config_ctrl/icap_en
    ICAP_X0Y0.RDWRB      net (fanout=3)        2.102   pcie/app/config_ctrl/icap_en
    ICAP_X0Y0.CLK        Tcapcck_RDWR          5.356   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.837ns (5.735ns logic, 2.102ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  1.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOPBDOP0Trcko_DOPB            2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I15        net (fanout=1)        3.192   pcie/app/config_ctrl/dout[8]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (4.503ns logic, 3.192ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  1.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOPBDOP0Trcko_DOPB            2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I15        net (fanout=1)        3.192   pcie/app/config_ctrl/dout[8]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (4.503ns logic, 3.192ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  2.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO2  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I5         net (fanout=1)        3.127   pcie/app/config_ctrl/dout[2]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (4.503ns logic, 3.127ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  2.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO2  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I5         net (fanout=1)        3.127   pcie/app/config_ctrl/dout[2]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.630ns (4.503ns logic, 3.127ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  2.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.475ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (1.402 - 1.692)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y41.DOBDO10 Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I28        net (fanout=1)        2.972   pcie/app/config_ctrl/dout[27]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (4.503ns logic, 2.972ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  2.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.475ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (1.402 - 1.692)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y41.DOBDO10 Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I28        net (fanout=1)        2.972   pcie/app/config_ctrl/dout[27]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (4.503ns logic, 2.972ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  2.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO4  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I3         net (fanout=1)        2.923   pcie/app/config_ctrl/dout[4]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (4.503ns logic, 2.923ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  2.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.426ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO4  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I3         net (fanout=1)        2.923   pcie/app/config_ctrl/dout[4]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (4.503ns logic, 2.923ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  2.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.396ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (1.402 - 1.692)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y41.DOBDO11 Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I27        net (fanout=1)        2.893   pcie/app/config_ctrl/dout[28]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.396ns (4.503ns logic, 2.893ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  2.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO12 Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I10        net (fanout=1)        2.888   pcie/app/config_ctrl/dout[13]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (4.503ns logic, 2.888ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  2.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO12 Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I10        net (fanout=1)        2.888   pcie/app/config_ctrl/dout[13]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (4.503ns logic, 2.888ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  2.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.381ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO8  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I14        net (fanout=1)        2.878   pcie/app/config_ctrl/dout[9]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (4.503ns logic, 2.878ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack:                  2.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.381ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO8  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I14        net (fanout=1)        2.878   pcie/app/config_ctrl/dout[9]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.381ns (4.503ns logic, 2.878ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack:                  2.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (1.402 - 1.692)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y41.DOBDO2  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I19        net (fanout=1)        2.861   pcie/app/config_ctrl/dout[20]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (4.503ns logic, 2.861ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (1.402 - 1.692)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y41.DOBDO2  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I19        net (fanout=1)        2.861   pcie/app/config_ctrl/dout[20]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.364ns (4.503ns logic, 2.861ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack:                  2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (1.402 - 1.693)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y40.DOBDO5  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I2         net (fanout=1)        2.848   pcie/app/config_ctrl/dout[5]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (4.503ns logic, 2.848ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  2.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (1.402 - 1.692)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y41.DOBDO1  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I20        net (fanout=1)        2.838   pcie/app/config_ctrl/dout[19]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (4.503ns logic, 2.838ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  2.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          pcie/app/config_ctrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      7.297ns (Levels of Logic = 0)
  Clock Path Skew:      -0.290ns (1.402 - 1.692)
  Source Clock:         pcie/icap_clk rising at 0.000ns
  Destination Clock:    pcie/icap_clk rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram to pcie/app/config_ctrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y41.DOBDO6  Trcko_DOB             2.125   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                       pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ICAP_X0Y0.I31        net (fanout=1)        2.794   pcie/app/config_ctrl/dout[24]
    ICAP_X0Y0.CLK        Tcapdck_I             2.378   pcie/app/config_ctrl/ICAPE2_inst
                                                       pcie/app/config_ctrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      7.297ns (4.503ns logic, 2.794ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_ICAPCLK = PERIOD TIMEGRP "CLK_ICAPCLK" TS_SYSCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: pcie/app/config_ctrl/ICAPE2_inst/CLK
  Logical resource: pcie/app/config_ctrl/ICAPE2_inst/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y40.CLKBWRCLKL
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y40.CLKBWRCLKU
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLKB)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y41.CLKBWRCLKL
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 7.830ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.170ns (460.829MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X1Y41.CLKBWRCLKU
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: pcie/ext_clk.pipe_clock_i/icapclk_i1/I0
  Logical resource: pcie/ext_clk.pipe_clock_i/icapclk_i1/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: pcie/ext_clk.pipe_clock_i/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9/SR
  Location pin: SLICE_X25Y202.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0/SR
  Location pin: SLICE_X25Y202.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/CK
  Location pin: SLICE_X25Y202.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[10]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10/SR
  Location pin: SLICE_X25Y202.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CK
  Location pin: SLICE_X25Y204.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CK
  Location pin: SLICE_X25Y204.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/CK
  Location pin: SLICE_X25Y204.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/SR
  Location pin: SLICE_X25Y204.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9/CK
  Location pin: SLICE_X25Y206.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9/CK
  Location pin: SLICE_X25Y206.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9/CK
  Location pin: SLICE_X25Y206.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9/SR
  Location pin: SLICE_X25Y206.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/CK
  Location pin: SLICE_X25Y206.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/CK
  Location pin: SLICE_X25Y206.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]/CLK
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/CK
  Location pin: SLICE_X25Y206.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Trpw)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]/SR
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8/SR
  Location pin: SLICE_X25Y206.SR
  Clock network: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 726 paths analyzed, 476 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.410ns.
--------------------------------------------------------------------------------
Slack:                  12.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.199ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.125 - 0.145)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y232.DQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0
    SLICE_X49Y241.C1     net (fanout=2)        0.993   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1[0]
    SLICE_X49Y241.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.B1     net (fanout=1)        0.776   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X48Y239.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X48Y239.A1     net (fanout=1)        0.563   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.CLK    Tas                   0.033   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.867ns logic, 2.332ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y209.CQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X48Y207.C2     net (fanout=19)       0.993   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[2]
    SLICE_X48Y207.C      Tilo                  0.105   pcie/app/gen2.psg2/dma_wr_addr[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.B4     net (fanout=1)        0.715   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y209.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y209.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.855ns logic, 2.257ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  12.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.687 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y237.BQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    SLICE_X46Y236.A4     net (fanout=4)        0.649   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
    SLICE_X46Y236.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X51Y238.B2     net (fanout=3)        0.940   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X51Y238.BMUX   Tilo                  0.285   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y238.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (0.898ns logic, 2.138ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  12.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.687 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y237.BQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    SLICE_X46Y236.A2     net (fanout=3)        0.674   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
    SLICE_X46Y236.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X51Y238.B2     net (fanout=3)        0.940   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X51Y238.BMUX   Tilo                  0.285   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y238.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.007ns (0.844ns logic, 2.163ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  12.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.689 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y211.CQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1_0
    SLICE_X48Y207.C3     net (fanout=2)        0.830   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg1[0]
    SLICE_X48Y207.C      Tilo                  0.105   pcie/app/gen2.psg2/dma_wr_addr[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.B4     net (fanout=1)        0.715   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y209.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y209.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.909ns logic, 2.094ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  12.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.688 - 0.733)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y242.DMUX   Tshcko                0.485   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X49Y241.C2     net (fanout=6)        0.733   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X49Y241.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.B1     net (fanout=1)        0.776   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X48Y239.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X48Y239.A1     net (fanout=1)        0.563   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.CLK    Tas                   0.033   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.919ns logic, 2.072ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  12.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.687 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y237.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    SLICE_X46Y236.A3     net (fanout=5)        0.564   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[1]
    SLICE_X46Y236.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X51Y238.B2     net (fanout=3)        0.940   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X51Y238.BMUX   Tilo                  0.285   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y238.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (0.844ns logic, 2.053ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.041ns (0.689 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y211.AMUX   Tshcko                0.525   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X48Y207.C4     net (fanout=6)        0.616   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X48Y207.C      Tilo                  0.105   pcie/app/gen2.psg2/dma_wr_addr[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.B4     net (fanout=1)        0.715   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y209.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y209.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (1.001ns logic, 1.880ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  12.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.687 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y237.CQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/reset[6]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X46Y236.A5     net (fanout=19)       0.537   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[2]
    SLICE_X46Y236.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X51Y238.B2     net (fanout=3)        0.940   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X51Y238.BMUX   Tilo                  0.285   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y238.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (0.844ns logic, 2.026ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.125 - 0.147)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y234.CQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0
    SLICE_X49Y241.C4     net (fanout=2)        0.635   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2[0]
    SLICE_X49Y241.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.B1     net (fanout=1)        0.776   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X48Y239.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X48Y239.A1     net (fanout=1)        0.563   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.CLK    Tas                   0.033   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (0.867ns logic, 1.974ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.688 - 0.733)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y242.BMUX   Tshcko                0.482   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
    SLICE_X49Y241.C3     net (fanout=1)        0.547   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
    SLICE_X49Y241.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.B1     net (fanout=1)        0.776   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X48Y239.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X48Y239.A1     net (fanout=1)        0.563   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.CLK    Tas                   0.033   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.916ns logic, 1.886ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  12.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.689 - 0.732)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y209.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
    SLICE_X48Y207.C1     net (fanout=1)        0.674   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
    SLICE_X48Y207.C      Tilo                  0.105   pcie/app/gen2.psg2/dma_wr_addr[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.B4     net (fanout=1)        0.715   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y209.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y209.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.855ns logic, 1.938ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  12.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.791ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.125 - 0.153)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y240.BQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X49Y241.C5     net (fanout=21)       0.585   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X49Y241.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.B1     net (fanout=1)        0.776   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X48Y239.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X48Y239.A1     net (fanout=1)        0.563   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.CLK    Tas                   0.033   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (0.867ns logic, 1.924ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  13.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.689 - 0.732)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y209.BQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X48Y207.C6     net (fanout=21)       0.593   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X48Y207.C      Tilo                  0.105   pcie/app/gen2.psg2/dma_wr_addr[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.B4     net (fanout=1)        0.715   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y209.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y209.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.909ns logic, 1.857ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  13.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.124 - 0.152)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y239.BQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd6
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X49Y236.C4     net (fanout=21)       0.940   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X49Y236.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[5]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.B5     net (fanout=1)        0.454   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y238.BMUX   Tilo                  0.278   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y238.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (0.837ns logic, 1.943ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  13.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.126 - 0.152)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y210.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    SLICE_X51Y208.B3     net (fanout=6)        0.712   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[0]
    SLICE_X51Y208.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X51Y209.B2     net (fanout=3)        0.670   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X51Y209.BMUX   Tilo                  0.285   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y209.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.844ns logic, 1.931ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  13.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.126 - 0.152)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y210.CQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    SLICE_X51Y208.B1     net (fanout=4)        0.698   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
    SLICE_X51Y208.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X51Y209.B2     net (fanout=3)        0.670   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X51Y209.BMUX   Tilo                  0.285   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y209.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.844ns logic, 1.917ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  13.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.687 - 0.726)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y234.BQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_done_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0
    SLICE_X49Y236.C1     net (fanout=2)        0.901   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2[0]
    SLICE_X49Y236.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[5]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.B5     net (fanout=1)        0.454   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y238.BMUX   Tilo                  0.278   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y238.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.837ns logic, 1.904ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  13.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.734ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.689 - 0.732)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y209.DQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2_0
    SLICE_X48Y207.C5     net (fanout=2)        0.615   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/rate_in_reg2[0]
    SLICE_X48Y207.C      Tilo                  0.105   pcie/app/gen2.psg2/dma_wr_addr[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.B4     net (fanout=1)        0.715   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y209.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y209.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y209.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/txratedone
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.734ns (0.855ns logic, 1.879ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  13.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.687 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y238.DMUX   Tshcko                0.527   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X49Y236.C2     net (fanout=6)        0.707   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/drp_done_reg2
    SLICE_X49Y236.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2[5]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.B5     net (fanout=1)        0.454   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X51Y238.BMUX   Tilo                  0.278   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y238.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.985ns logic, 1.710ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  13.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.687 - 0.730)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y237.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    SLICE_X46Y236.A6     net (fanout=6)        0.289   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[0]
    SLICE_X46Y236.A      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X51Y238.B2     net (fanout=3)        0.940   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X51Y238.BMUX   Tilo                  0.285   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X51Y238.A1     net (fanout=1)        0.549   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X51Y238.CLK    Tas                   0.075   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/txdlyen
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (0.898ns logic, 1.778ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  13.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.690 - 0.733)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y207.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X51Y202.D1     net (fanout=18)       1.050   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X51Y202.DMUX   Tilo                  0.288   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X51Y202.B4     net (fanout=1)        0.345   pcie/N214
    SLICE_X51Y202.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X49Y201.CE     net (fanout=2)        0.293   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X49Y201.CLK    Tceck                 0.168   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.940ns logic, 1.688ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  13.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.690 - 0.733)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y207.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X51Y202.D1     net (fanout=18)       1.050   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X51Y202.DMUX   Tilo                  0.288   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X51Y202.B4     net (fanout=1)        0.345   pcie/N214
    SLICE_X51Y202.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X49Y201.CE     net (fanout=2)        0.293   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X49Y201.CLK    Tceck                 0.168   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.940ns logic, 1.688ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  13.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.629ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.125 - 0.153)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y240.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X49Y241.C6     net (fanout=19)       0.423   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[2]
    SLICE_X49Y241.C      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/rxpmaresetdone_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.B1     net (fanout=1)        0.776   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT22
    SLICE_X48Y239.BMUX   Tilo                  0.296   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X48Y239.A1     net (fanout=1)        0.563   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.CLK    Tas                   0.033   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (0.867ns logic, 1.762ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  13.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.690 - 0.733)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y207.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X51Y202.D1     net (fanout=18)       1.050   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X51Y202.DMUX   Tilo                  0.288   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X51Y202.B4     net (fanout=1)        0.345   pcie/N214
    SLICE_X51Y202.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X48Y201.CE     net (fanout=2)        0.293   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X48Y201.CLK    Tceck                 0.136   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.908ns logic, 1.688ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  13.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.690 - 0.733)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y207.AQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X51Y202.D1     net (fanout=18)       1.050   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X51Y202.DMUX   Tilo                  0.288   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X51Y202.B4     net (fanout=1)        0.345   pcie/N214
    SLICE_X51Y202.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/rate_out[0]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X48Y201.CE     net (fanout=2)        0.293   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X48Y201.CLK    Tceck                 0.136   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.908ns logic, 1.688ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  13.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.125 - 0.153)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y240.AQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/phystatus
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_2
    SLICE_X48Y241.B4     net (fanout=19)       0.668   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm[2]
    SLICE_X48Y241.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X48Y239.B4     net (fanout=3)        0.499   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X48Y239.BMUX   Tilo                  0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X48Y239.A1     net (fanout=1)        0.563   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.CLK    Tas                   0.033   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.875ns logic, 1.730ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  13.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.205ns (3.001 - 3.206)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    pcie/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y209.BQ     Tcko                  0.433   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm_1
    SLICE_X47Y225.D4     net (fanout=21)       2.039   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_rate.gtp_pipe_rate_i/fsm[1]
    SLICE_X47Y225.CLK    Tas                   0.072   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/Mmux_DRP_START_GND_34_o_MUX_524_o11
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gtp_pipe_drp.gtp_pipe_drp_i/start_reg1
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.505ns logic, 2.039ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  13.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.125 - 0.154)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y242.CQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_2
    SLICE_X48Y241.B1     net (fanout=4)        0.699   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[2]
    SLICE_X48Y241.B      Tilo                  0.105   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/start_reg2
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT121
    SLICE_X48Y239.B4     net (fanout=3)        0.499   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT12
    SLICE_X48Y239.BMUX   Tilo                  0.304   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT24
    SLICE_X48Y239.A1     net (fanout=1)        0.563   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT23
    SLICE_X48Y239.CLK    Tas                   0.033   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/fsm_tx_FSM_FFd4
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/Mmux_fsm[3]_GND_32_o_wide_mux_36_OUT25
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_rate.gtp_pipe_rate_i/fsm_0
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.821ns logic, 1.761ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  13.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 (FF)
  Destination:          pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.561ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.124 - 0.151)
  Source Clock:         pcie/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    pcie/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.191ns

  Clock Uncertainty:          0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3 to pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y238.CQ     Tcko                  0.379   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm_3
    SLICE_X47Y236.D4     net (fanout=19)       0.675   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/fsm[3]
    SLICE_X47Y236.DMUX   Tilo                  0.293   pcie/ext_clk.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv_SW0
    SLICE_X47Y236.C3     net (fanout=1)        0.509   pcie/N218
    SLICE_X47Y236.C      Tilo                  0.105   pcie/ext_clk.pipe_clock_i/CLK_PCLK_SEL[1]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X47Y237.CE     net (fanout=2)        0.432   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/_n0184_inv
    SLICE_X47Y237.CLK    Tceck                 0.168   pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt[3]
                                                       pcie/pcie_7x_v1_8_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gtp_pipe_rate.gtp_pipe_rate_i/txdata_wait_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.945ns logic, 1.616ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 2 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum delay is   0.560ns.
--------------------------------------------------------------------------------
Slack:                  0.041ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.601ns pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Arrival 2:            1.273ns pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------
Slack:                  0.042ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            1.601ns pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Arrival 2:            1.274ns pcie/pcie_7x_v1_8_i/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.000ns|            0|            0|            0|       117638|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|         3990|            0|
| TS_CLK_125                    |      8.000ns|      6.550ns|          N/A|            0|            0|          962|            0|
| TS_CLK_USERCLK                |      8.000ns|      4.000ns|      1.705ns|            0|            0|          725|          726|
|  TS_PIPE_RATE                 |     16.000ns|      3.410ns|          N/A|            0|            0|          726|            0|
| TS_CLK_USERCLK2               |      8.000ns|      7.111ns|          N/A|            0|            0|       110739|            0|
| TS_CLK_ICAPCLK                |     10.000ns|     10.000ns|          N/A|            0|            0|          496|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 117638 paths, 0 nets, and 23418 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)
   Maximum path delay from/to any node:   3.410ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 01 15:31:48 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 833 MB



