
*** Running vivado
    with args -log MYIP_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MYIP_TOP.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MYIP_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top MYIP_TOP -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8724 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 466.172 ; gain = 101.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MYIP_TOP' [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/MYIP_TOP.v:2]
	Parameter TRN_IDLE bound to: 2'b00 
	Parameter TRN_BUSY bound to: 2'b01 
	Parameter TRN_NONSEQ bound to: 2'b10 
	Parameter TRN_SEQ bound to: 2'b11 
	Parameter RSP_OKAY bound to: 2'b00 
	Parameter RSP_ERROR bound to: 2'b01 
	Parameter RSP_RETRY bound to: 2'b10 
	Parameter RSP_SPLIT bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'pdm_m' [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/pdm.v:2]
INFO: [Synth 8-6157] synthesizing module 'sysctrl' [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/sysctrl.v:1]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Shift bound to: 1 - type: integer 
	Parameter bound bound to: 49151 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/sysctrl.v:28]
INFO: [Synth 8-226] default block is never used [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/sysctrl.v:62]
INFO: [Synth 8-6155] done synthesizing module 'sysctrl' (1#1) [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/sysctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'dbuf' [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/dbuf.v:1]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Shift bound to: 1 - type: integer 
	Parameter bound bound to: 49151 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dbuf' (2#1) [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/dbuf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pdm_m' (3#1) [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/pdm.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MYIP_TOP' (4#1) [D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.srcs/sources_1/imports/src/MYIP_TOP.v:2]
WARNING: [Synth 8-3917] design MYIP_TOP has port hresp_es1 driven by constant 0
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[31]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[30]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[29]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[28]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[27]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[26]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[25]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[24]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[23]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[22]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[21]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[20]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[19]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[18]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[1]
WARNING: [Synth 8-3331] design pdm_m has unconnected port addr[0]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port htrans[1]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port htrans[0]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hsize[2]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hsize[1]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hsize[0]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hburst[2]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hburst[1]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hburst[0]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[31]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[30]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[29]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[28]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[27]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[26]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[25]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[24]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[23]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[22]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[21]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[20]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[19]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[18]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[17]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[16]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[15]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[14]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[13]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[12]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[11]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[10]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[9]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[8]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[7]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[6]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[5]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[4]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[3]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[2]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hready
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hprot[3]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hprot[2]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hprot[1]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hprot[0]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hsel_es1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 555.242 ; gain = 191.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 555.242 ; gain = 191.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 555.242 ; gain = 191.066
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "didx" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 555.242 ; gain = 191.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	            1536K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MYIP_TOP 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sysctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module dbuf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	            1536K Bit         RAMs := 1     
Module pdm_m 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design MYIP_TOP has port hresp_es1 driven by constant 0
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port htrans[1]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port htrans[0]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hsize[2]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hsize[1]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hsize[0]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hburst[2]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hburst[1]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hburst[0]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[31]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[30]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[29]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[28]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[27]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[26]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[25]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[24]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[23]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[22]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[21]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[20]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[19]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[18]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[17]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[16]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[15]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[14]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[13]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[12]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[11]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[10]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[9]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[8]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[7]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[6]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[5]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[4]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[3]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hwdata[2]
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hready
WARNING: [Synth 8-3331] design MYIP_TOP has unconnected port hprot[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 694.059 ; gain = 329.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dbuf:       | mem_reg    | 64 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/pdm/buff_m/mem_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 694.059 ; gain = 329.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dbuf:       | mem_reg    | 64 K x 32(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pdm/buff_m/mem_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 694.441 ; gain = 330.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \pdm/ctrl_m/CS_reg_rep__3_n_0  is driving 51 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \pdm/ctrl_m/CS_reg_rep__2_n_0  is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \pdm/ctrl_m/CS_reg_rep__1_n_0  is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \pdm/ctrl_m/CS_reg_rep__0_n_0  is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \pdm/ctrl_m/CS_reg_rep_n_0  is driving 49 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |     4|
|3     |LUT1     |     2|
|4     |LUT2     |     2|
|5     |LUT3     |    50|
|6     |LUT4     |    41|
|7     |LUT5     |    21|
|8     |LUT6     |    80|
|9     |RAMB36E1 |    64|
|10    |FDCE     |   118|
|11    |FDPE     |     1|
|12    |IBUF     |    39|
|13    |OBUF     |    34|
+------+---------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |   459|
|2     |  pdm      |pdm_m   |   342|
|3     |    buff_m |dbuf    |    95|
|4     |    ctrl_m |sysctrl |   247|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 106 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 694.441 ; gain = 330.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 796.020 ; gain = 444.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 796.020 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/catch_pdm_zedboard_new/catch_pdm_zedboard_new.runs/synth_1/MYIP_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MYIP_TOP_utilization_synth.rpt -pb MYIP_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 13 23:43:17 2020...
