// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pow_generic_double_s_HH_
#define _pow_generic_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "chacha_hw_mul_69neOg.h"
#include "chacha_hw_mul_72nfYi.h"
#include "chacha_hw_mul_43ng8j.h"
#include "chacha_hw_mul_49nhbi.h"
#include "chacha_hw_mul_50nibs.h"
#include "chacha_hw_mac_muljbC.h"
#include "pow_generic_doublbkb.h"
#include "pow_generic_doublcud.h"
#include "pow_generic_doubldEe.h"

namespace ap_rtl {

struct pow_generic_double_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > exp;
    sc_out< sc_lv<64> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pow_generic_double_s(sc_module_name name);
    SC_HAS_PROCESS(pow_generic_double_s);

    ~pow_generic_double_s();

    sc_trace_file* mVcdFile;

    pow_generic_doublbkb* pow_reduce_anonymo_2_U;
    pow_generic_doublcud* pow_reduce_anonymo_U;
    pow_generic_doubldEe* pow_reduce_anonymo_3_U;
    chacha_hw_mul_69neOg<1,5,69,54,122>* chacha_hw_mul_69neOg_U1;
    chacha_hw_mul_72nfYi<1,5,72,13,83>* chacha_hw_mul_72nfYi_U2;
    chacha_hw_mul_43ng8j<1,2,43,36,79>* chacha_hw_mul_43ng8j_U3;
    chacha_hw_mul_49nhbi<1,2,49,44,93>* chacha_hw_mul_49nhbi_U4;
    chacha_hw_mul_50nibs<1,2,50,50,100>* chacha_hw_mul_50nibs_U5;
    chacha_hw_mac_muljbC<1,1,16,16,19,31>* chacha_hw_mac_muljbC_U6;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_2_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_2_ce0;
    sc_signal< sc_lv<58> > pow_reduce_anonymo_2_q0;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_ce0;
    sc_signal< sc_lv<26> > pow_reduce_anonymo_q0;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_address1;
    sc_signal< sc_logic > pow_reduce_anonymo_ce1;
    sc_signal< sc_lv<26> > pow_reduce_anonymo_q1;
    sc_signal< sc_lv<8> > pow_reduce_anonymo_3_address0;
    sc_signal< sc_logic > pow_reduce_anonymo_3_ce0;
    sc_signal< sc_lv<42> > pow_reduce_anonymo_3_q0;
    sc_signal< sc_lv<11> > tmp_V_fu_330_p4;
    sc_signal< sc_lv<11> > tmp_V_reg_1145;
    sc_signal< sc_lv<11> > tmp_V_reg_1145_pp0_iter1_reg;
    sc_signal< sc_lv<11> > tmp_V_reg_1145_pp0_iter2_reg;
    sc_signal< sc_lv<11> > tmp_V_reg_1145_pp0_iter3_reg;
    sc_signal< sc_lv<11> > tmp_V_reg_1145_pp0_iter4_reg;
    sc_signal< sc_lv<11> > tmp_V_reg_1145_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln833_fu_344_p2;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln833_reg_1151_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln415_fu_388_p2;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln415_reg_1155_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln460_fu_420_p2;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln460_reg_1159_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln467_fu_434_p2;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln467_reg_1163_pp0_iter24_reg;
    sc_signal< sc_lv<54> > e_frac_V_2_fu_454_p3;
    sc_signal< sc_lv<54> > e_frac_V_2_reg_1167;
    sc_signal< sc_lv<122> > grp_fu_465_p2;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter6_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter7_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter8_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter9_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter10_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter11_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter12_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter13_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter14_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter15_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter16_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter17_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter18_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter19_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter20_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter21_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter22_reg;
    sc_signal< sc_lv<122> > m_frac_l_V_reg_1177_pp0_iter23_reg;
    sc_signal< sc_lv<12> > m_exp_fu_474_p2;
    sc_signal< sc_lv<12> > m_exp_reg_1186;
    sc_signal< sc_lv<1> > isNeg_fu_483_p3;
    sc_signal< sc_lv<1> > isNeg_reg_1192;
    sc_signal< sc_lv<11> > ush_1_fu_491_p2;
    sc_signal< sc_lv<11> > ush_1_reg_1197;
    sc_signal< sc_lv<32> > sext_ln1311_2_fu_508_p1;
    sc_signal< sc_lv<32> > sext_ln1311_2_reg_1202;
    sc_signal< sc_lv<130> > m_fix_l_V_fu_539_p3;
    sc_signal< sc_lv<130> > m_fix_l_V_reg_1207;
    sc_signal< sc_lv<71> > m_fix_V_reg_1214;
    sc_signal< sc_lv<71> > m_fix_V_reg_1214_pp0_iter8_reg;
    sc_signal< sc_lv<71> > m_fix_V_reg_1214_pp0_iter9_reg;
    sc_signal< sc_lv<71> > m_fix_V_reg_1214_pp0_iter10_reg;
    sc_signal< sc_lv<71> > m_fix_V_reg_1214_pp0_iter11_reg;
    sc_signal< sc_lv<71> > m_fix_V_reg_1214_pp0_iter12_reg;
    sc_signal< sc_lv<71> > m_fix_V_reg_1214_pp0_iter13_reg;
    sc_signal< sc_lv<16> > m_fix_hi_V_reg_1219;
    sc_signal< sc_lv<1> > p_Result_16_reg_1224;
    sc_signal< sc_lv<1> > icmp_ln657_fu_628_p2;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln657_reg_1229_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_fu_633_p2;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln657_1_reg_1233_pp0_iter23_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_fu_692_p3;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter9_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter10_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter11_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter12_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter13_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter14_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter15_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter16_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter17_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter18_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter19_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter20_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter21_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter22_reg;
    sc_signal< sc_lv<13> > r_exp_V_3_reg_1238_pp0_iter23_reg;
    sc_signal< sc_lv<71> > m_fix_a_V_reg_1250;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1255;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1255_pp0_iter15_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1255_pp0_iter16_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1255_pp0_iter17_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1255_pp0_iter18_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1255_pp0_iter19_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1260;
    sc_signal< sc_lv<8> > Z2_V_reg_1260_pp0_iter15_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1260_pp0_iter16_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1260_pp0_iter17_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1260_pp0_iter18_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1260_pp0_iter19_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1260_pp0_iter20_reg;
    sc_signal< sc_lv<8> > Z3_V_fu_751_p4;
    sc_signal< sc_lv<8> > Z3_V_reg_1267;
    sc_signal< sc_lv<8> > Z3_V_reg_1267_pp0_iter15_reg;
    sc_signal< sc_lv<35> > Z4_V_fu_761_p1;
    sc_signal< sc_lv<35> > Z4_V_reg_1272;
    sc_signal< sc_lv<36> > ret_V_4_fu_802_p2;
    sc_signal< sc_lv<36> > ret_V_4_reg_1287;
    sc_signal< sc_lv<36> > ret_V_4_reg_1287_pp0_iter16_reg;
    sc_signal< sc_lv<36> > ret_V_4_reg_1287_pp0_iter17_reg;
    sc_signal< sc_lv<26> > p_Val2_18_reg_1293;
    sc_signal< sc_lv<43> > tmp_i_fu_808_p4;
    sc_signal< sc_lv<43> > tmp_i_reg_1298;
    sc_signal< sc_lv<43> > tmp_i_reg_1298_pp0_iter17_reg;
    sc_signal< sc_lv<20> > tmp_reg_1313;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_fu_858_p2;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1323;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1323_pp0_iter19_reg;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1323_pp0_iter20_reg;
    sc_signal< sc_lv<40> > tmp_s_reg_1329;
    sc_signal< sc_lv<40> > tmp_s_reg_1329_pp0_iter19_reg;
    sc_signal< sc_lv<40> > tmp_s_reg_1329_pp0_iter20_reg;
    sc_signal< sc_lv<36> > tmp_2_reg_1350;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1355;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1355_pp0_iter22_reg;
    sc_signal< sc_lv<50> > exp_Z1P_m_1_V_reg_1360;
    sc_signal< sc_lv<50> > exp_Z1_hi_V_reg_1365;
    sc_signal< sc_lv<59> > ret_V_6_fu_976_p2;
    sc_signal< sc_lv<59> > ret_V_6_reg_1380;
    sc_signal< sc_lv<100> > grp_fu_967_p2;
    sc_signal< sc_lv<100> > r_V_18_reg_1385;
    sc_signal< sc_lv<58> > trunc_ln1146_fu_982_p1;
    sc_signal< sc_lv<58> > trunc_ln1146_reg_1391;
    sc_signal< sc_lv<1> > grp_fu_312_p2;
    sc_signal< sc_lv<1> > icmp_ln849_1_reg_1396;
    sc_signal< sc_lv<1> > or_ln657_fu_1075_p2;
    sc_signal< sc_lv<1> > or_ln657_reg_1400;
    sc_signal< sc_lv<1> > icmp_ln853_fu_1080_p2;
    sc_signal< sc_lv<1> > icmp_ln853_reg_1404;
    sc_signal< sc_lv<52> > tmp_V_1_reg_1408;
    sc_signal< sc_lv<11> > trunc_ln168_fu_1096_p1;
    sc_signal< sc_lv<11> > trunc_ln168_reg_1413;
    sc_signal< sc_lv<64> > select_ln658_fu_1107_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > ap_phi_mux_p_01254_phi_fu_274_p12;
    sc_signal< sc_lv<64> > bitcast_ln512_fu_1129_p1;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter25_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter11_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter12_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter13_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter14_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter15_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter16_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter17_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter18_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter19_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter20_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter21_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter22_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter23_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter24_p_01254_reg_267;
    sc_signal< sc_lv<64> > ap_phi_mux_UnifiedRetVal_phi_fu_296_p4;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_293;
    sc_signal< sc_lv<64> > zext_ln498_fu_775_p1;
    sc_signal< sc_lv<64> > zext_ln498_2_fu_780_p1;
    sc_signal< sc_lv<64> > zext_ln498_3_fu_839_p1;
    sc_signal< sc_lv<64> > zext_ln498_1_fu_895_p1;
    sc_signal< sc_lv<13> > r_exp_V_2_fu_1067_p3;
    sc_signal< sc_lv<3> > grp_fu_303_p4;
    sc_signal< sc_lv<64> > p_Val2_s_fu_318_p1;
    sc_signal< sc_lv<52> > p_Val2_36_fu_340_p1;
    sc_signal< sc_lv<1> > icmp_ln833_1_fu_350_p2;
    sc_signal< sc_lv<1> > icmp_ln833_2_fu_356_p2;
    sc_signal< sc_lv<1> > icmp_ln837_fu_368_p2;
    sc_signal< sc_lv<1> > and_ln18_1_fu_374_p2;
    sc_signal< sc_lv<32> > or_ln415_1_fu_380_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_322_p3;
    sc_signal< sc_lv<1> > and_ln18_fu_362_p2;
    sc_signal< sc_lv<1> > xor_ln936_fu_394_p2;
    sc_signal< sc_lv<1> > y_is_pinf_fu_400_p2;
    sc_signal< sc_lv<32> > or_ln460_2_fu_412_p3;
    sc_signal< sc_lv<1> > y_is_ninf_fu_406_p2;
    sc_signal< sc_lv<32> > or_ln467_2_fu_426_p3;
    sc_signal< sc_lv<54> > p_Result_15_fu_440_p3;
    sc_signal< sc_lv<54> > e_frac_V_fu_448_p2;
    sc_signal< sc_lv<69> > grp_fu_465_p0;
    sc_signal< sc_lv<12> > zext_ln502_fu_471_p1;
    sc_signal< sc_lv<12> > sext_ln1311_1_fu_496_p1;
    sc_signal< sc_lv<12> > ush_fu_500_p3;
    sc_signal< sc_lv<122> > zext_ln1287_1_fu_516_p1;
    sc_signal< sc_lv<131> > sext_ln657_2_fu_480_p1;
    sc_signal< sc_lv<131> > zext_ln1287_fu_512_p1;
    sc_signal< sc_lv<122> > r_V_fu_520_p2;
    sc_signal< sc_lv<131> > r_V_1_fu_525_p2;
    sc_signal< sc_lv<130> > sext_ln1312_fu_531_p1;
    sc_signal< sc_lv<130> > trunc_ln1312_fu_535_p1;
    sc_signal< sc_lv<130> > zext_ln1253_fu_553_p1;
    sc_signal< sc_lv<130> > r_V_2_fu_556_p2;
    sc_signal< sc_lv<130> > r_V_3_fu_561_p2;
    sc_signal< sc_lv<32> > sext_ln1311_fu_550_p1;
    sc_signal< sc_lv<122> > zext_ln1285_fu_580_p1;
    sc_signal< sc_lv<122> > r_V_5_fu_584_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_573_p3;
    sc_signal< sc_lv<130> > sext_ln581_fu_589_p1;
    sc_signal< sc_lv<130> > select_ln581_fu_593_p3;
    sc_signal< sc_lv<130> > r_V_13_fu_566_p3;
    sc_signal< sc_lv<130> > sext_ln657_1_fu_547_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_642_p3;
    sc_signal< sc_lv<31> > grp_fu_1134_p3;
    sc_signal< sc_lv<18> > trunc_ln805_fu_669_p1;
    sc_signal< sc_lv<13> > tmp_1_fu_653_p4;
    sc_signal< sc_lv<1> > icmp_ln805_fu_672_p2;
    sc_signal< sc_lv<13> > add_ln805_fu_678_p2;
    sc_signal< sc_lv<1> > p_Result_8_fu_662_p3;
    sc_signal< sc_lv<13> > select_ln805_fu_684_p3;
    sc_signal< sc_lv<72> > grp_fu_703_p0;
    sc_signal< sc_lv<83> > grp_fu_703_p2;
    sc_signal< sc_lv<72> > lhs_V_fu_719_p1;
    sc_signal< sc_lv<72> > rhs_V_1_fu_722_p1;
    sc_signal< sc_lv<72> > ret_V_3_fu_725_p2;
    sc_signal< sc_lv<8> > Z4_ind_V_fu_765_p4;
    sc_signal< sc_lv<10> > f_Z4_V_fu_785_p4;
    sc_signal< sc_lv<36> > lhs_V_1_fu_795_p1;
    sc_signal< sc_lv<36> > rhs_V_2_fu_798_p1;
    sc_signal< sc_lv<43> > grp_fu_823_p0;
    sc_signal< sc_lv<36> > grp_fu_823_p1;
    sc_signal< sc_lv<79> > grp_fu_823_p2;
    sc_signal< sc_lv<36> > zext_ln657_fu_846_p1;
    sc_signal< sc_lv<36> > add_ln657_fu_849_p2;
    sc_signal< sc_lv<44> > zext_ln657_1_fu_854_p1;
    sc_signal< sc_lv<44> > ret_V_5_fu_843_p1;
    sc_signal< sc_lv<49> > lshr_ln662_6_fu_874_p4;
    sc_signal< sc_lv<49> > grp_fu_889_p0;
    sc_signal< sc_lv<44> > grp_fu_889_p1;
    sc_signal< sc_lv<93> > grp_fu_889_p2;
    sc_signal< sc_lv<51> > lhs_V_2_fu_909_p5;
    sc_signal< sc_lv<44> > zext_ln657_2_fu_923_p1;
    sc_signal< sc_lv<44> > add_ln657_2_fu_926_p2;
    sc_signal< sc_lv<52> > zext_ln657_3_fu_931_p1;
    sc_signal< sc_lv<52> > zext_ln682_fu_919_p1;
    sc_signal< sc_lv<52> > exp_Z1P_m_1_l_V_fu_935_p2;
    sc_signal< sc_lv<50> > grp_fu_967_p0;
    sc_signal< sc_lv<50> > grp_fu_967_p1;
    sc_signal< sc_lv<59> > lhs_V_3_fu_973_p1;
    sc_signal< sc_lv<108> > lhs_V_4_fu_986_p3;
    sc_signal< sc_lv<108> > zext_ln657_5_fu_993_p1;
    sc_signal< sc_lv<107> > zext_ln1146_fu_996_p1;
    sc_signal< sc_lv<107> > trunc_ln2_fu_999_p3;
    sc_signal< sc_lv<108> > ret_V_7_fu_1006_p2;
    sc_signal< sc_lv<107> > add_ln1146_1_fu_1012_p2;
    sc_signal< sc_lv<58> > tmp_3_fu_1036_p4;
    sc_signal< sc_lv<1> > tmp_7_fu_1028_p3;
    sc_signal< sc_lv<59> > trunc_ln3_fu_1018_p4;
    sc_signal< sc_lv<59> > and_ln_fu_1046_p3;
    sc_signal< sc_lv<13> > r_exp_V_fu_1054_p2;
    sc_signal< sc_lv<59> > select_ln656_fu_1059_p3;
    sc_signal< sc_lv<1> > tmp_10_fu_1100_p3;
    sc_signal< sc_lv<11> > out_exp_V_fu_1115_p2;
    sc_signal< sc_lv<64> > p_Result_17_fu_1120_p4;
    sc_signal< sc_lv<16> > grp_fu_1134_p0;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to24;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<79> > grp_fu_823_p00;
    sc_signal< sc_lv<79> > grp_fu_823_p10;
    sc_signal< sc_lv<93> > grp_fu_889_p00;
    sc_signal< sc_lv<93> > grp_fu_889_p10;
    sc_signal< sc_lv<100> > grp_fu_967_p00;
    sc_signal< sc_lv<100> > grp_fu_967_p10;
    sc_signal< bool > ap_condition_711;
    sc_signal< bool > ap_condition_803;
    sc_signal< bool > ap_condition_794;
    sc_signal< bool > ap_condition_139;
    sc_signal< bool > ap_condition_682;
    sc_signal< bool > ap_condition_798;
    sc_signal< bool > ap_condition_721;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_3FF0000000000000;
    static const sc_lv<64> ap_const_lv64_7FFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_7FF0000000000000;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<122> ap_const_lv122_B17217F7D1CF79ABC;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_81;
    static const sc_lv<32> ap_const_lv32_72;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<83> ap_const_lv83_58B90BFBE8E7BCD5E4;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<59> ap_const_lv59_10;
    static const sc_lv<49> ap_const_lv49_0;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_6B;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<13> ap_const_lv13_1C02;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_79;
    static const sc_lv<31> ap_const_lv31_5C55;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Z3_V_fu_751_p4();
    void thread_Z4_V_fu_761_p1();
    void thread_Z4_ind_V_fu_765_p4();
    void thread_add_ln1146_1_fu_1012_p2();
    void thread_add_ln657_2_fu_926_p2();
    void thread_add_ln657_fu_849_p2();
    void thread_add_ln805_fu_678_p2();
    void thread_and_ln18_1_fu_374_p2();
    void thread_and_ln18_fu_362_p2();
    void thread_and_ln_fu_1046_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_139();
    void thread_ap_condition_682();
    void thread_ap_condition_711();
    void thread_ap_condition_721();
    void thread_ap_condition_794();
    void thread_ap_condition_798();
    void thread_ap_condition_803();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to24();
    void thread_ap_phi_mux_UnifiedRetVal_phi_fu_296_p4();
    void thread_ap_phi_mux_p_01254_phi_fu_274_p12();
    void thread_ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_293();
    void thread_ap_phi_reg_pp0_iter0_p_01254_reg_267();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_bitcast_ln512_fu_1129_p1();
    void thread_e_frac_V_2_fu_454_p3();
    void thread_e_frac_V_fu_448_p2();
    void thread_exp_Z1P_m_1_l_V_fu_935_p2();
    void thread_exp_Z2P_m_1_V_fu_858_p2();
    void thread_f_Z4_V_fu_785_p4();
    void thread_grp_fu_1134_p0();
    void thread_grp_fu_303_p4();
    void thread_grp_fu_312_p2();
    void thread_grp_fu_465_p0();
    void thread_grp_fu_703_p0();
    void thread_grp_fu_823_p0();
    void thread_grp_fu_823_p00();
    void thread_grp_fu_823_p1();
    void thread_grp_fu_823_p10();
    void thread_grp_fu_889_p0();
    void thread_grp_fu_889_p00();
    void thread_grp_fu_889_p1();
    void thread_grp_fu_889_p10();
    void thread_grp_fu_967_p0();
    void thread_grp_fu_967_p00();
    void thread_grp_fu_967_p1();
    void thread_grp_fu_967_p10();
    void thread_icmp_ln415_fu_388_p2();
    void thread_icmp_ln460_fu_420_p2();
    void thread_icmp_ln467_fu_434_p2();
    void thread_icmp_ln657_1_fu_633_p2();
    void thread_icmp_ln657_fu_628_p2();
    void thread_icmp_ln805_fu_672_p2();
    void thread_icmp_ln833_1_fu_350_p2();
    void thread_icmp_ln833_2_fu_356_p2();
    void thread_icmp_ln833_fu_344_p2();
    void thread_icmp_ln837_fu_368_p2();
    void thread_icmp_ln853_fu_1080_p2();
    void thread_isNeg_fu_483_p3();
    void thread_lhs_V_1_fu_795_p1();
    void thread_lhs_V_2_fu_909_p5();
    void thread_lhs_V_3_fu_973_p1();
    void thread_lhs_V_4_fu_986_p3();
    void thread_lhs_V_fu_719_p1();
    void thread_lshr_ln662_6_fu_874_p4();
    void thread_m_exp_fu_474_p2();
    void thread_m_fix_l_V_fu_539_p3();
    void thread_or_ln415_1_fu_380_p3();
    void thread_or_ln460_2_fu_412_p3();
    void thread_or_ln467_2_fu_426_p3();
    void thread_or_ln657_fu_1075_p2();
    void thread_out_exp_V_fu_1115_p2();
    void thread_p_Result_15_fu_440_p3();
    void thread_p_Result_17_fu_1120_p4();
    void thread_p_Result_8_fu_662_p3();
    void thread_p_Result_s_fu_322_p3();
    void thread_p_Val2_36_fu_340_p1();
    void thread_p_Val2_s_fu_318_p1();
    void thread_pow_reduce_anonymo_2_address0();
    void thread_pow_reduce_anonymo_2_ce0();
    void thread_pow_reduce_anonymo_3_address0();
    void thread_pow_reduce_anonymo_3_ce0();
    void thread_pow_reduce_anonymo_address0();
    void thread_pow_reduce_anonymo_address1();
    void thread_pow_reduce_anonymo_ce0();
    void thread_pow_reduce_anonymo_ce1();
    void thread_r_V_13_fu_566_p3();
    void thread_r_V_1_fu_525_p2();
    void thread_r_V_2_fu_556_p2();
    void thread_r_V_3_fu_561_p2();
    void thread_r_V_5_fu_584_p2();
    void thread_r_V_fu_520_p2();
    void thread_r_exp_V_2_fu_1067_p3();
    void thread_r_exp_V_3_fu_692_p3();
    void thread_r_exp_V_fu_1054_p2();
    void thread_ret_V_3_fu_725_p2();
    void thread_ret_V_4_fu_802_p2();
    void thread_ret_V_5_fu_843_p1();
    void thread_ret_V_6_fu_976_p2();
    void thread_ret_V_7_fu_1006_p2();
    void thread_rhs_V_1_fu_722_p1();
    void thread_rhs_V_2_fu_798_p1();
    void thread_rhs_V_fu_642_p3();
    void thread_select_ln581_fu_593_p3();
    void thread_select_ln656_fu_1059_p3();
    void thread_select_ln658_fu_1107_p3();
    void thread_select_ln805_fu_684_p3();
    void thread_sext_ln1311_1_fu_496_p1();
    void thread_sext_ln1311_2_fu_508_p1();
    void thread_sext_ln1311_fu_550_p1();
    void thread_sext_ln1312_fu_531_p1();
    void thread_sext_ln581_fu_589_p1();
    void thread_sext_ln657_1_fu_547_p1();
    void thread_sext_ln657_2_fu_480_p1();
    void thread_tmp_10_fu_1100_p3();
    void thread_tmp_1_fu_653_p4();
    void thread_tmp_3_fu_1036_p4();
    void thread_tmp_4_fu_573_p3();
    void thread_tmp_7_fu_1028_p3();
    void thread_tmp_V_fu_330_p4();
    void thread_tmp_i_fu_808_p4();
    void thread_trunc_ln1146_fu_982_p1();
    void thread_trunc_ln1312_fu_535_p1();
    void thread_trunc_ln168_fu_1096_p1();
    void thread_trunc_ln2_fu_999_p3();
    void thread_trunc_ln3_fu_1018_p4();
    void thread_trunc_ln805_fu_669_p1();
    void thread_ush_1_fu_491_p2();
    void thread_ush_fu_500_p3();
    void thread_xor_ln936_fu_394_p2();
    void thread_y_is_ninf_fu_406_p2();
    void thread_y_is_pinf_fu_400_p2();
    void thread_zext_ln1146_fu_996_p1();
    void thread_zext_ln1253_fu_553_p1();
    void thread_zext_ln1285_fu_580_p1();
    void thread_zext_ln1287_1_fu_516_p1();
    void thread_zext_ln1287_fu_512_p1();
    void thread_zext_ln498_1_fu_895_p1();
    void thread_zext_ln498_2_fu_780_p1();
    void thread_zext_ln498_3_fu_839_p1();
    void thread_zext_ln498_fu_775_p1();
    void thread_zext_ln502_fu_471_p1();
    void thread_zext_ln657_1_fu_854_p1();
    void thread_zext_ln657_2_fu_923_p1();
    void thread_zext_ln657_3_fu_931_p1();
    void thread_zext_ln657_5_fu_993_p1();
    void thread_zext_ln657_fu_846_p1();
    void thread_zext_ln682_fu_919_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
