#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Dec 10 19:55:19 2018
# Process ID: 7552
# Current directory: H:/KES-181191/Lab3/A3_vga-v3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5480 H:\KES-181191\Lab3\A3_vga-v3\A1_vga_2.xpr
# Log file: H:/KES-181191/Lab3/A3_vga-v3/vivado.log
# Journal file: H:/KES-181191/Lab3/A3_vga-v3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.xpr
update_compile_order -fileset sources_1
open_bd_design {H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {h:/KES-181191/Lab3/ip_repo-v2/lab3_a1_vga_v2_1.0 H:/KES-181191/Lab3/ip_repo-v3} [current_project]
update_ip_catalog
set_property  ip_repo_paths  h:/KES-181191/Lab3/ip_repo-v3 [current_project]
update_ip_catalog
set_property  ip_repo_paths  h:/KES-181191/Lab3/ip_repo-v2/lab3_a1_vga_v2_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {h:/KES-181191/Lab3/ip_repo-v2/lab3_a1_vga_v2_1.0 H:/KES-181191/Lab3/ip_repo-v3/lab3_a1_vga_v2_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  h:/KES-181191/Lab3/ip_repo-v3/lab3_a1_vga_v2_1.0 [current_project]
update_ip_catalog
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name lab3_a1_vga_v2_v1_0_project -directory H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.tmp/lab3_a1_vga_v2_v1_0_project h:/KES-181191/Lab3/ip_repo-v3/lab3_a1_vga_v2_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse H:/KES-181191/Lab3/ip_repo-v3/lab3_a1_vga_v2_1.0/src/vga_sync.vhd
ipx::merge_project_changes files [ipx::current_core]
remove_files -fileset constrs_1 H:/KES-181191/Lab3/ip_repo-v3/lab3_a1_vga_v2_1.0/src/vga_sync.vhd
add_files -norecurse H:/KES-181191/Lab3/ip_repo-v3/lab3_a1_vga_v2_1.0/src/vga_sync.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path h:/KES-181191/Lab3/ip_repo-v3/lab3_a1_vga_v2_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_lab3_a1_vga_v2_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:lab3_a1_vga_v2:1.0 [get_ips  design_1_lab3_a1_vga_v2_0_0] -log ip_upgrade.log
generate_target all [get_files  H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.srcs/sources_1/bd/design_1/design_1.bd] -directory H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.ip_user_files/sim_scripts -ip_user_files_dir H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.ip_user_files -ipstatic_source_dir H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.runs/impl_1/design_1_wrapper.sysdef H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.sdk -hwspec H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name lab3_a1_vga_v2_v1_0_project -directory H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.tmp/lab3_a1_vga_v2_v1_0_project h:/KES-181191/Lab3/ip_repo-v3/lab3_a1_vga_v2_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
launch_sdk -workspace H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.sdk -hwspec H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.sdk/design_1_wrapper.hdf
launch_sdk -workspace H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.sdk -hwspec H:/KES-181191/Lab3/A3_vga-v3/A1_vga_2.sdk/design_1_wrapper.hdf
close_project
