// Seed: 3083293116
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output logic id_2,
    input tri id_3,
    input tri1 id_4
);
  reg id_6;
  always @(*) begin : LABEL_0
    id_6 <= id_3;
    id_6 <= id_0;
    if (1) id_2 = id_6;
  end
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9
    , id_16,
    input wand id_10,
    input uwire id_11,
    output logic id_12,
    output supply1 id_13,
    output uwire id_14
);
  always @(1) begin : LABEL_0
    id_12 <= 1;
  end
  module_0 modCall_1 (
      id_9,
      id_10,
      id_12,
      id_10,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
