//   Ordt 171103.01 autogenerated file 
//   Input: NVDLA_CDMA.rdl
//   Parms: opendla.parms
//   Date: Tue Feb 18 10:18:51 CET 2020
//

//
//---------- module addrmap_NVDLA_jrdl_logic
//
module addrmap_NVDLA_jrdl_logic
(
  clk,
  reset,
  d2l_NVDLA_CDMA_S_STATUS_w,
  d2l_NVDLA_CDMA_S_STATUS_we,
  d2l_NVDLA_CDMA_S_STATUS_re,
  d2l_NVDLA_CDMA_S_POINTER_w,
  d2l_NVDLA_CDMA_S_POINTER_we,
  d2l_NVDLA_CDMA_S_POINTER_re,
  d2l_NVDLA_CDMA_S_ARBITER_w,
  d2l_NVDLA_CDMA_S_ARBITER_we,
  d2l_NVDLA_CDMA_S_ARBITER_re,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re,
  d2l_NVDLA_CDMA_D_OP_ENABLE_w,
  d2l_NVDLA_CDMA_D_OP_ENABLE_we,
  d2l_NVDLA_CDMA_D_OP_ENABLE_re,
  d2l_NVDLA_CDMA_D_MISC_CFG_w,
  d2l_NVDLA_CDMA_D_MISC_CFG_we,
  d2l_NVDLA_CDMA_D_MISC_CFG_re,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_w,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_we,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_re,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_w,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_we,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_re,
  d2l_NVDLA_CDMA_D_DAIN_MAP_w,
  d2l_NVDLA_CDMA_D_DAIN_MAP_we,
  d2l_NVDLA_CDMA_D_DAIN_MAP_re,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_w,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_we,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_re,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_w,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_we,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_re,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_w,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_we,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_re,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WMB_BYTES_w,
  d2l_NVDLA_CDMA_D_WMB_BYTES_we,
  d2l_NVDLA_CDMA_D_WMB_BYTES_re,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_w,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_we,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_re,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re,
  d2l_NVDLA_CDMA_D_CVT_CFG_w,
  d2l_NVDLA_CDMA_D_CVT_CFG_we,
  d2l_NVDLA_CDMA_D_CVT_CFG_re,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_w,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_we,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_re,
  d2l_NVDLA_CDMA_D_CVT_SCALE_w,
  d2l_NVDLA_CDMA_D_CVT_SCALE_we,
  d2l_NVDLA_CDMA_D_CVT_SCALE_re,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_w,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_we,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_re,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_w,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_we,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_re,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re,
  d2l_NVDLA_CDMA_D_BANK_w,
  d2l_NVDLA_CDMA_D_BANK_we,
  d2l_NVDLA_CDMA_D_BANK_re,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re,
  d2l_NVDLA_CDMA_D_CYA_w,
  d2l_NVDLA_CDMA_D_CYA_we,
  d2l_NVDLA_CDMA_D_CYA_re,
  h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w,
  h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w,
  h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w,
  h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w,
  h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w,
  h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w,
  h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w,
  h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w,
  h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w,

  l2d_NVDLA_CDMA_S_STATUS_r,
  l2d_NVDLA_CDMA_S_POINTER_r,
  l2d_NVDLA_CDMA_S_ARBITER_r,
  l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r,
  l2d_NVDLA_CDMA_D_OP_ENABLE_r,
  l2d_NVDLA_CDMA_D_MISC_CFG_r,
  l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r,
  l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r,
  l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r,
  l2d_NVDLA_CDMA_D_LINE_STRIDE_r,
  l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r,
  l2d_NVDLA_CDMA_D_SURF_STRIDE_r,
  l2d_NVDLA_CDMA_D_DAIN_MAP_r,
  l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r,
  l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r,
  l2d_NVDLA_CDMA_D_BATCH_NUMBER_r,
  l2d_NVDLA_CDMA_D_BATCH_STRIDE_r,
  l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r,
  l2d_NVDLA_CDMA_D_FETCH_GRAIN_r,
  l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r,
  l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r,
  l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r,
  l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r,
  l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r,
  l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WMB_BYTES_r,
  l2d_NVDLA_CDMA_D_MEAN_FORMAT_r,
  l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r,
  l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r,
  l2d_NVDLA_CDMA_D_CVT_CFG_r,
  l2d_NVDLA_CDMA_D_CVT_OFFSET_r,
  l2d_NVDLA_CDMA_D_CVT_SCALE_r,
  l2d_NVDLA_CDMA_D_CONV_STRIDE_r,
  l2d_NVDLA_CDMA_D_ZERO_PADDING_r,
  l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r,
  l2d_NVDLA_CDMA_D_BANK_r,
  l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r,
  l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r,
  l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r,
  l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r,
  l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r,
  l2d_NVDLA_CDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r,
  l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r,
  l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r,
  l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r,
  l2d_NVDLA_CDMA_D_CYA_r,
  l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r,
  l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r,
  l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r,
  l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r,
  l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r,
  l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r,
  l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r,
  l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r,
  l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r,
  l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r,
  l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r,
  l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r,
  l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r,
  l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r,
  l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r,
  l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r,
  l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r,
  l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r,
  l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r,
  l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r,
  l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r,
  l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r,
  l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r,
  l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r,
  l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r,
  l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r,
  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r,
  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r,
  l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r,
  l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r,
  l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r,
  l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r,
  l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r,
  l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r,
  l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r,
  l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_CDMA_D_CYA_CYA_r );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] d2l_NVDLA_CDMA_S_STATUS_w;
  input    d2l_NVDLA_CDMA_S_STATUS_we;
  input    d2l_NVDLA_CDMA_S_STATUS_re;
  input     [31:0] d2l_NVDLA_CDMA_S_POINTER_w;
  input    d2l_NVDLA_CDMA_S_POINTER_we;
  input    d2l_NVDLA_CDMA_S_POINTER_re;
  input     [31:0] d2l_NVDLA_CDMA_S_ARBITER_w;
  input    d2l_NVDLA_CDMA_S_ARBITER_we;
  input    d2l_NVDLA_CDMA_S_ARBITER_re;
  input     [31:0] d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w;
  input    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we;
  input    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re;
  input     [31:0] d2l_NVDLA_CDMA_D_OP_ENABLE_w;
  input    d2l_NVDLA_CDMA_D_OP_ENABLE_we;
  input    d2l_NVDLA_CDMA_D_OP_ENABLE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_MISC_CFG_w;
  input    d2l_NVDLA_CDMA_D_MISC_CFG_we;
  input    d2l_NVDLA_CDMA_D_MISC_CFG_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w;
  input    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we;
  input    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we;
  input    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w;
  input    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we;
  input    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w;
  input    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we;
  input    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we;
  input    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_LINE_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_LINE_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_SURF_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_SURF_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_DAIN_MAP_w;
  input    d2l_NVDLA_CDMA_D_DAIN_MAP_we;
  input    d2l_NVDLA_CDMA_D_DAIN_MAP_re;
  input     [31:0] d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w;
  input    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we;
  input    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re;
  input     [31:0] d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w;
  input    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we;
  input    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re;
  input     [31:0] d2l_NVDLA_CDMA_D_BATCH_NUMBER_w;
  input    d2l_NVDLA_CDMA_D_BATCH_NUMBER_we;
  input    d2l_NVDLA_CDMA_D_BATCH_NUMBER_re;
  input     [31:0] d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_BATCH_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_BATCH_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w;
  input    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we;
  input    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_FETCH_GRAIN_w;
  input    d2l_NVDLA_CDMA_D_FETCH_GRAIN_we;
  input    d2l_NVDLA_CDMA_D_FETCH_GRAIN_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  input    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we;
  input    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  input    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we;
  input    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  input    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we;
  input    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  input    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we;
  input    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  input    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we;
  input    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re;
  input     [31:0] d2l_NVDLA_CDMA_D_WMB_BYTES_w;
  input    d2l_NVDLA_CDMA_D_WMB_BYTES_we;
  input    d2l_NVDLA_CDMA_D_WMB_BYTES_re;
  input     [31:0] d2l_NVDLA_CDMA_D_MEAN_FORMAT_w;
  input    d2l_NVDLA_CDMA_D_MEAN_FORMAT_we;
  input    d2l_NVDLA_CDMA_D_MEAN_FORMAT_re;
  input     [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w;
  input    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we;
  input    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re;
  input     [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w;
  input    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we;
  input    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CVT_CFG_w;
  input    d2l_NVDLA_CDMA_D_CVT_CFG_we;
  input    d2l_NVDLA_CDMA_D_CVT_CFG_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CVT_OFFSET_w;
  input    d2l_NVDLA_CDMA_D_CVT_OFFSET_we;
  input    d2l_NVDLA_CDMA_D_CVT_OFFSET_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CVT_SCALE_w;
  input    d2l_NVDLA_CDMA_D_CVT_SCALE_we;
  input    d2l_NVDLA_CDMA_D_CVT_SCALE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CONV_STRIDE_w;
  input    d2l_NVDLA_CDMA_D_CONV_STRIDE_we;
  input    d2l_NVDLA_CDMA_D_CONV_STRIDE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_w;
  input    d2l_NVDLA_CDMA_D_ZERO_PADDING_we;
  input    d2l_NVDLA_CDMA_D_ZERO_PADDING_re;
  input     [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w;
  input    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we;
  input    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_BANK_w;
  input    d2l_NVDLA_CDMA_D_BANK_we;
  input    d2l_NVDLA_CDMA_D_BANK_re;
  input     [31:0] d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w;
  input    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we;
  input    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re;
  input     [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w;
  input    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we;
  input    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re;
  input     [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w;
  input    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we;
  input    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re;
  input     [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w;
  input    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we;
  input    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re;
  input     [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w;
  input    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we;
  input    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_ENABLE_w;
  input    d2l_NVDLA_CDMA_D_PERF_ENABLE_we;
  input    d2l_NVDLA_CDMA_D_PERF_ENABLE_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w;
  input    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we;
  input    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w;
  input    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we;
  input    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w;
  input    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we;
  input    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re;
  input     [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w;
  input    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we;
  input    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re;
  input     [31:0] d2l_NVDLA_CDMA_D_CYA_w;
  input    d2l_NVDLA_CDMA_D_CYA_we;
  input    d2l_NVDLA_CDMA_D_CYA_re;
  input     [1:0] h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w;
  input    h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w;
  input     [31:0] h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w;

  //------- outputs
  output     [31:0] l2d_NVDLA_CDMA_S_STATUS_r;
  output     [31:0] l2d_NVDLA_CDMA_S_POINTER_r;
  output     [31:0] l2d_NVDLA_CDMA_S_ARBITER_r;
  output     [31:0] l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
  output     [31:0] l2d_NVDLA_CDMA_D_OP_ENABLE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_MISC_CFG_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_DAIN_MAP_r;
  output     [31:0] l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
  output     [31:0] l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
  output     [31:0] l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
  output     [31:0] l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
  output     [31:0] l2d_NVDLA_CDMA_D_WMB_BYTES_r;
  output     [31:0] l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
  output     [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
  output     [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CVT_CFG_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CVT_SCALE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
  output     [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_BANK_r;
  output     [31:0] l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
  output     [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
  output     [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
  output     [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
  output     [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
  output     [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
  output     [31:0] l2d_NVDLA_CDMA_D_CYA_r;
  output    l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r;
  output     [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r;
  output     [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r;
  output    l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r;
  output     [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  output     [5:0] l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r;
  output     [2:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r;
  output    l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r;
  output     [31:0] l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r;
  output    l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r;
  output    l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r;
  output     [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r;
  output     [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r;
  output     [31:0] l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r;
  output     [13:0] l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r;
  output     [11:0] l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r;
  output    l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  output     [17:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r;
  output     [12:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r;
  output    l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r;
  output     [27:0] l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r;
  output    l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r;
  output    l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r;
  output     [5:0] l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r;
  output     [15:0] l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r;
  output     [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r;
  output     [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r;
  output     [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r;
  output     [15:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r;
  output    l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  output    l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_CDMA_D_CYA_CYA_r;


  //------- reg defines
  reg   [1:0] rg_NVDLA_CDMA_S_STATUS_STATUS_0;
  reg   [1:0] rg_NVDLA_CDMA_S_STATUS_STATUS_1;
  reg   [31:0] l2d_NVDLA_CDMA_S_STATUS_r;
  reg  rg_NVDLA_CDMA_S_POINTER_PRODUCER;
  reg  reg_NVDLA_CDMA_S_POINTER_PRODUCER_next;
  reg  l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r;
  reg  rg_NVDLA_CDMA_S_POINTER_CONSUMER;
  reg   [31:0] l2d_NVDLA_CDMA_S_POINTER_r;
  reg   [3:0] rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT;
  reg   [3:0] reg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_next;
  reg   [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r;
  reg   [3:0] rg_NVDLA_CDMA_S_ARBITER_ARB_WMB;
  reg   [3:0] reg_NVDLA_CDMA_S_ARBITER_ARB_WMB_next;
  reg   [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r;
  reg   [31:0] l2d_NVDLA_CDMA_S_ARBITER_r;
  reg  rg_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE;
  reg   [31:0] l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
  reg  rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN;
  reg  reg_NVDLA_CDMA_D_OP_ENABLE_OP_EN_next;
  reg  l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_OP_ENABLE_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r;
  reg   [1:0] rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION;
  reg   [1:0] reg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r;
  reg   [1:0] rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION;
  reg   [1:0] reg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_next;
  reg   [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r;
  reg  rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS;
  reg  reg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_next;
  reg  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_MISC_CFG_r;
  reg  rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT;
  reg  reg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_next;
  reg  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  reg   [5:0] rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT;
  reg   [5:0] reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_next;
  reg   [5:0] l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r;
  reg  rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING;
  reg  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_next;
  reg  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r;
  reg  rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE;
  reg  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_next;
  reg  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  reg   [12:0] rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
  reg   [12:0] reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
  reg   [4:0] rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET;
  reg   [4:0] reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r;
  reg   [2:0] rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET;
  reg   [2:0] reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_next;
  reg   [2:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
  reg  rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
  reg  reg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next;
  reg  l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0;
  reg   [31:0] reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
  reg   [31:0] rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0;
  reg   [31:0] reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
  reg   [31:0] rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1;
  reg   [31:0] reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
  reg   [31:0] rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1;
  reg   [31:0] reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
  reg   [31:0] rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE;
  reg   [31:0] reg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE;
  reg   [31:0] reg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
  reg  rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED;
  reg  reg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_next;
  reg  l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r;
  reg  rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED;
  reg  reg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_next;
  reg  l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_DAIN_MAP_r;
  reg   [9:0] rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE;
  reg   [9:0] reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_next;
  reg   [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r;
  reg   [9:0] rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE;
  reg   [9:0] reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_next;
  reg   [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
  reg   [2:0] rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT;
  reg   [2:0] reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_next;
  reg   [2:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r;
  reg   [4:0] rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX;
  reg   [4:0] reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
  reg   [4:0] rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES;
  reg   [4:0] reg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
  reg   [31:0] rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE;
  reg   [31:0] reg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
  reg   [13:0] rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES;
  reg   [13:0] reg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_next;
  reg   [13:0] l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
  reg   [11:0] rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS;
  reg   [11:0] reg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_next;
  reg   [11:0] l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
  reg  rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
  reg  reg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next;
  reg  l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
  reg   [17:0] rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL;
  reg   [17:0] reg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_next;
  reg   [17:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
  reg   [12:0] rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL;
  reg   [12:0] reg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_next;
  reg   [12:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
  reg  rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE;
  reg  reg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_next;
  reg  l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW;
  reg   [31:0] reg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES;
  reg   [31:0] reg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW;
  reg   [31:0] reg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH;
  reg   [31:0] reg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
  reg   [31:0] rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW;
  reg   [31:0] reg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
  reg   [27:0] rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES;
  reg   [27:0] reg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_next;
  reg   [27:0] l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_WMB_BYTES_r;
  reg  rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT;
  reg  reg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_next;
  reg  l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
  reg   [15:0] rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY;
  reg   [15:0] reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r;
  reg   [15:0] rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU;
  reg   [15:0] reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
  reg   [15:0] rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV;
  reg   [15:0] reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r;
  reg   [15:0] rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX;
  reg   [15:0] reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
  reg  rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN;
  reg  reg_NVDLA_CDMA_D_CVT_CFG_CVT_EN_next;
  reg  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r;
  reg   [5:0] rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE;
  reg   [5:0] reg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_next;
  reg   [5:0] l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CVT_CFG_r;
  reg   [15:0] rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET;
  reg   [15:0] reg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
  reg   [15:0] rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE;
  reg   [15:0] reg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CVT_SCALE_r;
  reg   [2:0] rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE;
  reg   [2:0] reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_next;
  reg   [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r;
  reg   [2:0] rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE;
  reg   [2:0] reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_next;
  reg   [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
  reg   [4:0] rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT;
  reg   [4:0] reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r;
  reg   [5:0] rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT;
  reg   [5:0] reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_next;
  reg   [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r;
  reg   [4:0] rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP;
  reg   [4:0] reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r;
  reg   [5:0] rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM;
  reg   [5:0] reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_next;
  reg   [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
  reg   [15:0] rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE;
  reg   [15:0] reg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_next;
  reg   [15:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
  reg   [4:0] rg_NVDLA_CDMA_D_BANK_DATA_BANK;
  reg   [4:0] reg_NVDLA_CDMA_D_BANK_DATA_BANK_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r;
  reg   [4:0] rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK;
  reg   [4:0] reg_NVDLA_CDMA_D_BANK_WEIGHT_BANK_next;
  reg   [4:0] l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_BANK_r;
  reg  rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
  reg  reg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next;
  reg  l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
  reg   [31:0] rg_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM;
  reg   [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
  reg   [31:0] rg_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM;
  reg   [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
  reg   [31:0] rg_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM;
  reg   [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
  reg   [31:0] rg_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM;
  reg   [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
  reg  rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN;
  reg  reg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_next;
  reg  l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
  reg   [31:0] rg_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
  reg   [31:0] rg_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
  reg   [31:0] rg_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
  reg   [31:0] rg_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY;
  reg   [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
  reg   [31:0] rg_NVDLA_CDMA_D_CYA_CYA;
  reg   [31:0] reg_NVDLA_CDMA_D_CYA_CYA_next;
  reg   [31:0] l2h_NVDLA_CDMA_D_CYA_CYA_r;
  reg   [31:0] l2d_NVDLA_CDMA_D_CYA_r;
  
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_next = rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH;
    l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH;
    if (d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we) reg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_next = d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH <= #1  reg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_OP_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_OP_ENABLE_r = 32'b0;
    l2d_NVDLA_CDMA_D_OP_ENABLE_r [0]  = rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_SURF_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_SURF_STRIDE_r = rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_RAM_TYPE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r = 32'b0;
    l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r [0]  = rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_RESERVED_X_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r = 32'b0;
    l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r [9:0]  = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE;
    l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r [25:16]  = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_RESERVED_X_CFG
  always @ (*) begin
    reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_next = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE;
    l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE;
    reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_next = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE;
    l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r = rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE;
    if (d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we) reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_next = d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w [9:0] ;
    if (d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we) reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_next = d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w [25:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_RESERVED_X_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE <= #1 10'h0;
      rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE <= #1 10'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE <= #1  reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_next;
      rg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE <= #1  reg_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_FETCH_GRAIN
  always @ (*) begin
    reg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_next = rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS;
    l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r = rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS;
    if (d2l_NVDLA_CDMA_D_FETCH_GRAIN_we) reg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_next = d2l_NVDLA_CDMA_D_FETCH_GRAIN_w [11:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_FETCH_GRAIN
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS <= #1 12'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS <= #1  reg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_DAT_READ_LATENCY (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r = rg_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PIXEL_OFFSET (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r = 32'b0;
    l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r [4:0]  = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET;
    l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r [18:16]  = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_CFG
  always @ (*) begin
    reg_NVDLA_CDMA_D_CVT_CFG_CVT_EN_next = rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN;
    l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r = rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN;
    reg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_next = rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE;
    l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r = rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE;
    if (d2l_NVDLA_CDMA_D_CVT_CFG_we) reg_NVDLA_CDMA_D_CVT_CFG_CVT_EN_next = d2l_NVDLA_CDMA_D_CVT_CFG_w [0] ;
    if (d2l_NVDLA_CDMA_D_CVT_CFG_we) reg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_next = d2l_NVDLA_CDMA_D_CVT_CFG_w [9:4] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CVT_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN <= #1 1'h0;
      rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN <= #1  reg_NVDLA_CDMA_D_CVT_CFG_CVT_EN_next;
      rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE <= #1  reg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO
  always @ (*) begin
    reg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next = rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
    l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r = rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
    if (d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we) reg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next = d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO <= #1  reg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BATCH_NUMBER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_BATCH_NUMBER_r = 32'b0;
    l2d_NVDLA_CDMA_D_BATCH_NUMBER_r [4:0]  = rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WGS_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r = 32'b0;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r [12:0]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r [28:16]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_BYTES
  always @ (*) begin
    reg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_next = rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES;
    l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r = rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES;
    if (d2l_NVDLA_CDMA_D_WMB_BYTES_we) reg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_next = d2l_NVDLA_CDMA_D_WMB_BYTES_w [27:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WMB_BYTES
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES <= #1 28'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES <= #1  reg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_INPUT_DATA_NUM
  always @ (*) begin
    rg_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM =  h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM
  always @ (*) begin
    rg_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM =  h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ZERO_PADDING_VALUE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r = 32'b0;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r [15:0]  = rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_RAM_TYPE
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_next = rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE;
    l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r = rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE;
    if (d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we) reg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_next = d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_RAM_TYPE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE <= #1  reg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DATAIN_SIZE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WGS_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r = rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_WT_READ_STALL
  always @ (*) begin
    rg_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL =  h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_GLOBAL_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_next = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY;
    l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY;
    reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_next = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU;
    l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU;
    if (d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we) reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_next = d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w [15:0] ;
    if (d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we) reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_next = d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w [31:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_MEAN_GLOBAL_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY <= #1 16'h0;
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY <= #1  reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_next;
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU <= #1  reg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH;
    reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w [12:0] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DATAIN_SIZE_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH <= #1 13'h0;
      rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_next;
      rg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_OFFSET
  always @ (*) begin
    reg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_next = rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET;
    l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r = rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET;
    if (d2l_NVDLA_CDMA_D_CVT_OFFSET_we) reg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_next = d2l_NVDLA_CDMA_D_CVT_OFFSET_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CVT_OFFSET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET <= #1  reg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CONV_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CONV_STRIDE_r = 32'b0;
    l2d_NVDLA_CDMA_D_CONV_STRIDE_r [2:0]  = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE;
    l2d_NVDLA_CDMA_D_CONV_STRIDE_r [18:16]  = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_GLOBAL_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_next = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV;
    l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV;
    reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_next = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX;
    l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX;
    if (d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we) reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_next = d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w [15:0] ;
    if (d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we) reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_next = d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w [31:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_MEAN_GLOBAL_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV <= #1 16'h0;
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV <= #1  reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_next;
      rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX <= #1  reg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_SCALE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CVT_SCALE_r = 32'b0;
    l2d_NVDLA_CDMA_D_CVT_SCALE_r [15:0]  = rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_next = rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW;
    l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r = rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW;
    if (d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we) reg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_next = d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW <= #1  reg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_POINTER
  always @ (*) begin
    reg_NVDLA_CDMA_S_POINTER_PRODUCER_next = rg_NVDLA_CDMA_S_POINTER_PRODUCER;
    l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r = rg_NVDLA_CDMA_S_POINTER_PRODUCER;
    rg_NVDLA_CDMA_S_POINTER_CONSUMER =  h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w;
    if (d2l_NVDLA_CDMA_S_POINTER_we) reg_NVDLA_CDMA_S_POINTER_PRODUCER_next = d2l_NVDLA_CDMA_S_POINTER_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_S_POINTER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_S_POINTER_PRODUCER <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_S_POINTER_PRODUCER <= #1  reg_NVDLA_CDMA_S_POINTER_PRODUCER_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_OFFSET (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CVT_OFFSET_r = 32'b0;
    l2d_NVDLA_CDMA_D_CVT_OFFSET_r [15:0]  = rg_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_ADDR_HIGH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_ENABLE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_ENABLE_r = 32'b0;
    l2d_NVDLA_CDMA_D_PERF_ENABLE_r [0]  = rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BATCH_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_next = rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE;
    l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r = rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE;
    if (d2l_NVDLA_CDMA_D_BATCH_STRIDE_we) reg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_next = d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_BATCH_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE <= #1  reg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_BYTES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r = rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_GLOBAL_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r [15:0]  = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV;
    l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r [31:16]  = rg_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_MAP
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_next = rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED;
    l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r = rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED;
    reg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_next = rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED;
    l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r = rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED;
    if (d2l_NVDLA_CDMA_D_DAIN_MAP_we) reg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_next = d2l_NVDLA_CDMA_D_DAIN_MAP_w [0] ;
    if (d2l_NVDLA_CDMA_D_DAIN_MAP_we) reg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_next = d2l_NVDLA_CDMA_D_DAIN_MAP_w [16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_MAP
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED <= #1 1'h0;
      rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED <= #1  reg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_next;
      rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED <= #1  reg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_ARBITER
  always @ (*) begin
    reg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_next = rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT;
    l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r = rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT;
    reg_NVDLA_CDMA_S_ARBITER_ARB_WMB_next = rg_NVDLA_CDMA_S_ARBITER_ARB_WMB;
    l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r = rg_NVDLA_CDMA_S_ARBITER_ARB_WMB;
    if (d2l_NVDLA_CDMA_S_ARBITER_we) reg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_next = d2l_NVDLA_CDMA_S_ARBITER_w [3:0] ;
    if (d2l_NVDLA_CDMA_S_ARBITER_we) reg_NVDLA_CDMA_S_ARBITER_ARB_WMB_next = d2l_NVDLA_CDMA_S_ARBITER_w [19:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_S_ARBITER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT <= #1 4'hf;
      rg_NVDLA_CDMA_S_ARBITER_ARB_WMB <= #1 4'h3;
    end
    else begin
      rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT <= #1  reg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_next;
      rg_NVDLA_CDMA_S_ARBITER_ARB_WMB <= #1  reg_NVDLA_CDMA_S_ARBITER_ARB_WMB_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_LINE_UV_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r = rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_RAM_TYPE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r = 32'b0;
    l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r [0]  = rg_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_DAT_READ_LATENCY
  always @ (*) begin
    rg_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY =  h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_next = rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH;
    l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH;
    if (d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we) reg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_next = d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WMB_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH <= #1  reg_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_OP_ENABLE
  always @ (*) begin
    reg_NVDLA_CDMA_D_OP_ENABLE_OP_EN_next = rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN;
    l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r = rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN;
    if (d2l_NVDLA_CDMA_D_OP_ENABLE_we) reg_NVDLA_CDMA_D_OP_ENABLE_OP_EN_next = d2l_NVDLA_CDMA_D_OP_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_OP_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_OP_ENABLE_OP_EN <= #1  reg_NVDLA_CDMA_D_OP_ENABLE_OP_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r = 32'b0;
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r [0]  = rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT;
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r [13:8]  = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT;
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r [16]  = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING;
    l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r [20]  = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_SIZE_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r = 32'b0;
    l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r [17:0]  = rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r = rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_SIZE_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_next = rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL;
    l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r = rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL;
    if (d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we) reg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_next = d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w [12:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_SIZE_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL <= #1  reg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_SIZE_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_next = rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL;
    l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r = rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL;
    if (d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we) reg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_next = d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w [17:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_SIZE_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL <= #1 18'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL <= #1  reg_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_next = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0;
    l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0;
    if (d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we) reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_next = d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0 <= #1  reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BATCH_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_BATCH_STRIDE_r = rg_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_next = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1;
    l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1;
    if (d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we) reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_next = d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1 <= #1  reg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_MEAN_FORMAT_r = 32'b0;
    l2d_NVDLA_CDMA_D_MEAN_FORMAT_r [0]  = rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MISC_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_MISC_CFG_r = 32'b0;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [0]  = rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [9:8]  = rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [13:12]  = rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [16]  = rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [20]  = rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [24]  = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS;
    l2d_NVDLA_CDMA_D_MISC_CFG_r [28]  = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_BYTES
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_next = rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES;
    l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r = rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES;
    if (d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we) reg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_next = d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_BYTES
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES <= #1  reg_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_BYTES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WMB_BYTES_r = 32'b0;
    l2d_NVDLA_CDMA_D_WMB_BYTES_r [27:0]  = rg_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_FORMAT
  always @ (*) begin
    reg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_next = rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT;
    l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r = rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT;
    if (d2l_NVDLA_CDMA_D_MEAN_FORMAT_we) reg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_next = d2l_NVDLA_CDMA_D_MEAN_FORMAT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_MEAN_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT <= #1  reg_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_MAP (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_MAP_r = 32'b0;
    l2d_NVDLA_CDMA_D_DAIN_MAP_r [0]  = rg_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED;
    l2d_NVDLA_CDMA_D_DAIN_MAP_r [16]  = rg_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_SCALE
  always @ (*) begin
    reg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_next = rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE;
    l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r = rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE;
    if (d2l_NVDLA_CDMA_D_CVT_SCALE_we) reg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_next = d2l_NVDLA_CDMA_D_CVT_SCALE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CVT_SCALE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE <= #1  reg_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_RESERVED_Y_CFG
  always @ (*) begin
    reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_next = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT;
    l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT;
    reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_next = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX;
    l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX;
    if (d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we) reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_next = d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w [2:0] ;
    if (d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we) reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_next = d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_RESERVED_Y_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT <= #1 3'h0;
      rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT <= #1  reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_next;
      rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX <= #1  reg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_INF_INPUT_DATA_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r = rg_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_RAM_TYPE
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next = rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
    l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r = rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE;
    if (d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we) reg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next = d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_RAM_TYPE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE <= #1  reg_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_DAT_READ_STALL
  always @ (*) begin
    rg_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL =  h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_ENABLE
  always @ (*) begin
    reg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_next = rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN;
    l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r = rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN;
    if (d2l_NVDLA_CDMA_D_PERF_ENABLE_we) reg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_next = d2l_NVDLA_CDMA_D_PERF_ENABLE_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_PERF_ENABLE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN <= #1  reg_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_DAT_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r = rg_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_SURF_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_next = rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE;
    l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r = rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE;
    if (d2l_NVDLA_CDMA_D_SURF_STRIDE_we) reg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_next = d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_SURF_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE <= #1  reg_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r = 32'b0;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r [12:0]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ZERO_PADDING
  always @ (*) begin
    reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_next = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT;
    reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_next = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT;
    reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_next = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP;
    reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_next = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_we) reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_w [4:0] ;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_we) reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_w [13:8] ;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_we) reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_w [20:16] ;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_we) reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_w [29:24] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_ZERO_PADDING
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT <= #1 5'h0;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT <= #1 6'h0;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP <= #1 5'h0;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM <= #1 6'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_next;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_next;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_next;
      rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_LINE_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_next = rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE;
    l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r = rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE;
    if (d2l_NVDLA_CDMA_D_LINE_STRIDE_we) reg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_next = d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_LINE_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE <= #1  reg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_SIZE_1 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r = 32'b0;
    l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r [12:0]  = rg_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_FORMAT
  always @ (*) begin
    reg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_next = rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT;
    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r = rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT;
    reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_next = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT;
    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT;
    reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_next = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING;
    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING;
    reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_next = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE;
    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r = rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE;
    if (d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we) reg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_next = d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w [0] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we) reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_next = d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w [13:8] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we) reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_next = d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w [16] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we) reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_next = d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w [20] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DATAIN_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT <= #1 1'h0;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT <= #1 6'hc;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING <= #1 1'h0;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT <= #1  reg_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_next;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT <= #1  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_next;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING <= #1  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_next;
      rg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE <= #1  reg_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BANK (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_BANK_r = 32'b0;
    l2d_NVDLA_CDMA_D_BANK_r [4:0]  = rg_NVDLA_CDMA_D_BANK_DATA_BANK;
    l2d_NVDLA_CDMA_D_BANK_r [20:16]  = rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_WT_READ_STALL (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r = rg_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_next = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0;
    l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0;
    if (d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we) reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_next = d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0 <= #1  reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CYA
  always @ (*) begin
    reg_NVDLA_CDMA_D_CYA_CYA_next = rg_NVDLA_CDMA_D_CYA_CYA;
    l2h_NVDLA_CDMA_D_CYA_CYA_r = rg_NVDLA_CDMA_D_CYA_CYA;
    if (d2l_NVDLA_CDMA_D_CYA_we) reg_NVDLA_CDMA_D_CYA_CYA_next = d2l_NVDLA_CDMA_D_CYA_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CYA
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CYA_CYA <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CYA_CYA <= #1  reg_NVDLA_CDMA_D_CYA_CYA_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_1
  always @ (*) begin
    reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_next = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1;
    l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r = rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1;
    if (d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we) reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_next = d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DAIN_ADDR_LOW_1
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1 <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1 <= #1  reg_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_LINE_STRIDE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_LINE_STRIDE_r = rg_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r = 32'b0;
    l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r [0]  = rg_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_INF_INPUT_DATA_NUM
  always @ (*) begin
    rg_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM =  h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BATCH_NUMBER
  always @ (*) begin
    reg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_next = rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES;
    l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r = rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES;
    if (d2l_NVDLA_CDMA_D_BATCH_NUMBER_we) reg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_next = d2l_NVDLA_CDMA_D_BATCH_NUMBER_w [4:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_BATCH_NUMBER
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES <= #1  reg_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_STATUS
  always @ (*) begin
    rg_NVDLA_CDMA_S_STATUS_STATUS_0 =  h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w;
    rg_NVDLA_CDMA_S_STATUS_STATUS_1 =  h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DAIN_ADDR_HIGH_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r = rg_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_WT_READ_LATENCY (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r = rg_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_LINE_UV_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_next = rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE;
    l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r = rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE;
    if (d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we) reg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_next = d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_LINE_UV_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE <= #1  reg_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PERF_WT_READ_LATENCY
  always @ (*) begin
    rg_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY =  h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MEAN_GLOBAL_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r [15:0]  = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY;
    l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r [31:16]  = rg_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r = rg_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_EXT_0
  always @ (*) begin
    reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
    l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w [12:0] ;
    if (d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we) reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next = d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w [28:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_DATAIN_SIZE_EXT_0
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT <= #1 13'h0;
      rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT <= #1 13'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_next;
      rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT <= #1  reg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_FORMAT
  always @ (*) begin
    reg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next = rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
    l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r = rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
    if (d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we) reg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next = d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w [0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WEIGHT_FORMAT
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT <= #1  reg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_MISC_CFG
  always @ (*) begin
    reg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_next = rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE;
    l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r = rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE;
    reg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_next = rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION;
    l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r = rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION;
    reg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_next = rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION;
    l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r = rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION;
    reg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_next = rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE;
    l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r = rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE;
    reg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_next = rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE;
    l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r = rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE;
    reg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_next = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS;
    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS;
    reg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_next = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS;
    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r = rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [0] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [9:8] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [13:12] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [16] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [20] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [24] ;
    if (d2l_NVDLA_CDMA_D_MISC_CFG_we) reg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_next = d2l_NVDLA_CDMA_D_MISC_CFG_w [28] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_MISC_CFG
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE <= #1 1'h0;
      rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION <= #1 2'h1;
      rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION <= #1 2'h1;
      rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE <= #1 1'h0;
      rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE <= #1 1'h0;
      rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS <= #1 1'h0;
      rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS <= #1 1'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE <= #1  reg_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_next;
      rg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION <= #1  reg_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_next;
      rg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION <= #1  reg_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_next;
      rg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE <= #1  reg_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_next;
      rg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE <= #1  reg_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_next;
      rg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS <= #1  reg_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_next;
      rg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS <= #1  reg_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WGS_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_next = rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW;
    l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r = rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW;
    if (d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we) reg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_next = d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WGS_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW <= #1  reg_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WGS_ADDR_HIGH
  always @ (*) begin
    reg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_next = rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH;
    l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r = rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH;
    if (d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we) reg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_next = d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WGS_ADDR_HIGH
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH <= #1  reg_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WMB_ADDR_LOW
  always @ (*) begin
    reg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_next = rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW;
    l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r = rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW;
    if (d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we) reg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_next = d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_WMB_ADDR_LOW
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW <= #1 32'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW <= #1  reg_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CYA (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CYA_r = rg_NVDLA_CDMA_D_CYA_CYA;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_PIXEL_OFFSET
  always @ (*) begin
    reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_next = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET;
    l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET;
    reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_next = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET;
    l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r = rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET;
    if (d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we) reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_next = d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w [4:0] ;
    if (d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we) reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_next = d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w [18:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_PIXEL_OFFSET
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET <= #1 5'h0;
      rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET <= #1 3'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET <= #1  reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_next;
      rg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET <= #1  reg_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ENTRY_PER_SLICE (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r = 32'b0;
    l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r [13:0]  = rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ENTRY_PER_SLICE
  always @ (*) begin
    reg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_next = rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES;
    l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r = rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES;
    if (d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we) reg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_next = d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w [13:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_ENTRY_PER_SLICE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES <= #1 14'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES <= #1  reg_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ZERO_PADDING (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r = 32'b0;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r [4:0]  = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r [13:8]  = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r [20:16]  = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP;
    l2d_NVDLA_CDMA_D_ZERO_PADDING_r [29:24]  = rg_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_POINTER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_S_POINTER_r = 32'b0;
    l2d_NVDLA_CDMA_S_POINTER_r [0]  = rg_NVDLA_CDMA_S_POINTER_PRODUCER;
    l2d_NVDLA_CDMA_S_POINTER_r [16]  = rg_NVDLA_CDMA_S_POINTER_CONSUMER;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CVT_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_CVT_CFG_r = 32'b0;
    l2d_NVDLA_CDMA_D_CVT_CFG_r [0]  = rg_NVDLA_CDMA_D_CVT_CFG_CVT_EN;
    l2d_NVDLA_CDMA_D_CVT_CFG_r [9:4]  = rg_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM
  always @ (*) begin
    rg_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM =  h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_BANK
  always @ (*) begin
    reg_NVDLA_CDMA_D_BANK_DATA_BANK_next = rg_NVDLA_CDMA_D_BANK_DATA_BANK;
    l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r = rg_NVDLA_CDMA_D_BANK_DATA_BANK;
    reg_NVDLA_CDMA_D_BANK_WEIGHT_BANK_next = rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK;
    l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r = rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK;
    if (d2l_NVDLA_CDMA_D_BANK_we) reg_NVDLA_CDMA_D_BANK_DATA_BANK_next = d2l_NVDLA_CDMA_D_BANK_w [4:0] ;
    if (d2l_NVDLA_CDMA_D_BANK_we) reg_NVDLA_CDMA_D_BANK_WEIGHT_BANK_next = d2l_NVDLA_CDMA_D_BANK_w [20:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_BANK
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_BANK_DATA_BANK <= #1 5'h0;
      rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK <= #1 5'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_BANK_DATA_BANK <= #1  reg_NVDLA_CDMA_D_BANK_DATA_BANK_next;
      rg_NVDLA_CDMA_D_BANK_WEIGHT_BANK <= #1  reg_NVDLA_CDMA_D_BANK_WEIGHT_BANK_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_ARBITER (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_S_ARBITER_r = 32'b0;
    l2d_NVDLA_CDMA_S_ARBITER_r [3:0]  = rg_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT;
    l2d_NVDLA_CDMA_S_ARBITER_r [19:16]  = rg_NVDLA_CDMA_S_ARBITER_ARB_WMB;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_DATAIN_SIZE_EXT_0 (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r = 32'b0;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r [12:0]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT;
    l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r [28:16]  = rg_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_CBUF_FLUSH_STATUS
  always @ (*) begin
    rg_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE =  h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_RESERVED_Y_CFG (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r = 32'b0;
    l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r [2:0]  = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT;
    l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r [20:16]  = rg_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_CONV_STRIDE
  always @ (*) begin
    reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_next = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE;
    l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE;
    reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_next = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE;
    l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r = rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE;
    if (d2l_NVDLA_CDMA_D_CONV_STRIDE_we) reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_next = d2l_NVDLA_CDMA_D_CONV_STRIDE_w [2:0] ;
    if (d2l_NVDLA_CDMA_D_CONV_STRIDE_we) reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_next = d2l_NVDLA_CDMA_D_CONV_STRIDE_w [18:16] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_CONV_STRIDE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE <= #1 3'h0;
      rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE <= #1 3'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE <= #1  reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_next;
      rg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE <= #1  reg_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_INPUT_DATA_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r = rg_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_ZERO_PADDING_VALUE
  always @ (*) begin
    reg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_next = rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE;
    l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r = rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE;
    if (d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we) reg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_next = d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w [15:0] ;
  end
  
  //------- reg assigns for NVDLA_CDMA_D_ZERO_PADDING_VALUE
  always @ (posedge clk) begin
    if (reset) begin
      rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE <= #1 16'h0;
    end
    else begin
      rg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE <= #1  reg_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_next;
    end
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_ADDR_LOW (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r = rg_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_S_STATUS_r = 32'b0;
    l2d_NVDLA_CDMA_S_STATUS_r [1:0]  = rg_NVDLA_CDMA_S_STATUS_STATUS_0;
    l2d_NVDLA_CDMA_S_STATUS_r [17:16]  = rg_NVDLA_CDMA_S_STATUS_STATUS_1;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_FETCH_GRAIN (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_FETCH_GRAIN_r = 32'b0;
    l2d_NVDLA_CDMA_D_FETCH_GRAIN_r [11:0]  = rg_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r = rg_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_S_CBUF_FLUSH_STATUS (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r = 32'b0;
    l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r [0]  = rg_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE;
  end
  
  //------- combinatorial assigns for NVDLA_CDMA_D_WEIGHT_FORMAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r = 32'b0;
    l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r [0]  = rg_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT;
  end
  
endmodule

//
//---------- module addrmap_NVDLA_jrdl_decode
//
module addrmap_NVDLA_jrdl_decode
(
  clk,
  reset,
  leaf_dec_wr_data,
  leaf_dec_addr,
  leaf_dec_block_sel,
  leaf_dec_valid,
  leaf_dec_wr_dvld,
  leaf_dec_cycle,
  leaf_dec_wr_width,
  l2d_NVDLA_CDMA_S_STATUS_r,
  l2d_NVDLA_CDMA_S_POINTER_r,
  l2d_NVDLA_CDMA_S_ARBITER_r,
  l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r,
  l2d_NVDLA_CDMA_D_OP_ENABLE_r,
  l2d_NVDLA_CDMA_D_MISC_CFG_r,
  l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r,
  l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r,
  l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r,
  l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r,
  l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r,
  l2d_NVDLA_CDMA_D_LINE_STRIDE_r,
  l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r,
  l2d_NVDLA_CDMA_D_SURF_STRIDE_r,
  l2d_NVDLA_CDMA_D_DAIN_MAP_r,
  l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r,
  l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r,
  l2d_NVDLA_CDMA_D_BATCH_NUMBER_r,
  l2d_NVDLA_CDMA_D_BATCH_STRIDE_r,
  l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r,
  l2d_NVDLA_CDMA_D_FETCH_GRAIN_r,
  l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r,
  l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r,
  l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r,
  l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r,
  l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r,
  l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r,
  l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r,
  l2d_NVDLA_CDMA_D_WMB_BYTES_r,
  l2d_NVDLA_CDMA_D_MEAN_FORMAT_r,
  l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r,
  l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r,
  l2d_NVDLA_CDMA_D_CVT_CFG_r,
  l2d_NVDLA_CDMA_D_CVT_OFFSET_r,
  l2d_NVDLA_CDMA_D_CVT_SCALE_r,
  l2d_NVDLA_CDMA_D_CONV_STRIDE_r,
  l2d_NVDLA_CDMA_D_ZERO_PADDING_r,
  l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r,
  l2d_NVDLA_CDMA_D_BANK_r,
  l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r,
  l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r,
  l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r,
  l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r,
  l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r,
  l2d_NVDLA_CDMA_D_PERF_ENABLE_r,
  l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r,
  l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r,
  l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r,
  l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r,
  l2d_NVDLA_CDMA_D_CYA_r,

  dec_leaf_rd_data,
  dec_leaf_ack,
  dec_leaf_nack,
  dec_leaf_accept,
  dec_leaf_reject,
  dec_leaf_retry_atomic,
  dec_leaf_data_width,
  d2l_NVDLA_CDMA_S_STATUS_w,
  d2l_NVDLA_CDMA_S_STATUS_we,
  d2l_NVDLA_CDMA_S_STATUS_re,
  d2l_NVDLA_CDMA_S_POINTER_w,
  d2l_NVDLA_CDMA_S_POINTER_we,
  d2l_NVDLA_CDMA_S_POINTER_re,
  d2l_NVDLA_CDMA_S_ARBITER_w,
  d2l_NVDLA_CDMA_S_ARBITER_we,
  d2l_NVDLA_CDMA_S_ARBITER_re,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we,
  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re,
  d2l_NVDLA_CDMA_D_OP_ENABLE_w,
  d2l_NVDLA_CDMA_D_OP_ENABLE_we,
  d2l_NVDLA_CDMA_D_OP_ENABLE_re,
  d2l_NVDLA_CDMA_D_MISC_CFG_w,
  d2l_NVDLA_CDMA_D_MISC_CFG_we,
  d2l_NVDLA_CDMA_D_MISC_CFG_re,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we,
  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we,
  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we,
  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we,
  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we,
  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_w,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_we,
  d2l_NVDLA_CDMA_D_LINE_STRIDE_re,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we,
  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_w,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_we,
  d2l_NVDLA_CDMA_D_SURF_STRIDE_re,
  d2l_NVDLA_CDMA_D_DAIN_MAP_w,
  d2l_NVDLA_CDMA_D_DAIN_MAP_we,
  d2l_NVDLA_CDMA_D_DAIN_MAP_re,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we,
  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we,
  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_w,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_we,
  d2l_NVDLA_CDMA_D_BATCH_NUMBER_re,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_w,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_we,
  d2l_NVDLA_CDMA_D_BATCH_STRIDE_re,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we,
  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_w,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_we,
  d2l_NVDLA_CDMA_D_FETCH_GRAIN_re,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we,
  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we,
  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we,
  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we,
  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we,
  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we,
  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re,
  d2l_NVDLA_CDMA_D_WMB_BYTES_w,
  d2l_NVDLA_CDMA_D_WMB_BYTES_we,
  d2l_NVDLA_CDMA_D_WMB_BYTES_re,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_w,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_we,
  d2l_NVDLA_CDMA_D_MEAN_FORMAT_re,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we,
  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re,
  d2l_NVDLA_CDMA_D_CVT_CFG_w,
  d2l_NVDLA_CDMA_D_CVT_CFG_we,
  d2l_NVDLA_CDMA_D_CVT_CFG_re,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_w,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_we,
  d2l_NVDLA_CDMA_D_CVT_OFFSET_re,
  d2l_NVDLA_CDMA_D_CVT_SCALE_w,
  d2l_NVDLA_CDMA_D_CVT_SCALE_we,
  d2l_NVDLA_CDMA_D_CVT_SCALE_re,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_w,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_we,
  d2l_NVDLA_CDMA_D_CONV_STRIDE_re,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_w,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_we,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_re,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we,
  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re,
  d2l_NVDLA_CDMA_D_BANK_w,
  d2l_NVDLA_CDMA_D_BANK_we,
  d2l_NVDLA_CDMA_D_BANK_re,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we,
  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we,
  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we,
  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we,
  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we,
  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_w,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_we,
  d2l_NVDLA_CDMA_D_PERF_ENABLE_re,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we,
  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we,
  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re,
  d2l_NVDLA_CDMA_D_CYA_w,
  d2l_NVDLA_CDMA_D_CYA_we,
  d2l_NVDLA_CDMA_D_CYA_re );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] leaf_dec_wr_data;
  input     [39:0] leaf_dec_addr;
  input    leaf_dec_block_sel;
  input    leaf_dec_valid;
  input    leaf_dec_wr_dvld;
  input     [1:0] leaf_dec_cycle;
  input     [2:0] leaf_dec_wr_width;
  input     [31:0] l2d_NVDLA_CDMA_S_STATUS_r;
  input     [31:0] l2d_NVDLA_CDMA_S_POINTER_r;
  input     [31:0] l2d_NVDLA_CDMA_S_ARBITER_r;
  input     [31:0] l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
  input     [31:0] l2d_NVDLA_CDMA_D_OP_ENABLE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_MISC_CFG_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_DAIN_MAP_r;
  input     [31:0] l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
  input     [31:0] l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
  input     [31:0] l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
  input     [31:0] l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
  input     [31:0] l2d_NVDLA_CDMA_D_WMB_BYTES_r;
  input     [31:0] l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
  input     [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
  input     [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CVT_CFG_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CVT_SCALE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
  input     [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_BANK_r;
  input     [31:0] l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
  input     [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
  input     [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
  input     [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
  input     [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
  input     [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
  input     [31:0] l2d_NVDLA_CDMA_D_CYA_r;

  //------- outputs
  output     [31:0] dec_leaf_rd_data;
  output    dec_leaf_ack;
  output    dec_leaf_nack;
  output    dec_leaf_accept;
  output    dec_leaf_reject;
  output    dec_leaf_retry_atomic;
  output     [2:0] dec_leaf_data_width;
  output     [31:0] d2l_NVDLA_CDMA_S_STATUS_w;
  output    d2l_NVDLA_CDMA_S_STATUS_we;
  output    d2l_NVDLA_CDMA_S_STATUS_re;
  output     [31:0] d2l_NVDLA_CDMA_S_POINTER_w;
  output    d2l_NVDLA_CDMA_S_POINTER_we;
  output    d2l_NVDLA_CDMA_S_POINTER_re;
  output     [31:0] d2l_NVDLA_CDMA_S_ARBITER_w;
  output    d2l_NVDLA_CDMA_S_ARBITER_we;
  output    d2l_NVDLA_CDMA_S_ARBITER_re;
  output     [31:0] d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w;
  output    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we;
  output    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re;
  output     [31:0] d2l_NVDLA_CDMA_D_OP_ENABLE_w;
  output    d2l_NVDLA_CDMA_D_OP_ENABLE_we;
  output    d2l_NVDLA_CDMA_D_OP_ENABLE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_MISC_CFG_w;
  output    d2l_NVDLA_CDMA_D_MISC_CFG_we;
  output    d2l_NVDLA_CDMA_D_MISC_CFG_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w;
  output    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we;
  output    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we;
  output    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w;
  output    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we;
  output    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w;
  output    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we;
  output    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we;
  output    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_LINE_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_LINE_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_SURF_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_SURF_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_DAIN_MAP_w;
  output    d2l_NVDLA_CDMA_D_DAIN_MAP_we;
  output    d2l_NVDLA_CDMA_D_DAIN_MAP_re;
  output     [31:0] d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w;
  output    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we;
  output    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re;
  output     [31:0] d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w;
  output    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we;
  output    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re;
  output     [31:0] d2l_NVDLA_CDMA_D_BATCH_NUMBER_w;
  output    d2l_NVDLA_CDMA_D_BATCH_NUMBER_we;
  output    d2l_NVDLA_CDMA_D_BATCH_NUMBER_re;
  output     [31:0] d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_BATCH_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_BATCH_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w;
  output    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we;
  output    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_FETCH_GRAIN_w;
  output    d2l_NVDLA_CDMA_D_FETCH_GRAIN_we;
  output    d2l_NVDLA_CDMA_D_FETCH_GRAIN_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  output    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we;
  output    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  output    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we;
  output    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  output    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we;
  output    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  output    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we;
  output    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  output    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we;
  output    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re;
  output     [31:0] d2l_NVDLA_CDMA_D_WMB_BYTES_w;
  output    d2l_NVDLA_CDMA_D_WMB_BYTES_we;
  output    d2l_NVDLA_CDMA_D_WMB_BYTES_re;
  output     [31:0] d2l_NVDLA_CDMA_D_MEAN_FORMAT_w;
  output    d2l_NVDLA_CDMA_D_MEAN_FORMAT_we;
  output    d2l_NVDLA_CDMA_D_MEAN_FORMAT_re;
  output     [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w;
  output    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we;
  output    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re;
  output     [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w;
  output    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we;
  output    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CVT_CFG_w;
  output    d2l_NVDLA_CDMA_D_CVT_CFG_we;
  output    d2l_NVDLA_CDMA_D_CVT_CFG_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CVT_OFFSET_w;
  output    d2l_NVDLA_CDMA_D_CVT_OFFSET_we;
  output    d2l_NVDLA_CDMA_D_CVT_OFFSET_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CVT_SCALE_w;
  output    d2l_NVDLA_CDMA_D_CVT_SCALE_we;
  output    d2l_NVDLA_CDMA_D_CVT_SCALE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CONV_STRIDE_w;
  output    d2l_NVDLA_CDMA_D_CONV_STRIDE_we;
  output    d2l_NVDLA_CDMA_D_CONV_STRIDE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_w;
  output    d2l_NVDLA_CDMA_D_ZERO_PADDING_we;
  output    d2l_NVDLA_CDMA_D_ZERO_PADDING_re;
  output     [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w;
  output    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we;
  output    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_BANK_w;
  output    d2l_NVDLA_CDMA_D_BANK_we;
  output    d2l_NVDLA_CDMA_D_BANK_re;
  output     [31:0] d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w;
  output    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we;
  output    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re;
  output     [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w;
  output    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we;
  output    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re;
  output     [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w;
  output    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we;
  output    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re;
  output     [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w;
  output    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we;
  output    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re;
  output     [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w;
  output    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we;
  output    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_ENABLE_w;
  output    d2l_NVDLA_CDMA_D_PERF_ENABLE_we;
  output    d2l_NVDLA_CDMA_D_PERF_ENABLE_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w;
  output    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we;
  output    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w;
  output    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we;
  output    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w;
  output    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we;
  output    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re;
  output     [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w;
  output    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we;
  output    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re;
  output     [31:0] d2l_NVDLA_CDMA_D_CYA_w;
  output    d2l_NVDLA_CDMA_D_CYA_we;
  output    d2l_NVDLA_CDMA_D_CYA_re;


  //------- wire defines
  wire   [31:0] pio_dec_write_data;
  wire   [13:2] pio_dec_address;
  wire  pio_dec_read;
  wire  pio_dec_write;
  wire   [39:0] block_sel_addr;
  wire  block_sel;
  wire  leaf_dec_valid_active;
  wire  leaf_dec_wr_dvld_active;
  
  //------- reg defines
  reg   [31:0] d2l_NVDLA_CDMA_S_STATUS_w;
  reg  d2l_NVDLA_CDMA_S_STATUS_we;
  reg  d2l_NVDLA_CDMA_S_STATUS_re;
  reg   [31:0] d2l_NVDLA_CDMA_S_POINTER_w;
  reg  d2l_NVDLA_CDMA_S_POINTER_we;
  reg  d2l_NVDLA_CDMA_S_POINTER_re;
  reg   [31:0] d2l_NVDLA_CDMA_S_ARBITER_w;
  reg  d2l_NVDLA_CDMA_S_ARBITER_we;
  reg  d2l_NVDLA_CDMA_S_ARBITER_re;
  reg   [31:0] d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w;
  reg  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we;
  reg  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_OP_ENABLE_w;
  reg  d2l_NVDLA_CDMA_D_OP_ENABLE_we;
  reg  d2l_NVDLA_CDMA_D_OP_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_MISC_CFG_w;
  reg  d2l_NVDLA_CDMA_D_MISC_CFG_we;
  reg  d2l_NVDLA_CDMA_D_MISC_CFG_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w;
  reg  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we;
  reg  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we;
  reg  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w;
  reg  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we;
  reg  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_LINE_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_LINE_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_SURF_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_SURF_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_DAIN_MAP_w;
  reg  d2l_NVDLA_CDMA_D_DAIN_MAP_we;
  reg  d2l_NVDLA_CDMA_D_DAIN_MAP_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w;
  reg  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we;
  reg  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w;
  reg  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we;
  reg  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_BATCH_NUMBER_w;
  reg  d2l_NVDLA_CDMA_D_BATCH_NUMBER_we;
  reg  d2l_NVDLA_CDMA_D_BATCH_NUMBER_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_BATCH_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_BATCH_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w;
  reg  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we;
  reg  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_FETCH_GRAIN_w;
  reg  d2l_NVDLA_CDMA_D_FETCH_GRAIN_we;
  reg  d2l_NVDLA_CDMA_D_FETCH_GRAIN_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we;
  reg  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  reg  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we;
  reg  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  reg  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we;
  reg  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  reg  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we;
  reg  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  reg  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we;
  reg  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_WMB_BYTES_w;
  reg  d2l_NVDLA_CDMA_D_WMB_BYTES_we;
  reg  d2l_NVDLA_CDMA_D_WMB_BYTES_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_MEAN_FORMAT_w;
  reg  d2l_NVDLA_CDMA_D_MEAN_FORMAT_we;
  reg  d2l_NVDLA_CDMA_D_MEAN_FORMAT_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w;
  reg  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we;
  reg  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w;
  reg  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we;
  reg  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CVT_CFG_w;
  reg  d2l_NVDLA_CDMA_D_CVT_CFG_we;
  reg  d2l_NVDLA_CDMA_D_CVT_CFG_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CVT_OFFSET_w;
  reg  d2l_NVDLA_CDMA_D_CVT_OFFSET_we;
  reg  d2l_NVDLA_CDMA_D_CVT_OFFSET_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CVT_SCALE_w;
  reg  d2l_NVDLA_CDMA_D_CVT_SCALE_we;
  reg  d2l_NVDLA_CDMA_D_CVT_SCALE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CONV_STRIDE_w;
  reg  d2l_NVDLA_CDMA_D_CONV_STRIDE_we;
  reg  d2l_NVDLA_CDMA_D_CONV_STRIDE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_w;
  reg  d2l_NVDLA_CDMA_D_ZERO_PADDING_we;
  reg  d2l_NVDLA_CDMA_D_ZERO_PADDING_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w;
  reg  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we;
  reg  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_BANK_w;
  reg  d2l_NVDLA_CDMA_D_BANK_we;
  reg  d2l_NVDLA_CDMA_D_BANK_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w;
  reg  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we;
  reg  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w;
  reg  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we;
  reg  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w;
  reg  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we;
  reg  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w;
  reg  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we;
  reg  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w;
  reg  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we;
  reg  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_ENABLE_w;
  reg  d2l_NVDLA_CDMA_D_PERF_ENABLE_we;
  reg  d2l_NVDLA_CDMA_D_PERF_ENABLE_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w;
  reg  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we;
  reg  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w;
  reg  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we;
  reg  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w;
  reg  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we;
  reg  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w;
  reg  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we;
  reg  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re;
  reg   [31:0] d2l_NVDLA_CDMA_D_CYA_w;
  reg  d2l_NVDLA_CDMA_D_CYA_we;
  reg  d2l_NVDLA_CDMA_D_CYA_re;
  reg  leaf_dec_valid_hld1;
  reg  leaf_dec_valid_hld1_next;
  reg  leaf_dec_wr_dvld_hld1;
  reg  leaf_dec_wr_dvld_hld1_next;
  reg  pio_write_active;
  reg  pio_read_active;
  reg   [13:2] pio_dec_address_d1;
  reg   [31:0] pio_dec_write_data_d1;
  reg   [31:0] dec_pio_read_data;
  reg   [31:0] dec_pio_read_data_d1;
  reg  dec_pio_ack;
  reg  dec_pio_nack;
  reg  dec_pio_ack_next;
  reg  dec_pio_nack_next;
  reg  pio_internal_ack;
  reg  pio_internal_nack;
  reg  pio_external_ack;
  reg  pio_external_nack;
  reg  pio_external_ack_next;
  reg  pio_external_nack_next;
  reg  pio_no_acks;
  reg  pio_activate_write;
  reg  pio_activate_read;
  reg   [31:0] dec_pio_read_data_next;
  reg  external_transaction_active;
  
  
  //------- assigns
  assign  pio_dec_write_data = leaf_dec_wr_data;
  assign  dec_leaf_rd_data = dec_pio_read_data;
  assign  dec_leaf_ack = dec_pio_ack;
  assign  dec_leaf_nack = dec_pio_nack;
  assign  pio_dec_address = leaf_dec_addr [13:2] ;
  assign  block_sel_addr = 40'h0;
  assign  block_sel = leaf_dec_block_sel;
  assign  leaf_dec_wr_dvld_active = leaf_dec_wr_dvld | leaf_dec_wr_dvld_hld1;
  assign  leaf_dec_valid_active = leaf_dec_valid | leaf_dec_valid_hld1;
  assign  dec_leaf_accept = leaf_dec_valid & block_sel;
  assign  dec_leaf_reject = leaf_dec_valid & ~block_sel;
  assign  pio_dec_read = block_sel & leaf_dec_valid_active & (leaf_dec_cycle == 2'b10);
  assign  pio_dec_write = block_sel & leaf_dec_wr_dvld_active & (leaf_dec_cycle[1] == 1'b0);
  assign  dec_leaf_retry_atomic = 1'b0;
  assign  dec_leaf_data_width = 3'b0;
  
  //------- combinatorial assigns for pio read data
  always @ (*) begin
    dec_pio_read_data = dec_pio_read_data_d1;
  end
  
  //------- reg assigns for pio read data
  always @ (posedge clk) begin
    if (reset) begin
      dec_pio_read_data_d1 <= #1  32'b0;
    end
    else begin
      dec_pio_read_data_d1 <= #1 dec_pio_read_data_next;
    end
  end
  
  //------- reg assigns for pio i/f
  always @ (posedge clk) begin
    if (reset) begin
      pio_write_active <= #1  1'b0;
      pio_read_active <= #1  1'b0;
    end
    else begin
      pio_write_active <= #1  pio_write_active ? pio_no_acks : pio_activate_write;
      pio_read_active <= #1  pio_read_active ? pio_no_acks : pio_activate_read;
      pio_dec_address_d1 <= #1   pio_dec_address;
      pio_dec_write_data_d1 <= #1  pio_dec_write_data;
    end
  end
  
  //------- combinatorial assigns for leaf i/f
  always @ (*) begin
    leaf_dec_valid_hld1_next = leaf_dec_valid | leaf_dec_valid_hld1;
    if (dec_pio_ack_next | dec_pio_nack_next) leaf_dec_valid_hld1_next = 1'b0;
    leaf_dec_wr_dvld_hld1_next = leaf_dec_wr_dvld | leaf_dec_wr_dvld_hld1;
    if (dec_pio_ack_next | dec_pio_nack_next | leaf_dec_valid) leaf_dec_wr_dvld_hld1_next = 1'b0;
  end
  
  //------- reg assigns for leaf i/f
  always @ (posedge clk) begin
    if (reset) begin
      leaf_dec_valid_hld1 <= #1  1'b0;
      leaf_dec_wr_dvld_hld1 <= #1  1'b0;
    end
    else begin
      leaf_dec_valid_hld1 <= #1 leaf_dec_valid_hld1_next;
      leaf_dec_wr_dvld_hld1 <= #1 leaf_dec_wr_dvld_hld1_next;
    end
  end
  
  //------- combinatorial assigns for pio ack/nack
  always @ (*) begin
    pio_internal_nack = (pio_read_active | pio_write_active) & ~pio_internal_ack & ~external_transaction_active;
    dec_pio_ack_next = (pio_internal_ack | (pio_external_ack_next & external_transaction_active));
    dec_pio_nack_next = (pio_internal_nack | (pio_external_nack_next & external_transaction_active));
    pio_no_acks = ~(dec_pio_ack | dec_pio_nack | pio_external_ack | pio_external_nack);
    pio_activate_write = (pio_dec_write & ~(dec_pio_ack | dec_pio_nack));
    pio_activate_read = (pio_dec_read & ~(dec_pio_ack | dec_pio_nack));
  end
  
  //------- reg assigns for pio ack/nack
  always @ (posedge clk) begin
    if (reset) begin
      dec_pio_ack <= #1 1'b0;
      dec_pio_nack <= #1 1'b0;
      pio_external_ack <= #1  1'b0;
      pio_external_nack <= #1  1'b0;
    end
    else begin
      dec_pio_ack <= #1 dec_pio_ack ? 1'b0 : dec_pio_ack_next;
      dec_pio_nack <= #1 dec_pio_nack ? 1'b0 : dec_pio_nack_next;
      pio_external_ack <= #1 pio_external_ack_next;
      pio_external_nack <= #1 pio_external_nack_next;
    end
  end
  
  
  //------- address decode
  always @ (*) begin
    pio_internal_ack = 1'b0;
    external_transaction_active = 1'b0;
    pio_external_ack_next = 1'b0;
    pio_external_nack_next = 1'b0;
    dec_pio_read_data_next = 32'b0;
    
    d2l_NVDLA_CDMA_S_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_S_STATUS_we = 1'b0;
    d2l_NVDLA_CDMA_S_STATUS_re = 1'b0;
    d2l_NVDLA_CDMA_S_POINTER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_S_POINTER_we = 1'b0;
    d2l_NVDLA_CDMA_S_POINTER_re = 1'b0;
    d2l_NVDLA_CDMA_S_ARBITER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_S_ARBITER_we = 1'b0;
    d2l_NVDLA_CDMA_S_ARBITER_re = 1'b0;
    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we = 1'b0;
    d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re = 1'b0;
    d2l_NVDLA_CDMA_D_OP_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_OP_ENABLE_we = 1'b0;
    d2l_NVDLA_CDMA_D_OP_ENABLE_re = 1'b0;
    d2l_NVDLA_CDMA_D_MISC_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_MISC_CFG_we = 1'b0;
    d2l_NVDLA_CDMA_D_MISC_CFG_re = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we = 1'b0;
    d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_LINE_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_LINE_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_LINE_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_SURF_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_SURF_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_SURF_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_MAP_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_DAIN_MAP_we = 1'b0;
    d2l_NVDLA_CDMA_D_DAIN_MAP_re = 1'b0;
    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we = 1'b0;
    d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re = 1'b0;
    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we = 1'b0;
    d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re = 1'b0;
    d2l_NVDLA_CDMA_D_BATCH_NUMBER_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_BATCH_NUMBER_we = 1'b0;
    d2l_NVDLA_CDMA_D_BATCH_NUMBER_re = 1'b0;
    d2l_NVDLA_CDMA_D_BATCH_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_BATCH_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_BATCH_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we = 1'b0;
    d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re = 1'b0;
    d2l_NVDLA_CDMA_D_FETCH_GRAIN_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_FETCH_GRAIN_we = 1'b0;
    d2l_NVDLA_CDMA_D_FETCH_GRAIN_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we = 1'b0;
    d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re = 1'b0;
    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_BYTES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_WMB_BYTES_we = 1'b0;
    d2l_NVDLA_CDMA_D_WMB_BYTES_re = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_FORMAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_MEAN_FORMAT_we = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_FORMAT_re = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we = 1'b0;
    d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_CFG_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CVT_CFG_we = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_CFG_re = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_OFFSET_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CVT_OFFSET_we = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_OFFSET_re = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_SCALE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CVT_SCALE_we = 1'b0;
    d2l_NVDLA_CDMA_D_CVT_SCALE_re = 1'b0;
    d2l_NVDLA_CDMA_D_CONV_STRIDE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CONV_STRIDE_we = 1'b0;
    d2l_NVDLA_CDMA_D_CONV_STRIDE_re = 1'b0;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_we = 1'b0;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_re = 1'b0;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we = 1'b0;
    d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re = 1'b0;
    d2l_NVDLA_CDMA_D_BANK_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_BANK_we = 1'b0;
    d2l_NVDLA_CDMA_D_BANK_re = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we = 1'b0;
    d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re = 1'b0;
    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we = 1'b0;
    d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re = 1'b0;
    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we = 1'b0;
    d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_ENABLE_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_ENABLE_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_ENABLE_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we = 1'b0;
    d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re = 1'b0;
    d2l_NVDLA_CDMA_D_CYA_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CDMA_D_CYA_we = 1'b0;
    d2l_NVDLA_CDMA_D_CYA_re = 1'b0;
    
    casez(pio_dec_address_d1)
    //  Register: NVDLA_CDMA.S_STATUS     Address: 0x3000     External: false
    12'b110000000000:
      begin
        d2l_NVDLA_CDMA_S_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_S_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_S_STATUS_r;
      end
    //  Register: NVDLA_CDMA.S_POINTER     Address: 0x3004     External: false
    12'b110000000001:
      begin
        d2l_NVDLA_CDMA_S_POINTER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_S_POINTER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_S_POINTER_r;
      end
    //  Register: NVDLA_CDMA.S_ARBITER     Address: 0x3008     External: false
    12'b110000000010:
      begin
        d2l_NVDLA_CDMA_S_ARBITER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_S_ARBITER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_S_ARBITER_r;
      end
    //  Register: NVDLA_CDMA.S_CBUF_FLUSH_STATUS     Address: 0x300c     External: false
    12'b110000000011:
      begin
        d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
      end
    //  Register: NVDLA_CDMA.D_OP_ENABLE     Address: 0x3010     External: false
    12'b110000000100:
      begin
        d2l_NVDLA_CDMA_D_OP_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_OP_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_OP_ENABLE_r;
      end
    //  Register: NVDLA_CDMA.D_MISC_CFG     Address: 0x3014     External: false
    12'b110000000101:
      begin
        d2l_NVDLA_CDMA_D_MISC_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_MISC_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_MISC_CFG_r;
      end
    //  Register: NVDLA_CDMA.D_DATAIN_FORMAT     Address: 0x3018     External: false
    12'b110000000110:
      begin
        d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
      end
    //  Register: NVDLA_CDMA.D_DATAIN_SIZE_0     Address: 0x301c     External: false
    12'b110000000111:
      begin
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
      end
    //  Register: NVDLA_CDMA.D_DATAIN_SIZE_1     Address: 0x3020     External: false
    12'b110000001000:
      begin
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
      end
    //  Register: NVDLA_CDMA.D_DATAIN_SIZE_EXT_0     Address: 0x3024     External: false
    12'b110000001001:
      begin
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
      end
    //  Register: NVDLA_CDMA.D_PIXEL_OFFSET     Address: 0x3028     External: false
    12'b110000001010:
      begin
        d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_RAM_TYPE     Address: 0x302c     External: false
    12'b110000001011:
      begin
        d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_ADDR_HIGH_0     Address: 0x3030     External: false
    12'b110000001100:
      begin
        d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_ADDR_LOW_0     Address: 0x3034     External: false
    12'b110000001101:
      begin
        d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_ADDR_HIGH_1     Address: 0x3038     External: false
    12'b110000001110:
      begin
        d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_ADDR_LOW_1     Address: 0x303c     External: false
    12'b110000001111:
      begin
        d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
      end
    //  Register: NVDLA_CDMA.D_LINE_STRIDE     Address: 0x3040     External: false
    12'b110000010000:
      begin
        d2l_NVDLA_CDMA_D_LINE_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_LINE_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_LINE_UV_STRIDE     Address: 0x3044     External: false
    12'b110000010001:
      begin
        d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_SURF_STRIDE     Address: 0x3048     External: false
    12'b110000010010:
      begin
        d2l_NVDLA_CDMA_D_SURF_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_SURF_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_DAIN_MAP     Address: 0x304c     External: false
    12'b110000010011:
      begin
        d2l_NVDLA_CDMA_D_DAIN_MAP_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_DAIN_MAP_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_DAIN_MAP_r;
      end
    //  Register: NVDLA_CDMA.D_RESERVED_X_CFG     Address: 0x3050     External: false
    12'b110000010100:
      begin
        d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
      end
    //  Register: NVDLA_CDMA.D_RESERVED_Y_CFG     Address: 0x3054     External: false
    12'b110000010101:
      begin
        d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
      end
    //  Register: NVDLA_CDMA.D_BATCH_NUMBER     Address: 0x3058     External: false
    12'b110000010110:
      begin
        d2l_NVDLA_CDMA_D_BATCH_NUMBER_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_BATCH_NUMBER_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
      end
    //  Register: NVDLA_CDMA.D_BATCH_STRIDE     Address: 0x305c     External: false
    12'b110000010111:
      begin
        d2l_NVDLA_CDMA_D_BATCH_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_BATCH_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_ENTRY_PER_SLICE     Address: 0x3060     External: false
    12'b110000011000:
      begin
        d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
      end
    //  Register: NVDLA_CDMA.D_FETCH_GRAIN     Address: 0x3064     External: false
    12'b110000011001:
      begin
        d2l_NVDLA_CDMA_D_FETCH_GRAIN_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_FETCH_GRAIN_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_FORMAT     Address: 0x3068     External: false
    12'b110000011010:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_SIZE_0     Address: 0x306c     External: false
    12'b110000011011:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_SIZE_1     Address: 0x3070     External: false
    12'b110000011100:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_RAM_TYPE     Address: 0x3074     External: false
    12'b110000011101:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_ADDR_HIGH     Address: 0x3078     External: false
    12'b110000011110:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_ADDR_LOW     Address: 0x307c     External: false
    12'b110000011111:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
      end
    //  Register: NVDLA_CDMA.D_WEIGHT_BYTES     Address: 0x3080     External: false
    12'b110000100000:
      begin
        d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
      end
    //  Register: NVDLA_CDMA.D_WGS_ADDR_HIGH     Address: 0x3084     External: false
    12'b110000100001:
      begin
        d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
      end
    //  Register: NVDLA_CDMA.D_WGS_ADDR_LOW     Address: 0x3088     External: false
    12'b110000100010:
      begin
        d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
      end
    //  Register: NVDLA_CDMA.D_WMB_ADDR_HIGH     Address: 0x308c     External: false
    12'b110000100011:
      begin
        d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
      end
    //  Register: NVDLA_CDMA.D_WMB_ADDR_LOW     Address: 0x3090     External: false
    12'b110000100100:
      begin
        d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
      end
    //  Register: NVDLA_CDMA.D_WMB_BYTES     Address: 0x3094     External: false
    12'b110000100101:
      begin
        d2l_NVDLA_CDMA_D_WMB_BYTES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_WMB_BYTES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_WMB_BYTES_r;
      end
    //  Register: NVDLA_CDMA.D_MEAN_FORMAT     Address: 0x3098     External: false
    12'b110000100110:
      begin
        d2l_NVDLA_CDMA_D_MEAN_FORMAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_MEAN_FORMAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
      end
    //  Register: NVDLA_CDMA.D_MEAN_GLOBAL_0     Address: 0x309c     External: false
    12'b110000100111:
      begin
        d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
      end
    //  Register: NVDLA_CDMA.D_MEAN_GLOBAL_1     Address: 0x30a0     External: false
    12'b110000101000:
      begin
        d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
      end
    //  Register: NVDLA_CDMA.D_CVT_CFG     Address: 0x30a4     External: false
    12'b110000101001:
      begin
        d2l_NVDLA_CDMA_D_CVT_CFG_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CVT_CFG_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CVT_CFG_r;
      end
    //  Register: NVDLA_CDMA.D_CVT_OFFSET     Address: 0x30a8     External: false
    12'b110000101010:
      begin
        d2l_NVDLA_CDMA_D_CVT_OFFSET_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CVT_OFFSET_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
      end
    //  Register: NVDLA_CDMA.D_CVT_SCALE     Address: 0x30ac     External: false
    12'b110000101011:
      begin
        d2l_NVDLA_CDMA_D_CVT_SCALE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CVT_SCALE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CVT_SCALE_r;
      end
    //  Register: NVDLA_CDMA.D_CONV_STRIDE     Address: 0x30b0     External: false
    12'b110000101100:
      begin
        d2l_NVDLA_CDMA_D_CONV_STRIDE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CONV_STRIDE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
      end
    //  Register: NVDLA_CDMA.D_ZERO_PADDING     Address: 0x30b4     External: false
    12'b110000101101:
      begin
        d2l_NVDLA_CDMA_D_ZERO_PADDING_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_ZERO_PADDING_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
      end
    //  Register: NVDLA_CDMA.D_ZERO_PADDING_VALUE     Address: 0x30b8     External: false
    12'b110000101110:
      begin
        d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
      end
    //  Register: NVDLA_CDMA.D_BANK     Address: 0x30bc     External: false
    12'b110000101111:
      begin
        d2l_NVDLA_CDMA_D_BANK_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_BANK_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_BANK_r;
      end
    //  Register: NVDLA_CDMA.D_NAN_FLUSH_TO_ZERO     Address: 0x30c0     External: false
    12'b110000110000:
      begin
        d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
      end
    //  Register: NVDLA_CDMA.D_NAN_INPUT_DATA_NUM     Address: 0x30c4     External: false
    12'b110000110001:
      begin
        d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
      end
    //  Register: NVDLA_CDMA.D_NAN_INPUT_WEIGHT_NUM     Address: 0x30c8     External: false
    12'b110000110010:
      begin
        d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
      end
    //  Register: NVDLA_CDMA.D_INF_INPUT_DATA_NUM     Address: 0x30cc     External: false
    12'b110000110011:
      begin
        d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
      end
    //  Register: NVDLA_CDMA.D_INF_INPUT_WEIGHT_NUM     Address: 0x30d0     External: false
    12'b110000110100:
      begin
        d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_ENABLE     Address: 0x30d4     External: false
    12'b110000110101:
      begin
        d2l_NVDLA_CDMA_D_PERF_ENABLE_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_ENABLE_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_DAT_READ_STALL     Address: 0x30d8     External: false
    12'b110000110110:
      begin
        d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_WT_READ_STALL     Address: 0x30dc     External: false
    12'b110000110111:
      begin
        d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_DAT_READ_LATENCY     Address: 0x30e0     External: false
    12'b110000111000:
      begin
        d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
      end
    //  Register: NVDLA_CDMA.D_PERF_WT_READ_LATENCY     Address: 0x30e4     External: false
    12'b110000111001:
      begin
        d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
      end
    //  Register: NVDLA_CDMA.D_CYA     Address: 0x30e8     External: false
    12'b110000111010:
      begin
        d2l_NVDLA_CDMA_D_CYA_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CDMA_D_CYA_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active | pio_write_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CDMA_D_CYA_r;
      end
    endcase
  end
  
endmodule

//
//---------- module addrmap_NVDLA_pio
//
module addrmap_NVDLA_pio
(
  clk,
  reset,
  h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w,
  h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w,
  h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w,
  h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w,
  h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w,
  h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w,
  h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w,
  h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w,
  h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w,
  h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w,
  h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w,
  h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w,
  leaf_dec_wr_data,
  leaf_dec_addr,
  leaf_dec_block_sel,
  leaf_dec_valid,
  leaf_dec_wr_dvld,
  leaf_dec_cycle,
  leaf_dec_wr_width,

  l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r,
  l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r,
  l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r,
  l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r,
  l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r,
  l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r,
  l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r,
  l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r,
  l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r,
  l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r,
  l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r,
  l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r,
  l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r,
  l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r,
  l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r,
  l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r,
  l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r,
  l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r,
  l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r,
  l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r,
  l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r,
  l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r,
  l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r,
  l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r,
  l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r,
  l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r,
  l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r,
  l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r,
  l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r,
  l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r,
  l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r,
  l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r,
  l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r,
  l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r,
  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r,
  l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r,
  l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r,
  l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r,
  l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r,
  l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r,
  l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r,
  l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r,
  l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r,
  l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r,
  l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r,
  l2h_NVDLA_CDMA_D_CYA_CYA_r,
  dec_leaf_rd_data,
  dec_leaf_ack,
  dec_leaf_nack,
  dec_leaf_accept,
  dec_leaf_reject,
  dec_leaf_retry_atomic,
  dec_leaf_data_width );

  //------- inputs
  input    clk;
  input    reset;
  input     [1:0] h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w;
  input     [1:0] h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w;
  input    h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w;
  input    h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w;
  input     [31:0] h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w;
  input     [31:0] h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w;
  input     [31:0] leaf_dec_wr_data;
  input     [39:0] leaf_dec_addr;
  input    leaf_dec_block_sel;
  input    leaf_dec_valid;
  input    leaf_dec_wr_dvld;
  input     [1:0] leaf_dec_cycle;
  input     [2:0] leaf_dec_wr_width;

  //------- outputs
  output    l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r;
  output     [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r;
  output     [3:0] l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r;
  output    l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r;
  output     [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r;
  output     [1:0] l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r;
  output    l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r;
  output     [5:0] l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r;
  output    l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r;
  output     [12:0] l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r;
  output     [2:0] l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r;
  output    l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r;
  output     [31:0] l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r;
  output     [31:0] l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r;
  output    l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r;
  output    l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r;
  output     [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r;
  output     [9:0] l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r;
  output     [31:0] l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r;
  output     [13:0] l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r;
  output     [11:0] l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r;
  output    l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r;
  output     [17:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r;
  output     [12:0] l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r;
  output    l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r;
  output     [31:0] l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r;
  output     [27:0] l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r;
  output    l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r;
  output     [15:0] l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r;
  output    l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r;
  output     [5:0] l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r;
  output     [15:0] l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r;
  output     [15:0] l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r;
  output     [2:0] l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r;
  output     [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r;
  output     [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r;
  output     [4:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r;
  output     [5:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r;
  output     [15:0] l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r;
  output     [4:0] l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r;
  output    l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r;
  output    l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r;
  output     [31:0] l2h_NVDLA_CDMA_D_CYA_CYA_r;
  output     [31:0] dec_leaf_rd_data;
  output    dec_leaf_ack;
  output    dec_leaf_nack;
  output    dec_leaf_accept;
  output    dec_leaf_reject;
  output    dec_leaf_retry_atomic;
  output     [2:0] dec_leaf_data_width;


  //------- wire defines
  wire   [31:0] d2l_NVDLA_CDMA_S_STATUS_w;
  wire  d2l_NVDLA_CDMA_S_STATUS_we;
  wire  d2l_NVDLA_CDMA_S_STATUS_re;
  wire   [31:0] d2l_NVDLA_CDMA_S_POINTER_w;
  wire  d2l_NVDLA_CDMA_S_POINTER_we;
  wire  d2l_NVDLA_CDMA_S_POINTER_re;
  wire   [31:0] d2l_NVDLA_CDMA_S_ARBITER_w;
  wire  d2l_NVDLA_CDMA_S_ARBITER_we;
  wire  d2l_NVDLA_CDMA_S_ARBITER_re;
  wire   [31:0] d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w;
  wire  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we;
  wire  d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_OP_ENABLE_w;
  wire  d2l_NVDLA_CDMA_D_OP_ENABLE_we;
  wire  d2l_NVDLA_CDMA_D_OP_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_MISC_CFG_w;
  wire  d2l_NVDLA_CDMA_D_MISC_CFG_we;
  wire  d2l_NVDLA_CDMA_D_MISC_CFG_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w;
  wire  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we;
  wire  d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we;
  wire  d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w;
  wire  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we;
  wire  d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_LINE_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_LINE_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_LINE_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_SURF_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_SURF_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_SURF_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_DAIN_MAP_w;
  wire  d2l_NVDLA_CDMA_D_DAIN_MAP_we;
  wire  d2l_NVDLA_CDMA_D_DAIN_MAP_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w;
  wire  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we;
  wire  d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w;
  wire  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we;
  wire  d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_BATCH_NUMBER_w;
  wire  d2l_NVDLA_CDMA_D_BATCH_NUMBER_we;
  wire  d2l_NVDLA_CDMA_D_BATCH_NUMBER_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_BATCH_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_BATCH_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_BATCH_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w;
  wire  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we;
  wire  d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_FETCH_GRAIN_w;
  wire  d2l_NVDLA_CDMA_D_FETCH_GRAIN_we;
  wire  d2l_NVDLA_CDMA_D_FETCH_GRAIN_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we;
  wire  d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w;
  wire  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we;
  wire  d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w;
  wire  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we;
  wire  d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w;
  wire  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we;
  wire  d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w;
  wire  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we;
  wire  d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_WMB_BYTES_w;
  wire  d2l_NVDLA_CDMA_D_WMB_BYTES_we;
  wire  d2l_NVDLA_CDMA_D_WMB_BYTES_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_MEAN_FORMAT_w;
  wire  d2l_NVDLA_CDMA_D_MEAN_FORMAT_we;
  wire  d2l_NVDLA_CDMA_D_MEAN_FORMAT_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w;
  wire  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we;
  wire  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w;
  wire  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we;
  wire  d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CVT_CFG_w;
  wire  d2l_NVDLA_CDMA_D_CVT_CFG_we;
  wire  d2l_NVDLA_CDMA_D_CVT_CFG_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CVT_OFFSET_w;
  wire  d2l_NVDLA_CDMA_D_CVT_OFFSET_we;
  wire  d2l_NVDLA_CDMA_D_CVT_OFFSET_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CVT_SCALE_w;
  wire  d2l_NVDLA_CDMA_D_CVT_SCALE_we;
  wire  d2l_NVDLA_CDMA_D_CVT_SCALE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CONV_STRIDE_w;
  wire  d2l_NVDLA_CDMA_D_CONV_STRIDE_we;
  wire  d2l_NVDLA_CDMA_D_CONV_STRIDE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_w;
  wire  d2l_NVDLA_CDMA_D_ZERO_PADDING_we;
  wire  d2l_NVDLA_CDMA_D_ZERO_PADDING_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w;
  wire  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we;
  wire  d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_BANK_w;
  wire  d2l_NVDLA_CDMA_D_BANK_we;
  wire  d2l_NVDLA_CDMA_D_BANK_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w;
  wire  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we;
  wire  d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w;
  wire  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we;
  wire  d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w;
  wire  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we;
  wire  d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w;
  wire  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we;
  wire  d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w;
  wire  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we;
  wire  d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_ENABLE_w;
  wire  d2l_NVDLA_CDMA_D_PERF_ENABLE_we;
  wire  d2l_NVDLA_CDMA_D_PERF_ENABLE_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w;
  wire  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we;
  wire  d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w;
  wire  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we;
  wire  d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w;
  wire  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we;
  wire  d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w;
  wire  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we;
  wire  d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re;
  wire   [31:0] d2l_NVDLA_CDMA_D_CYA_w;
  wire  d2l_NVDLA_CDMA_D_CYA_we;
  wire  d2l_NVDLA_CDMA_D_CYA_re;
  wire   [31:0] l2d_NVDLA_CDMA_S_STATUS_r;
  wire   [31:0] l2d_NVDLA_CDMA_S_POINTER_r;
  wire   [31:0] l2d_NVDLA_CDMA_S_ARBITER_r;
  wire   [31:0] l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_OP_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_MISC_CFG_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_LINE_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_SURF_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_DAIN_MAP_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_BATCH_NUMBER_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_BATCH_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_FETCH_GRAIN_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_WMB_BYTES_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_MEAN_FORMAT_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CVT_CFG_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CVT_OFFSET_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CVT_SCALE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CONV_STRIDE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_BANK_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_ENABLE_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r;
  wire   [31:0] l2d_NVDLA_CDMA_D_CYA_r;
  
  
  addrmap_NVDLA_jrdl_decode pio_decode (
    .clk(clk),
    .reset(reset),
    .leaf_dec_wr_data(leaf_dec_wr_data),
    .leaf_dec_addr(leaf_dec_addr),
    .leaf_dec_block_sel(leaf_dec_block_sel),
    .leaf_dec_valid(leaf_dec_valid),
    .leaf_dec_wr_dvld(leaf_dec_wr_dvld),
    .leaf_dec_cycle(leaf_dec_cycle),
    .leaf_dec_wr_width(leaf_dec_wr_width),
    .l2d_NVDLA_CDMA_S_STATUS_r(l2d_NVDLA_CDMA_S_STATUS_r),
    .l2d_NVDLA_CDMA_S_POINTER_r(l2d_NVDLA_CDMA_S_POINTER_r),
    .l2d_NVDLA_CDMA_S_ARBITER_r(l2d_NVDLA_CDMA_S_ARBITER_r),
    .l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r(l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r),
    .l2d_NVDLA_CDMA_D_OP_ENABLE_r(l2d_NVDLA_CDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_CDMA_D_MISC_CFG_r(l2d_NVDLA_CDMA_D_MISC_CFG_r),
    .l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r(l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r),
    .l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r(l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r),
    .l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r(l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r),
    .l2d_NVDLA_CDMA_D_LINE_STRIDE_r(l2d_NVDLA_CDMA_D_LINE_STRIDE_r),
    .l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r(l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r),
    .l2d_NVDLA_CDMA_D_SURF_STRIDE_r(l2d_NVDLA_CDMA_D_SURF_STRIDE_r),
    .l2d_NVDLA_CDMA_D_DAIN_MAP_r(l2d_NVDLA_CDMA_D_DAIN_MAP_r),
    .l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r(l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r),
    .l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r(l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r),
    .l2d_NVDLA_CDMA_D_BATCH_NUMBER_r(l2d_NVDLA_CDMA_D_BATCH_NUMBER_r),
    .l2d_NVDLA_CDMA_D_BATCH_STRIDE_r(l2d_NVDLA_CDMA_D_BATCH_STRIDE_r),
    .l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r(l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r),
    .l2d_NVDLA_CDMA_D_FETCH_GRAIN_r(l2d_NVDLA_CDMA_D_FETCH_GRAIN_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r(l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r(l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r(l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r(l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r(l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r),
    .l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WMB_BYTES_r(l2d_NVDLA_CDMA_D_WMB_BYTES_r),
    .l2d_NVDLA_CDMA_D_MEAN_FORMAT_r(l2d_NVDLA_CDMA_D_MEAN_FORMAT_r),
    .l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r(l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r),
    .l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r(l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r),
    .l2d_NVDLA_CDMA_D_CVT_CFG_r(l2d_NVDLA_CDMA_D_CVT_CFG_r),
    .l2d_NVDLA_CDMA_D_CVT_OFFSET_r(l2d_NVDLA_CDMA_D_CVT_OFFSET_r),
    .l2d_NVDLA_CDMA_D_CVT_SCALE_r(l2d_NVDLA_CDMA_D_CVT_SCALE_r),
    .l2d_NVDLA_CDMA_D_CONV_STRIDE_r(l2d_NVDLA_CDMA_D_CONV_STRIDE_r),
    .l2d_NVDLA_CDMA_D_ZERO_PADDING_r(l2d_NVDLA_CDMA_D_ZERO_PADDING_r),
    .l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r(l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r),
    .l2d_NVDLA_CDMA_D_BANK_r(l2d_NVDLA_CDMA_D_BANK_r),
    .l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r(l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r),
    .l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r(l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r),
    .l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r(l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r),
    .l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r(l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r),
    .l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r(l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r),
    .l2d_NVDLA_CDMA_D_PERF_ENABLE_r(l2d_NVDLA_CDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r(l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r),
    .l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r(l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r),
    .l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r(l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r),
    .l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r(l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r),
    .l2d_NVDLA_CDMA_D_CYA_r(l2d_NVDLA_CDMA_D_CYA_r),
    .dec_leaf_rd_data(dec_leaf_rd_data),
    .dec_leaf_ack(dec_leaf_ack),
    .dec_leaf_nack(dec_leaf_nack),
    .dec_leaf_accept(dec_leaf_accept),
    .dec_leaf_reject(dec_leaf_reject),
    .dec_leaf_retry_atomic(dec_leaf_retry_atomic),
    .dec_leaf_data_width(dec_leaf_data_width),
    .d2l_NVDLA_CDMA_S_STATUS_w(d2l_NVDLA_CDMA_S_STATUS_w),
    .d2l_NVDLA_CDMA_S_STATUS_we(d2l_NVDLA_CDMA_S_STATUS_we),
    .d2l_NVDLA_CDMA_S_STATUS_re(d2l_NVDLA_CDMA_S_STATUS_re),
    .d2l_NVDLA_CDMA_S_POINTER_w(d2l_NVDLA_CDMA_S_POINTER_w),
    .d2l_NVDLA_CDMA_S_POINTER_we(d2l_NVDLA_CDMA_S_POINTER_we),
    .d2l_NVDLA_CDMA_S_POINTER_re(d2l_NVDLA_CDMA_S_POINTER_re),
    .d2l_NVDLA_CDMA_S_ARBITER_w(d2l_NVDLA_CDMA_S_ARBITER_w),
    .d2l_NVDLA_CDMA_S_ARBITER_we(d2l_NVDLA_CDMA_S_ARBITER_we),
    .d2l_NVDLA_CDMA_S_ARBITER_re(d2l_NVDLA_CDMA_S_ARBITER_re),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_w(d2l_NVDLA_CDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_we(d2l_NVDLA_CDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_re(d2l_NVDLA_CDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_CDMA_D_MISC_CFG_w(d2l_NVDLA_CDMA_D_MISC_CFG_w),
    .d2l_NVDLA_CDMA_D_MISC_CFG_we(d2l_NVDLA_CDMA_D_MISC_CFG_we),
    .d2l_NVDLA_CDMA_D_MISC_CFG_re(d2l_NVDLA_CDMA_D_MISC_CFG_re),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_w(d2l_NVDLA_CDMA_D_LINE_STRIDE_w),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_we(d2l_NVDLA_CDMA_D_LINE_STRIDE_we),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_re(d2l_NVDLA_CDMA_D_LINE_STRIDE_re),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_w(d2l_NVDLA_CDMA_D_SURF_STRIDE_w),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_we(d2l_NVDLA_CDMA_D_SURF_STRIDE_we),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_re(d2l_NVDLA_CDMA_D_SURF_STRIDE_re),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_w(d2l_NVDLA_CDMA_D_DAIN_MAP_w),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_we(d2l_NVDLA_CDMA_D_DAIN_MAP_we),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_re(d2l_NVDLA_CDMA_D_DAIN_MAP_re),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_w(d2l_NVDLA_CDMA_D_BATCH_NUMBER_w),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_we(d2l_NVDLA_CDMA_D_BATCH_NUMBER_we),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_re(d2l_NVDLA_CDMA_D_BATCH_NUMBER_re),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_w(d2l_NVDLA_CDMA_D_BATCH_STRIDE_w),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_we(d2l_NVDLA_CDMA_D_BATCH_STRIDE_we),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_re(d2l_NVDLA_CDMA_D_BATCH_STRIDE_re),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_w(d2l_NVDLA_CDMA_D_FETCH_GRAIN_w),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_we(d2l_NVDLA_CDMA_D_FETCH_GRAIN_we),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_re(d2l_NVDLA_CDMA_D_FETCH_GRAIN_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_w(d2l_NVDLA_CDMA_D_WMB_BYTES_w),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_we(d2l_NVDLA_CDMA_D_WMB_BYTES_we),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_re(d2l_NVDLA_CDMA_D_WMB_BYTES_re),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_w(d2l_NVDLA_CDMA_D_MEAN_FORMAT_w),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_we(d2l_NVDLA_CDMA_D_MEAN_FORMAT_we),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_re(d2l_NVDLA_CDMA_D_MEAN_FORMAT_re),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re),
    .d2l_NVDLA_CDMA_D_CVT_CFG_w(d2l_NVDLA_CDMA_D_CVT_CFG_w),
    .d2l_NVDLA_CDMA_D_CVT_CFG_we(d2l_NVDLA_CDMA_D_CVT_CFG_we),
    .d2l_NVDLA_CDMA_D_CVT_CFG_re(d2l_NVDLA_CDMA_D_CVT_CFG_re),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_w(d2l_NVDLA_CDMA_D_CVT_OFFSET_w),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_we(d2l_NVDLA_CDMA_D_CVT_OFFSET_we),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_re(d2l_NVDLA_CDMA_D_CVT_OFFSET_re),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_w(d2l_NVDLA_CDMA_D_CVT_SCALE_w),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_we(d2l_NVDLA_CDMA_D_CVT_SCALE_we),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_re(d2l_NVDLA_CDMA_D_CVT_SCALE_re),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_w(d2l_NVDLA_CDMA_D_CONV_STRIDE_w),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_we(d2l_NVDLA_CDMA_D_CONV_STRIDE_we),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_re(d2l_NVDLA_CDMA_D_CONV_STRIDE_re),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_w(d2l_NVDLA_CDMA_D_ZERO_PADDING_w),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_we(d2l_NVDLA_CDMA_D_ZERO_PADDING_we),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_re(d2l_NVDLA_CDMA_D_ZERO_PADDING_re),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re),
    .d2l_NVDLA_CDMA_D_BANK_w(d2l_NVDLA_CDMA_D_BANK_w),
    .d2l_NVDLA_CDMA_D_BANK_we(d2l_NVDLA_CDMA_D_BANK_we),
    .d2l_NVDLA_CDMA_D_BANK_re(d2l_NVDLA_CDMA_D_BANK_re),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_w(d2l_NVDLA_CDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_we(d2l_NVDLA_CDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_re(d2l_NVDLA_CDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re),
    .d2l_NVDLA_CDMA_D_CYA_w(d2l_NVDLA_CDMA_D_CYA_w),
    .d2l_NVDLA_CDMA_D_CYA_we(d2l_NVDLA_CDMA_D_CYA_we),
    .d2l_NVDLA_CDMA_D_CYA_re(d2l_NVDLA_CDMA_D_CYA_re) );
    
  addrmap_NVDLA_jrdl_logic pio_logic (
    .clk(clk),
    .reset(reset),
    .d2l_NVDLA_CDMA_S_STATUS_w(d2l_NVDLA_CDMA_S_STATUS_w),
    .d2l_NVDLA_CDMA_S_STATUS_we(d2l_NVDLA_CDMA_S_STATUS_we),
    .d2l_NVDLA_CDMA_S_STATUS_re(d2l_NVDLA_CDMA_S_STATUS_re),
    .d2l_NVDLA_CDMA_S_POINTER_w(d2l_NVDLA_CDMA_S_POINTER_w),
    .d2l_NVDLA_CDMA_S_POINTER_we(d2l_NVDLA_CDMA_S_POINTER_we),
    .d2l_NVDLA_CDMA_S_POINTER_re(d2l_NVDLA_CDMA_S_POINTER_re),
    .d2l_NVDLA_CDMA_S_ARBITER_w(d2l_NVDLA_CDMA_S_ARBITER_w),
    .d2l_NVDLA_CDMA_S_ARBITER_we(d2l_NVDLA_CDMA_S_ARBITER_we),
    .d2l_NVDLA_CDMA_S_ARBITER_re(d2l_NVDLA_CDMA_S_ARBITER_re),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_w),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_we),
    .d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re(d2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_re),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_w(d2l_NVDLA_CDMA_D_OP_ENABLE_w),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_we(d2l_NVDLA_CDMA_D_OP_ENABLE_we),
    .d2l_NVDLA_CDMA_D_OP_ENABLE_re(d2l_NVDLA_CDMA_D_OP_ENABLE_re),
    .d2l_NVDLA_CDMA_D_MISC_CFG_w(d2l_NVDLA_CDMA_D_MISC_CFG_w),
    .d2l_NVDLA_CDMA_D_MISC_CFG_we(d2l_NVDLA_CDMA_D_MISC_CFG_we),
    .d2l_NVDLA_CDMA_D_MISC_CFG_re(d2l_NVDLA_CDMA_D_MISC_CFG_re),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_w),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_we),
    .d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re(d2l_NVDLA_CDMA_D_DATAIN_FORMAT_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_0_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_1_re),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_w),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_we),
    .d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re(d2l_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_re),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_w),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_we),
    .d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re(d2l_NVDLA_CDMA_D_PIXEL_OFFSET_re),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_w),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_we),
    .d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re(d2l_NVDLA_CDMA_D_DAIN_RAM_TYPE_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_re),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_w),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_we),
    .d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re(d2l_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_re),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_w(d2l_NVDLA_CDMA_D_LINE_STRIDE_w),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_we(d2l_NVDLA_CDMA_D_LINE_STRIDE_we),
    .d2l_NVDLA_CDMA_D_LINE_STRIDE_re(d2l_NVDLA_CDMA_D_LINE_STRIDE_re),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_w),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_we),
    .d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re(d2l_NVDLA_CDMA_D_LINE_UV_STRIDE_re),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_w(d2l_NVDLA_CDMA_D_SURF_STRIDE_w),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_we(d2l_NVDLA_CDMA_D_SURF_STRIDE_we),
    .d2l_NVDLA_CDMA_D_SURF_STRIDE_re(d2l_NVDLA_CDMA_D_SURF_STRIDE_re),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_w(d2l_NVDLA_CDMA_D_DAIN_MAP_w),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_we(d2l_NVDLA_CDMA_D_DAIN_MAP_we),
    .d2l_NVDLA_CDMA_D_DAIN_MAP_re(d2l_NVDLA_CDMA_D_DAIN_MAP_re),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_w),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_we),
    .d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re(d2l_NVDLA_CDMA_D_RESERVED_X_CFG_re),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_w),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_we),
    .d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re(d2l_NVDLA_CDMA_D_RESERVED_Y_CFG_re),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_w(d2l_NVDLA_CDMA_D_BATCH_NUMBER_w),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_we(d2l_NVDLA_CDMA_D_BATCH_NUMBER_we),
    .d2l_NVDLA_CDMA_D_BATCH_NUMBER_re(d2l_NVDLA_CDMA_D_BATCH_NUMBER_re),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_w(d2l_NVDLA_CDMA_D_BATCH_STRIDE_w),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_we(d2l_NVDLA_CDMA_D_BATCH_STRIDE_we),
    .d2l_NVDLA_CDMA_D_BATCH_STRIDE_re(d2l_NVDLA_CDMA_D_BATCH_STRIDE_re),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_w),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_we),
    .d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re(d2l_NVDLA_CDMA_D_ENTRY_PER_SLICE_re),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_w(d2l_NVDLA_CDMA_D_FETCH_GRAIN_w),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_we(d2l_NVDLA_CDMA_D_FETCH_GRAIN_we),
    .d2l_NVDLA_CDMA_D_FETCH_GRAIN_re(d2l_NVDLA_CDMA_D_FETCH_GRAIN_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re(d2l_NVDLA_CDMA_D_WEIGHT_FORMAT_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_0_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re(d2l_NVDLA_CDMA_D_WEIGHT_SIZE_1_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re(d2l_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_w),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_we),
    .d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re(d2l_NVDLA_CDMA_D_WEIGHT_BYTES_re),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WGS_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WGS_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_w),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_we),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re(d2l_NVDLA_CDMA_D_WMB_ADDR_HIGH_re),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_w),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_we),
    .d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re(d2l_NVDLA_CDMA_D_WMB_ADDR_LOW_re),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_w(d2l_NVDLA_CDMA_D_WMB_BYTES_w),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_we(d2l_NVDLA_CDMA_D_WMB_BYTES_we),
    .d2l_NVDLA_CDMA_D_WMB_BYTES_re(d2l_NVDLA_CDMA_D_WMB_BYTES_re),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_w(d2l_NVDLA_CDMA_D_MEAN_FORMAT_w),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_we(d2l_NVDLA_CDMA_D_MEAN_FORMAT_we),
    .d2l_NVDLA_CDMA_D_MEAN_FORMAT_re(d2l_NVDLA_CDMA_D_MEAN_FORMAT_re),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_w),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_we),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_0_re),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_w),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_we),
    .d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re(d2l_NVDLA_CDMA_D_MEAN_GLOBAL_1_re),
    .d2l_NVDLA_CDMA_D_CVT_CFG_w(d2l_NVDLA_CDMA_D_CVT_CFG_w),
    .d2l_NVDLA_CDMA_D_CVT_CFG_we(d2l_NVDLA_CDMA_D_CVT_CFG_we),
    .d2l_NVDLA_CDMA_D_CVT_CFG_re(d2l_NVDLA_CDMA_D_CVT_CFG_re),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_w(d2l_NVDLA_CDMA_D_CVT_OFFSET_w),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_we(d2l_NVDLA_CDMA_D_CVT_OFFSET_we),
    .d2l_NVDLA_CDMA_D_CVT_OFFSET_re(d2l_NVDLA_CDMA_D_CVT_OFFSET_re),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_w(d2l_NVDLA_CDMA_D_CVT_SCALE_w),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_we(d2l_NVDLA_CDMA_D_CVT_SCALE_we),
    .d2l_NVDLA_CDMA_D_CVT_SCALE_re(d2l_NVDLA_CDMA_D_CVT_SCALE_re),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_w(d2l_NVDLA_CDMA_D_CONV_STRIDE_w),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_we(d2l_NVDLA_CDMA_D_CONV_STRIDE_we),
    .d2l_NVDLA_CDMA_D_CONV_STRIDE_re(d2l_NVDLA_CDMA_D_CONV_STRIDE_re),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_w(d2l_NVDLA_CDMA_D_ZERO_PADDING_w),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_we(d2l_NVDLA_CDMA_D_ZERO_PADDING_we),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_re(d2l_NVDLA_CDMA_D_ZERO_PADDING_re),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_w),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_we),
    .d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re(d2l_NVDLA_CDMA_D_ZERO_PADDING_VALUE_re),
    .d2l_NVDLA_CDMA_D_BANK_w(d2l_NVDLA_CDMA_D_BANK_w),
    .d2l_NVDLA_CDMA_D_BANK_we(d2l_NVDLA_CDMA_D_BANK_we),
    .d2l_NVDLA_CDMA_D_BANK_re(d2l_NVDLA_CDMA_D_BANK_re),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_w),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_we),
    .d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re(d2l_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_re),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_w),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_we),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re(d2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_re),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_w),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_we),
    .d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re(d2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_re),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_w),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_we),
    .d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re(d2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_re),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_w),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_we),
    .d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re(d2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_re),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_w(d2l_NVDLA_CDMA_D_PERF_ENABLE_w),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_we(d2l_NVDLA_CDMA_D_PERF_ENABLE_we),
    .d2l_NVDLA_CDMA_D_PERF_ENABLE_re(d2l_NVDLA_CDMA_D_PERF_ENABLE_re),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_w),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_we),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re(d2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_re),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_w),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_we),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re(d2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_re),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_w),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_we),
    .d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re(d2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_re),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_w),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_we),
    .d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re(d2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_re),
    .d2l_NVDLA_CDMA_D_CYA_w(d2l_NVDLA_CDMA_D_CYA_w),
    .d2l_NVDLA_CDMA_D_CYA_we(d2l_NVDLA_CDMA_D_CYA_we),
    .d2l_NVDLA_CDMA_D_CYA_re(d2l_NVDLA_CDMA_D_CYA_re),
    .h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w(h2l_NVDLA_CDMA_S_STATUS_STATUS_0_w),
    .h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w(h2l_NVDLA_CDMA_S_STATUS_STATUS_1_w),
    .h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w(h2l_NVDLA_CDMA_S_POINTER_CONSUMER_w),
    .h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w(h2l_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_FLUSH_DONE_w),
    .h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w(h2l_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_NAN_DATA_NUM_w),
    .h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w(h2l_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_NAN_WEIGHT_NUM_w),
    .h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w(h2l_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_INF_DATA_NUM_w),
    .h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w(h2l_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_INF_WEIGHT_NUM_w),
    .h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w(h2l_NVDLA_CDMA_D_PERF_DAT_READ_STALL_DAT_RD_STALL_w),
    .h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w(h2l_NVDLA_CDMA_D_PERF_WT_READ_STALL_WT_RD_STALL_w),
    .h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w(h2l_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_DAT_RD_LATENCY_w),
    .h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w(h2l_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_WT_RD_LATENCY_w),
    .l2d_NVDLA_CDMA_S_STATUS_r(l2d_NVDLA_CDMA_S_STATUS_r),
    .l2d_NVDLA_CDMA_S_POINTER_r(l2d_NVDLA_CDMA_S_POINTER_r),
    .l2d_NVDLA_CDMA_S_ARBITER_r(l2d_NVDLA_CDMA_S_ARBITER_r),
    .l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r(l2d_NVDLA_CDMA_S_CBUF_FLUSH_STATUS_r),
    .l2d_NVDLA_CDMA_D_OP_ENABLE_r(l2d_NVDLA_CDMA_D_OP_ENABLE_r),
    .l2d_NVDLA_CDMA_D_MISC_CFG_r(l2d_NVDLA_CDMA_D_MISC_CFG_r),
    .l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r(l2d_NVDLA_CDMA_D_DATAIN_FORMAT_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_0_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_1_r),
    .l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r(l2d_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_r),
    .l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r(l2d_NVDLA_CDMA_D_PIXEL_OFFSET_r),
    .l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r(l2d_NVDLA_CDMA_D_DAIN_RAM_TYPE_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_r),
    .l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r(l2d_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_r),
    .l2d_NVDLA_CDMA_D_LINE_STRIDE_r(l2d_NVDLA_CDMA_D_LINE_STRIDE_r),
    .l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r(l2d_NVDLA_CDMA_D_LINE_UV_STRIDE_r),
    .l2d_NVDLA_CDMA_D_SURF_STRIDE_r(l2d_NVDLA_CDMA_D_SURF_STRIDE_r),
    .l2d_NVDLA_CDMA_D_DAIN_MAP_r(l2d_NVDLA_CDMA_D_DAIN_MAP_r),
    .l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r(l2d_NVDLA_CDMA_D_RESERVED_X_CFG_r),
    .l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r(l2d_NVDLA_CDMA_D_RESERVED_Y_CFG_r),
    .l2d_NVDLA_CDMA_D_BATCH_NUMBER_r(l2d_NVDLA_CDMA_D_BATCH_NUMBER_r),
    .l2d_NVDLA_CDMA_D_BATCH_STRIDE_r(l2d_NVDLA_CDMA_D_BATCH_STRIDE_r),
    .l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r(l2d_NVDLA_CDMA_D_ENTRY_PER_SLICE_r),
    .l2d_NVDLA_CDMA_D_FETCH_GRAIN_r(l2d_NVDLA_CDMA_D_FETCH_GRAIN_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r(l2d_NVDLA_CDMA_D_WEIGHT_FORMAT_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r(l2d_NVDLA_CDMA_D_WEIGHT_SIZE_0_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r(l2d_NVDLA_CDMA_D_WEIGHT_SIZE_1_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r(l2d_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r(l2d_NVDLA_CDMA_D_WEIGHT_BYTES_r),
    .l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WGS_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WGS_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r(l2d_NVDLA_CDMA_D_WMB_ADDR_HIGH_r),
    .l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r(l2d_NVDLA_CDMA_D_WMB_ADDR_LOW_r),
    .l2d_NVDLA_CDMA_D_WMB_BYTES_r(l2d_NVDLA_CDMA_D_WMB_BYTES_r),
    .l2d_NVDLA_CDMA_D_MEAN_FORMAT_r(l2d_NVDLA_CDMA_D_MEAN_FORMAT_r),
    .l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r(l2d_NVDLA_CDMA_D_MEAN_GLOBAL_0_r),
    .l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r(l2d_NVDLA_CDMA_D_MEAN_GLOBAL_1_r),
    .l2d_NVDLA_CDMA_D_CVT_CFG_r(l2d_NVDLA_CDMA_D_CVT_CFG_r),
    .l2d_NVDLA_CDMA_D_CVT_OFFSET_r(l2d_NVDLA_CDMA_D_CVT_OFFSET_r),
    .l2d_NVDLA_CDMA_D_CVT_SCALE_r(l2d_NVDLA_CDMA_D_CVT_SCALE_r),
    .l2d_NVDLA_CDMA_D_CONV_STRIDE_r(l2d_NVDLA_CDMA_D_CONV_STRIDE_r),
    .l2d_NVDLA_CDMA_D_ZERO_PADDING_r(l2d_NVDLA_CDMA_D_ZERO_PADDING_r),
    .l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r(l2d_NVDLA_CDMA_D_ZERO_PADDING_VALUE_r),
    .l2d_NVDLA_CDMA_D_BANK_r(l2d_NVDLA_CDMA_D_BANK_r),
    .l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r(l2d_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_r),
    .l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r(l2d_NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_r),
    .l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r(l2d_NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_r),
    .l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r(l2d_NVDLA_CDMA_D_INF_INPUT_DATA_NUM_r),
    .l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r(l2d_NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_r),
    .l2d_NVDLA_CDMA_D_PERF_ENABLE_r(l2d_NVDLA_CDMA_D_PERF_ENABLE_r),
    .l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r(l2d_NVDLA_CDMA_D_PERF_DAT_READ_STALL_r),
    .l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r(l2d_NVDLA_CDMA_D_PERF_WT_READ_STALL_r),
    .l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r(l2d_NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_r),
    .l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r(l2d_NVDLA_CDMA_D_PERF_WT_READ_LATENCY_r),
    .l2d_NVDLA_CDMA_D_CYA_r(l2d_NVDLA_CDMA_D_CYA_r),
    .l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r(l2h_NVDLA_CDMA_S_POINTER_PRODUCER_r),
    .l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r(l2h_NVDLA_CDMA_S_ARBITER_ARB_WEIGHT_r),
    .l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r(l2h_NVDLA_CDMA_S_ARBITER_ARB_WMB_r),
    .l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r(l2h_NVDLA_CDMA_D_OP_ENABLE_OP_EN_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r(l2h_NVDLA_CDMA_D_MISC_CFG_CONV_MODE_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r(l2h_NVDLA_CDMA_D_MISC_CFG_IN_PRECISION_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r(l2h_NVDLA_CDMA_D_MISC_CFG_PROC_PRECISION_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r(l2h_NVDLA_CDMA_D_MISC_CFG_DATA_REUSE_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r(l2h_NVDLA_CDMA_D_MISC_CFG_WEIGHT_REUSE_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r(l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_DATA_RLS_r),
    .l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r(l2h_NVDLA_CDMA_D_MISC_CFG_SKIP_WEIGHT_RLS_r),
    .l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r(l2h_NVDLA_CDMA_D_DATAIN_FORMAT_DATAIN_FORMAT_r),
    .l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r(l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_FORMAT_r),
    .l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r(l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_MAPPING_r),
    .l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r(l2h_NVDLA_CDMA_D_DATAIN_FORMAT_PIXEL_SIGN_OVERRIDE_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_WIDTH_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_0_DATAIN_HEIGHT_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_1_DATAIN_CHANNEL_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_WIDTH_EXT_r),
    .l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r(l2h_NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_DATAIN_HEIGHT_EXT_r),
    .l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r(l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_X_OFFSET_r),
    .l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r(l2h_NVDLA_CDMA_D_PIXEL_OFFSET_PIXEL_Y_OFFSET_r),
    .l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r(l2h_NVDLA_CDMA_D_DAIN_RAM_TYPE_DATAIN_RAM_TYPE_r),
    .l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r(l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_DATAIN_ADDR_HIGH_0_r),
    .l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r(l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_0_DATAIN_ADDR_LOW_0_r),
    .l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r(l2h_NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_DATAIN_ADDR_HIGH_1_r),
    .l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r(l2h_NVDLA_CDMA_D_DAIN_ADDR_LOW_1_DATAIN_ADDR_LOW_1_r),
    .l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r(l2h_NVDLA_CDMA_D_LINE_STRIDE_LINE_STRIDE_r),
    .l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r(l2h_NVDLA_CDMA_D_LINE_UV_STRIDE_UV_LINE_STRIDE_r),
    .l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r(l2h_NVDLA_CDMA_D_SURF_STRIDE_SURF_STRIDE_r),
    .l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r(l2h_NVDLA_CDMA_D_DAIN_MAP_LINE_PACKED_r),
    .l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r(l2h_NVDLA_CDMA_D_DAIN_MAP_SURF_PACKED_r),
    .l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r(l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_LINE_r),
    .l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r(l2h_NVDLA_CDMA_D_RESERVED_X_CFG_RSV_PER_UV_LINE_r),
    .l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r(l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_HEIGHT_r),
    .l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r(l2h_NVDLA_CDMA_D_RESERVED_Y_CFG_RSV_Y_INDEX_r),
    .l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r(l2h_NVDLA_CDMA_D_BATCH_NUMBER_BATCHES_r),
    .l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r(l2h_NVDLA_CDMA_D_BATCH_STRIDE_BATCH_STRIDE_r),
    .l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r(l2h_NVDLA_CDMA_D_ENTRY_PER_SLICE_ENTRIES_r),
    .l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r(l2h_NVDLA_CDMA_D_FETCH_GRAIN_GRAINS_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r(l2h_NVDLA_CDMA_D_WEIGHT_FORMAT_WEIGHT_FORMAT_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r(l2h_NVDLA_CDMA_D_WEIGHT_SIZE_0_BYTE_PER_KERNEL_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r(l2h_NVDLA_CDMA_D_WEIGHT_SIZE_1_WEIGHT_KERNEL_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r(l2h_NVDLA_CDMA_D_WEIGHT_RAM_TYPE_WEIGHT_RAM_TYPE_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r(l2h_NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_WEIGHT_ADDR_HIGH_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r(l2h_NVDLA_CDMA_D_WEIGHT_ADDR_LOW_WEIGHT_ADDR_LOW_r),
    .l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r(l2h_NVDLA_CDMA_D_WEIGHT_BYTES_WEIGHT_BYTES_r),
    .l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r(l2h_NVDLA_CDMA_D_WGS_ADDR_HIGH_WGS_ADDR_HIGH_r),
    .l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r(l2h_NVDLA_CDMA_D_WGS_ADDR_LOW_WGS_ADDR_LOW_r),
    .l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r(l2h_NVDLA_CDMA_D_WMB_ADDR_HIGH_WMB_ADDR_HIGH_r),
    .l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r(l2h_NVDLA_CDMA_D_WMB_ADDR_LOW_WMB_ADDR_LOW_r),
    .l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r(l2h_NVDLA_CDMA_D_WMB_BYTES_WMB_BYTES_r),
    .l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r(l2h_NVDLA_CDMA_D_MEAN_FORMAT_MEAN_FORMAT_r),
    .l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r(l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_RY_r),
    .l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r(l2h_NVDLA_CDMA_D_MEAN_GLOBAL_0_MEAN_GU_r),
    .l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r(l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_BV_r),
    .l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r(l2h_NVDLA_CDMA_D_MEAN_GLOBAL_1_MEAN_AX_r),
    .l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r(l2h_NVDLA_CDMA_D_CVT_CFG_CVT_EN_r),
    .l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r(l2h_NVDLA_CDMA_D_CVT_CFG_CVT_TRUNCATE_r),
    .l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r(l2h_NVDLA_CDMA_D_CVT_OFFSET_CVT_OFFSET_r),
    .l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r(l2h_NVDLA_CDMA_D_CVT_SCALE_CVT_SCALE_r),
    .l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r(l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_X_STRIDE_r),
    .l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r(l2h_NVDLA_CDMA_D_CONV_STRIDE_CONV_Y_STRIDE_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_LEFT_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_RIGHT_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_TOP_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_PAD_BOTTOM_r),
    .l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r(l2h_NVDLA_CDMA_D_ZERO_PADDING_VALUE_PAD_VALUE_r),
    .l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r(l2h_NVDLA_CDMA_D_BANK_DATA_BANK_r),
    .l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r(l2h_NVDLA_CDMA_D_BANK_WEIGHT_BANK_r),
    .l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r(l2h_NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_NAN_TO_ZERO_r),
    .l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r(l2h_NVDLA_CDMA_D_PERF_ENABLE_DMA_EN_r),
    .l2h_NVDLA_CDMA_D_CYA_CYA_r(l2h_NVDLA_CDMA_D_CYA_CYA_r) );
    
endmodule

