
led.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:
   0:	e3a00453 	mov	r0, #1392508928	; 0x53000000
   4:	e3a01000 	mov	r1, #0	; 0x0
   8:	e5801000 	str	r1, [r0]
   c:	e3a01000 	mov	r1, #0	; 0x0
  10:	e5910000 	ldr	r0, [r1]
  14:	e5811000 	str	r1, [r1]
  18:	e5912000 	ldr	r2, [r1]
  1c:	e1510002 	cmp	r1, r2
  20:	e59fd00c 	ldr	sp, [pc, #12]	; 34 <halt+0x4>
  24:	03a0da01 	moveq	sp, #4096	; 0x1000
  28:	05810000 	streq	r0, [r1]
  2c:	eb000011 	bl	78 <main>

00000030 <halt>:
  30:	eafffffe 	b	30 <halt>
  34:	40001000 	.word	0x40001000

00000038 <delay>:
  38:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
  3c:	e28db000 	add	fp, sp, #0	; 0x0
  40:	e24dd00c 	sub	sp, sp, #12	; 0xc
  44:	e50b0008 	str	r0, [fp, #-8]
  48:	e51b2008 	ldr	r2, [fp, #-8]
  4c:	e3520000 	cmp	r2, #0	; 0x0
  50:	03a03000 	moveq	r3, #0	; 0x0
  54:	13a03001 	movne	r3, #1	; 0x1
  58:	e20310ff 	and	r1, r3, #255	; 0xff
  5c:	e2423001 	sub	r3, r2, #1	; 0x1
  60:	e50b3008 	str	r3, [fp, #-8]
  64:	e3510000 	cmp	r1, #0	; 0x0
  68:	1afffff6 	bne	48 <delay+0x10>
  6c:	e28bd000 	add	sp, fp, #0	; 0x0
  70:	e8bd0800 	pop	{fp}
  74:	e12fff1e 	bx	lr

00000078 <main>:
  78:	e92d4800 	push	{fp, lr}
  7c:	e28db004 	add	fp, sp, #4	; 0x4
  80:	e24dd010 	sub	sp, sp, #16	; 0x10
  84:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  88:	e2833050 	add	r3, r3, #80	; 0x50
  8c:	e50b3014 	str	r3, [fp, #-20]
  90:	e3a03456 	mov	r3, #1442840576	; 0x56000000
  94:	e2833054 	add	r3, r3, #84	; 0x54
  98:	e50b3010 	str	r3, [fp, #-16]
  9c:	e3a03000 	mov	r3, #0	; 0x0
  a0:	e50b300c 	str	r3, [fp, #-12]
  a4:	e51b3014 	ldr	r3, [fp, #-20]
  a8:	e5933000 	ldr	r3, [r3]
  ac:	e3c32c3f 	bic	r2, r3, #16128	; 0x3f00
  b0:	e51b3014 	ldr	r3, [fp, #-20]
  b4:	e5832000 	str	r2, [r3]
  b8:	e51b3014 	ldr	r3, [fp, #-20]
  bc:	e5933000 	ldr	r3, [r3]
  c0:	e3832c15 	orr	r2, r3, #5376	; 0x1500
  c4:	e51b3014 	ldr	r3, [fp, #-20]
  c8:	e5832000 	str	r2, [r3]
  cc:	e51b300c 	ldr	r3, [fp, #-12]
  d0:	e1e03003 	mvn	r3, r3
  d4:	e50b3008 	str	r3, [fp, #-8]
  d8:	e51b3008 	ldr	r3, [fp, #-8]
  dc:	e2033007 	and	r3, r3, #7	; 0x7
  e0:	e50b3008 	str	r3, [fp, #-8]
  e4:	e51b3010 	ldr	r3, [fp, #-16]
  e8:	e5933000 	ldr	r3, [r3]
  ec:	e3c32070 	bic	r2, r3, #112	; 0x70
  f0:	e51b3010 	ldr	r3, [fp, #-16]
  f4:	e5832000 	str	r2, [r3]
  f8:	e51b3010 	ldr	r3, [fp, #-16]
  fc:	e5932000 	ldr	r2, [r3]
 100:	e51b3008 	ldr	r3, [fp, #-8]
 104:	e1a03203 	lsl	r3, r3, #4
 108:	e1822003 	orr	r2, r2, r3
 10c:	e51b3010 	ldr	r3, [fp, #-16]
 110:	e5832000 	str	r2, [r3]
 114:	e3a00b61 	mov	r0, #99328	; 0x18400
 118:	e2800e2a 	add	r0, r0, #672	; 0x2a0
 11c:	ebffffc5 	bl	38 <delay>
 120:	e51b300c 	ldr	r3, [fp, #-12]
 124:	e2833001 	add	r3, r3, #1	; 0x1
 128:	e50b300c 	str	r3, [fp, #-12]
 12c:	e51b300c 	ldr	r3, [fp, #-12]
 130:	e3530008 	cmp	r3, #8	; 0x8
 134:	1affffe4 	bne	cc <main+0x54>
 138:	e3a03000 	mov	r3, #0	; 0x0
 13c:	e50b300c 	str	r3, [fp, #-12]
 140:	eaffffe1 	b	cc <main+0x54>
Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337138 	ldfcss	f7, [r3, #-224]!
  20:	20293237 	eorcs	r3, r9, r7, lsr r2
  24:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
  28:	Address 0x00000028 is out of bounds.

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	01140412 	tsteq	r4, r2, lsl r4
  1c:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  20:	01190118 	tsteq	r9, r8, lsl r1
  24:	Address 0x00000024 is out of bounds.

