(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire3;
  input wire signed [(3'h5):(1'h0)] wire2;
  input wire signed [(3'h7):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire [(3'h5):(1'h0)] wire11;
  wire [(4'h9):(1'h0)] wire10;
  wire signed [(4'ha):(1'h0)] wire9;
  wire signed [(2'h3):(1'h0)] wire8;
  wire signed [(4'h9):(1'h0)] wire7;
  wire [(3'h7):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire5;
  wire [(4'ha):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (wire1[(3'h5):(2'h3)] ?
                     ((wire1[(2'h3):(2'h2)] << wire1) | $unsigned(wire0[(4'h9):(4'h8)])) : $unsigned(wire3));
  assign wire5 = $signed((~$signed((wire2 ? wire1 : wire4))));
  assign wire6 = $signed(($unsigned((^wire1)) << ((!wire4) ?
                     (~^wire2) : $unsigned((8'ha8)))));
  assign wire7 = $unsigned($signed(wire6[(3'h6):(1'h0)]));
  assign wire8 = {(wire2 ?
                         ((^~wire6) ?
                             {wire7} : (!wire2)) : wire1[(2'h3):(1'h0)])};
  assign wire9 = ((|(wire1 <<< (|wire3))) ?
                     wire8 : {$unsigned((wire2 ? wire8 : wire5))});
  assign wire10 = wire4[(2'h2):(1'h0)];
  assign wire11 = ((8'ha9) ? wire4 : {$unsigned($unsigned(wire6))});
endmodule