
Basic_State_Machine_Embedded.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a88  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08007c10  08007c10  00017c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d20  08007d20  000208a8  2**0
                  CONTENTS
  4 .ARM          00000000  08007d20  08007d20  000208a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007d20  08007d20  000208a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d20  08007d20  00017d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d24  08007d24  00017d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000008a8  20000000  08007d28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000015a8  200008a8  080085d0  000208a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e50  080085d0  00021e50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000208a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001584c  00000000  00000000  000208d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003312  00000000  00000000  00036124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001398  00000000  00000000  00039438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001238  00000000  00000000  0003a7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019538  00000000  00000000  0003ba08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000184e0  00000000  00000000  00054f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094616  00000000  00000000  0006d420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101a36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005328  00000000  00000000  00101a88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200008a8 	.word	0x200008a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007bf8 	.word	0x08007bf8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200008ac 	.word	0x200008ac
 80001c4:	08007bf8 	.word	0x08007bf8

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <Manual_delay>:
 					Entry_flag;

 uint8_t Receive_Buffer[255];

void Manual_delay(void)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
	for(int i=0;i<=500;i++)
 80001f2:	2300      	movs	r3, #0
 80001f4:	607b      	str	r3, [r7, #4]
 80001f6:	e002      	b.n	80001fe <Manual_delay+0x12>
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	3301      	adds	r3, #1
 80001fc:	607b      	str	r3, [r7, #4]
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000204:	ddf8      	ble.n	80001f8 <Manual_delay+0xc>
	{

	}
}
 8000206:	bf00      	nop
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr

08000214 <Lan_Interrupt_Service>:

void Lan_Interrupt_Service(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
	if(getSn_IR(0) & (1 << 2))
 8000218:	f44f 7002 	mov.w	r0, #520	; 0x208
 800021c:	f002 fa2a 	bl	8002674 <WIZCHIP_READ>
 8000220:	4603      	mov	r3, r0
 8000222:	f003 0304 	and.w	r3, r3, #4
 8000226:	2b00      	cmp	r3, #0
 8000228:	d00f      	beq.n	800024a <Lan_Interrupt_Service+0x36>
	{
		recv(0,Receive_Buffer,255);
 800022a:	22ff      	movs	r2, #255	; 0xff
 800022c:	4913      	ldr	r1, [pc, #76]	; (800027c <Lan_Interrupt_Service+0x68>)
 800022e:	2000      	movs	r0, #0
 8000230:	f001 fd42 	bl	8001cb8 <recv>
//		if(Receive_Buffer==PING_ACK_CMD)
//		{
//			//Set State Idle State
//		}

		memset(Receive_Buffer,0,sizeof Receive_Buffer);// clear the receiving buffer
 8000234:	22ff      	movs	r2, #255	; 0xff
 8000236:	2100      	movs	r1, #0
 8000238:	4810      	ldr	r0, [pc, #64]	; (800027c <Lan_Interrupt_Service+0x68>)
 800023a:	f007 fb85 	bl	8007948 <memset>
		setSn_IR(0, 0x04);
 800023e:	2104      	movs	r1, #4
 8000240:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000244:	f002 fa62 	bl	800270c <WIZCHIP_WRITE>

	else
	{
		setSn_IR(0, 0x1F);/// decimal 31 .. for more info check W5500 datasheet, Page 48
	}
}
 8000248:	e015      	b.n	8000276 <Lan_Interrupt_Service+0x62>
	else if(getSn_IR(0) & (1 << 1))
 800024a:	f44f 7002 	mov.w	r0, #520	; 0x208
 800024e:	f002 fa11 	bl	8002674 <WIZCHIP_READ>
 8000252:	4603      	mov	r3, r0
 8000254:	f003 0302 	and.w	r3, r3, #2
 8000258:	2b00      	cmp	r3, #0
 800025a:	d007      	beq.n	800026c <Lan_Interrupt_Service+0x58>
		Ethernet_Connect();
 800025c:	f000 fba2 	bl	80009a4 <Ethernet_Connect>
		setSn_IR(0, 0x02);
 8000260:	2102      	movs	r1, #2
 8000262:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000266:	f002 fa51 	bl	800270c <WIZCHIP_WRITE>
}
 800026a:	e004      	b.n	8000276 <Lan_Interrupt_Service+0x62>
		setSn_IR(0, 0x1F);/// decimal 31 .. for more info check W5500 datasheet, Page 48
 800026c:	211f      	movs	r1, #31
 800026e:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000272:	f002 fa4b 	bl	800270c <WIZCHIP_WRITE>
}
 8000276:	bf00      	nop
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	200008e4 	.word	0x200008e4

08000280 <WR_Interrupt_Service>:

void WR_Interrupt_Service(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,WR_TRIG_LED_Pin,GPIO_PIN_SET);
 8000284:	2201      	movs	r2, #1
 8000286:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800028a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800028e:	f003 fcb9 	bl	8003c04 <HAL_GPIO_WritePin>
	Manual_delay();
 8000292:	f7ff ffab 	bl	80001ec <Manual_delay>
	HAL_GPIO_WritePin(GPIOA,WR_TRIG_LED_Pin,GPIO_PIN_RESET);
 8000296:	2200      	movs	r2, #0
 8000298:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800029c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002a0:	f003 fcb0 	bl	8003c04 <HAL_GPIO_WritePin>
	WR_Counts++;
 80002a4:	4b27      	ldr	r3, [pc, #156]	; (8000344 <WR_Interrupt_Service+0xc4>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	3301      	adds	r3, #1
 80002aa:	4a26      	ldr	r2, [pc, #152]	; (8000344 <WR_Interrupt_Service+0xc4>)
 80002ac:	6013      	str	r3, [r2, #0]
	if(Lt_Rt_flag==0)
 80002ae:	4b26      	ldr	r3, [pc, #152]	; (8000348 <WR_Interrupt_Service+0xc8>)
 80002b0:	881b      	ldrh	r3, [r3, #0]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d126      	bne.n	8000304 <WR_Interrupt_Service+0x84>
	{
		switch(WR_Counts)
 80002b6:	4b23      	ldr	r3, [pc, #140]	; (8000344 <WR_Interrupt_Service+0xc4>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	2b01      	cmp	r3, #1
 80002bc:	d002      	beq.n	80002c4 <WR_Interrupt_Service+0x44>
 80002be:	2b02      	cmp	r3, #2
 80002c0:	d012      	beq.n	80002e8 <WR_Interrupt_Service+0x68>
 80002c2:	e020      	b.n	8000306 <WR_Interrupt_Service+0x86>
		{
		case(1):
				send(0, (uint8_t *)INIT_CMD,strlen(INIT_CMD));
 80002c4:	2206      	movs	r2, #6
 80002c6:	4921      	ldr	r1, [pc, #132]	; (800034c <WR_Interrupt_Service+0xcc>)
 80002c8:	2000      	movs	r0, #0
 80002ca:	f001 fbfb 	bl	8001ac4 <send>
		        Timer2_Start();
 80002ce:	f000 fc19 	bl	8000b04 <Timer2_Start>
				WR_Instant=Timer2_GetTimer();
 80002d2:	f000 fc35 	bl	8000b40 <Timer2_GetTimer>
 80002d6:	4603      	mov	r3, r0
 80002d8:	461a      	mov	r2, r3
 80002da:	4b1d      	ldr	r3, [pc, #116]	; (8000350 <WR_Interrupt_Service+0xd0>)
 80002dc:	601a      	str	r2, [r3, #0]
				RingWriteElement(&WR_Ring,&WR_Instant);
 80002de:	491c      	ldr	r1, [pc, #112]	; (8000350 <WR_Interrupt_Service+0xd0>)
 80002e0:	481c      	ldr	r0, [pc, #112]	; (8000354 <WR_Interrupt_Service+0xd4>)
 80002e2:	f001 f8fb 	bl	80014dc <RingWriteElement>
				break;
 80002e6:	e00e      	b.n	8000306 <WR_Interrupt_Service+0x86>
		case(2):
				send(0, (uint8_t *)GRAB_START_CMD,strlen(GRAB_START_CMD));
 80002e8:	220b      	movs	r2, #11
 80002ea:	491b      	ldr	r1, [pc, #108]	; (8000358 <WR_Interrupt_Service+0xd8>)
 80002ec:	2000      	movs	r0, #0
 80002ee:	f001 fbe9 	bl	8001ac4 <send>
				Entry_flag=1;
 80002f2:	4b1a      	ldr	r3, [pc, #104]	; (800035c <WR_Interrupt_Service+0xdc>)
 80002f4:	2201      	movs	r2, #1
 80002f6:	801a      	strh	r2, [r3, #0]
				Rt_Lt_flag=1;
 80002f8:	4b19      	ldr	r3, [pc, #100]	; (8000360 <WR_Interrupt_Service+0xe0>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	801a      	strh	r2, [r3, #0]
				Timer6_Start();
 80002fe:	f000 fc0b 	bl	8000b18 <Timer6_Start>
				break;
 8000302:	e000      	b.n	8000306 <WR_Interrupt_Service+0x86>
		}
	}
 8000304:	bf00      	nop

	if(Entry_flag==1)
 8000306:	4b15      	ldr	r3, [pc, #84]	; (800035c <WR_Interrupt_Service+0xdc>)
 8000308:	881b      	ldrh	r3, [r3, #0]
 800030a:	2b01      	cmp	r3, #1
 800030c:	d109      	bne.n	8000322 <WR_Interrupt_Service+0xa2>
	{
		WR_Instant=Timer2_GetTimer();
 800030e:	f000 fc17 	bl	8000b40 <Timer2_GetTimer>
 8000312:	4603      	mov	r3, r0
 8000314:	461a      	mov	r2, r3
 8000316:	4b0e      	ldr	r3, [pc, #56]	; (8000350 <WR_Interrupt_Service+0xd0>)
 8000318:	601a      	str	r2, [r3, #0]
		RingWriteElement(&WR_Ring,&WR_Instant);
 800031a:	490d      	ldr	r1, [pc, #52]	; (8000350 <WR_Interrupt_Service+0xd0>)
 800031c:	480d      	ldr	r0, [pc, #52]	; (8000354 <WR_Interrupt_Service+0xd4>)
 800031e:	f001 f8dd 	bl	80014dc <RingWriteElement>
	}

	if(count<=TIMEOOUTPERIOD  || WR_Counts>=2 )
 8000322:	4b10      	ldr	r3, [pc, #64]	; (8000364 <WR_Interrupt_Service+0xe4>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	2b14      	cmp	r3, #20
 8000328:	d903      	bls.n	8000332 <WR_Interrupt_Service+0xb2>
 800032a:	4b06      	ldr	r3, [pc, #24]	; (8000344 <WR_Interrupt_Service+0xc4>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	2b01      	cmp	r3, #1
 8000330:	d906      	bls.n	8000340 <WR_Interrupt_Service+0xc0>
	{
		Timer6_Stop();
 8000332:	f000 fbfb 	bl	8000b2c <Timer6_Stop>
		count=0;
 8000336:	4b0b      	ldr	r3, [pc, #44]	; (8000364 <WR_Interrupt_Service+0xe4>)
 8000338:	2200      	movs	r2, #0
 800033a:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 800033c:	f000 fbec 	bl	8000b18 <Timer6_Start>
	}
}
 8000340:	bf00      	nop
 8000342:	bd80      	pop	{r7, pc}
 8000344:	200008c4 	.word	0x200008c4
 8000348:	200008dc 	.word	0x200008dc
 800034c:	08007c10 	.word	0x08007c10
 8000350:	200008d0 	.word	0x200008d0
 8000354:	20001dd0 	.word	0x20001dd0
 8000358:	08007c18 	.word	0x08007c18
 800035c:	200008e0 	.word	0x200008e0
 8000360:	200008de 	.word	0x200008de
 8000364:	20000c50 	.word	0x20000c50

08000368 <FCT_Interrupt_Service>:


void FCT_Interrupt_Service(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC,FCT_TRIG_LED_Pin,GPIO_PIN_SET);
 800036c:	2201      	movs	r2, #1
 800036e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000372:	4849      	ldr	r0, [pc, #292]	; (8000498 <FCT_Interrupt_Service+0x130>)
 8000374:	f003 fc46 	bl	8003c04 <HAL_GPIO_WritePin>
	Manual_delay();
 8000378:	f7ff ff38 	bl	80001ec <Manual_delay>
	HAL_GPIO_WritePin(GPIOC,FCT_TRIG_LED_Pin,GPIO_PIN_RESET);
 800037c:	2200      	movs	r2, #0
 800037e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000382:	4845      	ldr	r0, [pc, #276]	; (8000498 <FCT_Interrupt_Service+0x130>)
 8000384:	f003 fc3e 	bl	8003c04 <HAL_GPIO_WritePin>
	FCT_Counts++;
 8000388:	4b44      	ldr	r3, [pc, #272]	; (800049c <FCT_Interrupt_Service+0x134>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	3301      	adds	r3, #1
 800038e:	4a43      	ldr	r2, [pc, #268]	; (800049c <FCT_Interrupt_Service+0x134>)
 8000390:	6013      	str	r3, [r2, #0]
	if(Lt_Rt_flag==1)
 8000392:	4b43      	ldr	r3, [pc, #268]	; (80004a0 <FCT_Interrupt_Service+0x138>)
 8000394:	881b      	ldrh	r3, [r3, #0]
 8000396:	2b01      	cmp	r3, #1
 8000398:	d10a      	bne.n	80003b0 <FCT_Interrupt_Service+0x48>
	{
		FCT_Instant=Timer2_GetTimer();
 800039a:	f000 fbd1 	bl	8000b40 <Timer2_GetTimer>
 800039e:	4603      	mov	r3, r0
 80003a0:	461a      	mov	r2, r3
 80003a2:	4b40      	ldr	r3, [pc, #256]	; (80004a4 <FCT_Interrupt_Service+0x13c>)
 80003a4:	601a      	str	r2, [r3, #0]
		RingWriteElement(&FCT_Ring,&FCT_Instant);
 80003a6:	493f      	ldr	r1, [pc, #252]	; (80004a4 <FCT_Interrupt_Service+0x13c>)
 80003a8:	483f      	ldr	r0, [pc, #252]	; (80004a8 <FCT_Interrupt_Service+0x140>)
 80003aa:	f001 f897 	bl	80014dc <RingWriteElement>
 80003ae:	e061      	b.n	8000474 <FCT_Interrupt_Service+0x10c>
	}
	else if(Rt_Lt_flag==1)
 80003b0:	4b3e      	ldr	r3, [pc, #248]	; (80004ac <FCT_Interrupt_Service+0x144>)
 80003b2:	881b      	ldrh	r3, [r3, #0]
 80003b4:	2b01      	cmp	r3, #1
 80003b6:	d15d      	bne.n	8000474 <FCT_Interrupt_Service+0x10c>
	{
		FCT_Instant=Timer2_GetTimer();
 80003b8:	f000 fbc2 	bl	8000b40 <Timer2_GetTimer>
 80003bc:	4603      	mov	r3, r0
 80003be:	461a      	mov	r2, r3
 80003c0:	4b38      	ldr	r3, [pc, #224]	; (80004a4 <FCT_Interrupt_Service+0x13c>)
 80003c2:	601a      	str	r2, [r3, #0]
		RingWriteElement(&FCT_Ring,&FCT_Instant);
 80003c4:	4937      	ldr	r1, [pc, #220]	; (80004a4 <FCT_Interrupt_Service+0x13c>)
 80003c6:	4838      	ldr	r0, [pc, #224]	; (80004a8 <FCT_Interrupt_Service+0x140>)
 80003c8:	f001 f888 	bl	80014dc <RingWriteElement>

		//HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_RESET);//test
		//Laser ON
		HAL_GPIO_WritePin(GPIOA,LA_TRIG_LED_Pin,GPIO_PIN_SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	2110      	movs	r1, #16
 80003d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003d4:	f003 fc16 	bl	8003c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,LA_OP_Pin,GPIO_PIN_RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003de:	4834      	ldr	r0, [pc, #208]	; (80004b0 <FCT_Interrupt_Service+0x148>)
 80003e0:	f003 fc10 	bl	8003c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LA_OP1_Pin,GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003ee:	f003 fc09 	bl	8003c04 <HAL_GPIO_WritePin>
		Manual_delay();
 80003f2:	f7ff fefb 	bl	80001ec <Manual_delay>

		//Camera ON
		HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_SET);
 80003f6:	2201      	movs	r2, #1
 80003f8:	2180      	movs	r1, #128	; 0x80
 80003fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003fe:	f003 fc01 	bl	8003c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,CA_OP_Pin,GPIO_PIN_SET);
 8000402:	2201      	movs	r2, #1
 8000404:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000408:	4829      	ldr	r0, [pc, #164]	; (80004b0 <FCT_Interrupt_Service+0x148>)
 800040a:	f003 fbfb 	bl	8003c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,CA_OP1_Pin,GPIO_PIN_SET);
 800040e:	2201      	movs	r2, #1
 8000410:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000414:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000418:	f003 fbf4 	bl	8003c04 <HAL_GPIO_WritePin>
		//HAL_Delay(200);

		//Camera OFF
		Manual_delay();
 800041c:	f7ff fee6 	bl	80001ec <Manual_delay>
		Manual_delay();
 8000420:	f7ff fee4 	bl	80001ec <Manual_delay>
		HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	2180      	movs	r1, #128	; 0x80
 8000428:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800042c:	f003 fbea 	bl	8003c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,CA_OP_Pin,GPIO_PIN_RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000436:	481e      	ldr	r0, [pc, #120]	; (80004b0 <FCT_Interrupt_Service+0x148>)
 8000438:	f003 fbe4 	bl	8003c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,CA_OP1_Pin,GPIO_PIN_RESET);
 800043c:	2200      	movs	r2, #0
 800043e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000442:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000446:	f003 fbdd 	bl	8003c04 <HAL_GPIO_WritePin>
		Manual_delay();
 800044a:	f7ff fecf 	bl	80001ec <Manual_delay>

		//Laser OFF
		HAL_GPIO_WritePin(GPIOA,LA_TRIG_LED_Pin,GPIO_PIN_RESET);
 800044e:	2200      	movs	r2, #0
 8000450:	2110      	movs	r1, #16
 8000452:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000456:	f003 fbd5 	bl	8003c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,LA_OP_Pin,GPIO_PIN_SET);
 800045a:	2201      	movs	r2, #1
 800045c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000460:	4813      	ldr	r0, [pc, #76]	; (80004b0 <FCT_Interrupt_Service+0x148>)
 8000462:	f003 fbcf 	bl	8003c04 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LA_OP1_Pin,GPIO_PIN_SET);
 8000466:	2201      	movs	r2, #1
 8000468:	f44f 7100 	mov.w	r1, #512	; 0x200
 800046c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000470:	f003 fbc8 	bl	8003c04 <HAL_GPIO_WritePin>
	}

	if(count<=TIMEOOUTPERIOD  || FCT_Counts>=2 )
 8000474:	4b0f      	ldr	r3, [pc, #60]	; (80004b4 <FCT_Interrupt_Service+0x14c>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	2b14      	cmp	r3, #20
 800047a:	d903      	bls.n	8000484 <FCT_Interrupt_Service+0x11c>
 800047c:	4b07      	ldr	r3, [pc, #28]	; (800049c <FCT_Interrupt_Service+0x134>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	2b01      	cmp	r3, #1
 8000482:	d906      	bls.n	8000492 <FCT_Interrupt_Service+0x12a>
	{
		Timer6_Stop();
 8000484:	f000 fb52 	bl	8000b2c <Timer6_Stop>
		count=0;
 8000488:	4b0a      	ldr	r3, [pc, #40]	; (80004b4 <FCT_Interrupt_Service+0x14c>)
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 800048e:	f000 fb43 	bl	8000b18 <Timer6_Start>
	}

}
 8000492:	bf00      	nop
 8000494:	bd80      	pop	{r7, pc}
 8000496:	bf00      	nop
 8000498:	48000800 	.word	0x48000800
 800049c:	200008c8 	.word	0x200008c8
 80004a0:	200008dc 	.word	0x200008dc
 80004a4:	200008d8 	.word	0x200008d8
 80004a8:	20001df0 	.word	0x20001df0
 80004ac:	200008de 	.word	0x200008de
 80004b0:	48000400 	.word	0x48000400
 80004b4:	20000c50 	.word	0x20000c50

080004b8 <WL_Interrupt_Service>:

void WL_Interrupt_Service(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,WL_TRIG_LED_Pin,GPIO_PIN_SET);
 80004bc:	2201      	movs	r2, #1
 80004be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004c2:	482d      	ldr	r0, [pc, #180]	; (8000578 <WL_Interrupt_Service+0xc0>)
 80004c4:	f003 fb9e 	bl	8003c04 <HAL_GPIO_WritePin>
	Manual_delay();
 80004c8:	f7ff fe90 	bl	80001ec <Manual_delay>
	HAL_GPIO_WritePin(GPIOB,WL_TRIG_LED_Pin,GPIO_PIN_RESET);
 80004cc:	2200      	movs	r2, #0
 80004ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80004d2:	4829      	ldr	r0, [pc, #164]	; (8000578 <WL_Interrupt_Service+0xc0>)
 80004d4:	f003 fb96 	bl	8003c04 <HAL_GPIO_WritePin>
	WL_Counts++;
 80004d8:	4b28      	ldr	r3, [pc, #160]	; (800057c <WL_Interrupt_Service+0xc4>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	3301      	adds	r3, #1
 80004de:	4a27      	ldr	r2, [pc, #156]	; (800057c <WL_Interrupt_Service+0xc4>)
 80004e0:	6013      	str	r3, [r2, #0]
	if(Rt_Lt_flag==0)
 80004e2:	4b27      	ldr	r3, [pc, #156]	; (8000580 <WL_Interrupt_Service+0xc8>)
 80004e4:	881b      	ldrh	r3, [r3, #0]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d126      	bne.n	8000538 <WL_Interrupt_Service+0x80>
	{
		switch(WL_Counts)
 80004ea:	4b24      	ldr	r3, [pc, #144]	; (800057c <WL_Interrupt_Service+0xc4>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d002      	beq.n	80004f8 <WL_Interrupt_Service+0x40>
 80004f2:	2b02      	cmp	r3, #2
 80004f4:	d012      	beq.n	800051c <WL_Interrupt_Service+0x64>
 80004f6:	e020      	b.n	800053a <WL_Interrupt_Service+0x82>
		{
		case(1):
				send(0, (uint8_t *)INIT_CMD,strlen(INIT_CMD));
 80004f8:	2206      	movs	r2, #6
 80004fa:	4922      	ldr	r1, [pc, #136]	; (8000584 <WL_Interrupt_Service+0xcc>)
 80004fc:	2000      	movs	r0, #0
 80004fe:	f001 fae1 	bl	8001ac4 <send>
				Timer2_Start();
 8000502:	f000 faff 	bl	8000b04 <Timer2_Start>
				WL_Instant=Timer2_GetTimer();
 8000506:	f000 fb1b 	bl	8000b40 <Timer2_GetTimer>
 800050a:	4603      	mov	r3, r0
 800050c:	461a      	mov	r2, r3
 800050e:	4b1e      	ldr	r3, [pc, #120]	; (8000588 <WL_Interrupt_Service+0xd0>)
 8000510:	601a      	str	r2, [r3, #0]
				RingWriteElement(&WL_Ring,&WL_Instant);
 8000512:	491d      	ldr	r1, [pc, #116]	; (8000588 <WL_Interrupt_Service+0xd0>)
 8000514:	481d      	ldr	r0, [pc, #116]	; (800058c <WL_Interrupt_Service+0xd4>)
 8000516:	f000 ffe1 	bl	80014dc <RingWriteElement>
				break;
 800051a:	e00e      	b.n	800053a <WL_Interrupt_Service+0x82>

		case(2):
				send(0, (uint8_t *)GRAB_START_CMD,strlen(GRAB_START_CMD));
 800051c:	220b      	movs	r2, #11
 800051e:	491c      	ldr	r1, [pc, #112]	; (8000590 <WL_Interrupt_Service+0xd8>)
 8000520:	2000      	movs	r0, #0
 8000522:	f001 facf 	bl	8001ac4 <send>
				Entry_flag=1;
 8000526:	4b1b      	ldr	r3, [pc, #108]	; (8000594 <WL_Interrupt_Service+0xdc>)
 8000528:	2201      	movs	r2, #1
 800052a:	801a      	strh	r2, [r3, #0]
				Lt_Rt_flag=1;
 800052c:	4b1a      	ldr	r3, [pc, #104]	; (8000598 <WL_Interrupt_Service+0xe0>)
 800052e:	2201      	movs	r2, #1
 8000530:	801a      	strh	r2, [r3, #0]
				Timer6_Start();
 8000532:	f000 faf1 	bl	8000b18 <Timer6_Start>
				break;
 8000536:	e000      	b.n	800053a <WL_Interrupt_Service+0x82>
		}
	}
 8000538:	bf00      	nop

	if(Entry_flag==1)
 800053a:	4b16      	ldr	r3, [pc, #88]	; (8000594 <WL_Interrupt_Service+0xdc>)
 800053c:	881b      	ldrh	r3, [r3, #0]
 800053e:	2b01      	cmp	r3, #1
 8000540:	d109      	bne.n	8000556 <WL_Interrupt_Service+0x9e>
	{
		WL_Instant=Timer2_GetTimer();
 8000542:	f000 fafd 	bl	8000b40 <Timer2_GetTimer>
 8000546:	4603      	mov	r3, r0
 8000548:	461a      	mov	r2, r3
 800054a:	4b0f      	ldr	r3, [pc, #60]	; (8000588 <WL_Interrupt_Service+0xd0>)
 800054c:	601a      	str	r2, [r3, #0]
		RingWriteElement(&WL_Ring,&WL_Instant);
 800054e:	490e      	ldr	r1, [pc, #56]	; (8000588 <WL_Interrupt_Service+0xd0>)
 8000550:	480e      	ldr	r0, [pc, #56]	; (800058c <WL_Interrupt_Service+0xd4>)
 8000552:	f000 ffc3 	bl	80014dc <RingWriteElement>
	}

	if(count<=TIMEOOUTPERIOD  || WL_Counts>=2 )
 8000556:	4b11      	ldr	r3, [pc, #68]	; (800059c <WL_Interrupt_Service+0xe4>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2b14      	cmp	r3, #20
 800055c:	d903      	bls.n	8000566 <WL_Interrupt_Service+0xae>
 800055e:	4b07      	ldr	r3, [pc, #28]	; (800057c <WL_Interrupt_Service+0xc4>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	2b01      	cmp	r3, #1
 8000564:	d906      	bls.n	8000574 <WL_Interrupt_Service+0xbc>
	{
		Timer6_Stop();
 8000566:	f000 fae1 	bl	8000b2c <Timer6_Stop>
		count=0;
 800056a:	4b0c      	ldr	r3, [pc, #48]	; (800059c <WL_Interrupt_Service+0xe4>)
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 8000570:	f000 fad2 	bl	8000b18 <Timer6_Start>
	}
}
 8000574:	bf00      	nop
 8000576:	bd80      	pop	{r7, pc}
 8000578:	48000400 	.word	0x48000400
 800057c:	200008cc 	.word	0x200008cc
 8000580:	200008de 	.word	0x200008de
 8000584:	08007c10 	.word	0x08007c10
 8000588:	200008d4 	.word	0x200008d4
 800058c:	20001e10 	.word	0x20001e10
 8000590:	08007c18 	.word	0x08007c18
 8000594:	200008e0 	.word	0x200008e0
 8000598:	200008dc 	.word	0x200008dc
 800059c:	20000c50 	.word	0x20000c50

080005a0 <Send_WR_Samples>:
 buff_size	WR_Ring_Unit,
 			WL_Ring_Unit,
 			FCT_Ring_Unit;

void Send_WR_Samples()
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
	WR_Roller = (BUFFERSIZE-1)-(WR_Ring.place + 1);
 80005a6:	4b27      	ldr	r3, [pc, #156]	; (8000644 <Send_WR_Samples+0xa4>)
 80005a8:	699b      	ldr	r3, [r3, #24]
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	f06f 0339 	mvn.w	r3, #57	; 0x39
 80005b0:	1a9b      	subs	r3, r3, r2
 80005b2:	b2da      	uxtb	r2, r3
 80005b4:	4b24      	ldr	r3, [pc, #144]	; (8000648 <Send_WR_Samples+0xa8>)
 80005b6:	701a      	strb	r2, [r3, #0]
	for(int Iter=0;Iter<=WR_Roller;Iter++)
 80005b8:	2300      	movs	r3, #0
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	e036      	b.n	800062c <Send_WR_Samples+0x8c>
	{
		RingReadElement(&WR_Ring,&WR_Ring_Unit);
 80005be:	4923      	ldr	r1, [pc, #140]	; (800064c <Send_WR_Samples+0xac>)
 80005c0:	4820      	ldr	r0, [pc, #128]	; (8000644 <Send_WR_Samples+0xa4>)
 80005c2:	f000 ffdb 	bl	800157c <RingReadElement>
		itoa(WR_Ring_Unit,WR_Ring_Bulletin,10);
 80005c6:	4b21      	ldr	r3, [pc, #132]	; (800064c <Send_WR_Samples+0xac>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	220a      	movs	r2, #10
 80005cc:	4920      	ldr	r1, [pc, #128]	; (8000650 <Send_WR_Samples+0xb0>)
 80005ce:	4618      	mov	r0, r3
 80005d0:	f007 f99a 	bl	8007908 <itoa>
		unsigned char* WR_Packet;
		WR_Packet = malloc(strlen(LOG_WRITE_CMD)+strlen(WR_Ring_Bulletin));
 80005d4:	481e      	ldr	r0, [pc, #120]	; (8000650 <Send_WR_Samples+0xb0>)
 80005d6:	f7ff fe01 	bl	80001dc <strlen>
 80005da:	4603      	mov	r3, r0
 80005dc:	3309      	adds	r3, #9
 80005de:	4618      	mov	r0, r3
 80005e0:	f007 f994 	bl	800790c <malloc>
 80005e4:	4603      	mov	r3, r0
 80005e6:	603b      	str	r3, [r7, #0]
		strcpy(WR_Packet,LOG_WRITE_CMD);
 80005e8:	683b      	ldr	r3, [r7, #0]
 80005ea:	491a      	ldr	r1, [pc, #104]	; (8000654 <Send_WR_Samples+0xb4>)
 80005ec:	461a      	mov	r2, r3
 80005ee:	460b      	mov	r3, r1
 80005f0:	cb03      	ldmia	r3!, {r0, r1}
 80005f2:	6010      	str	r0, [r2, #0]
 80005f4:	6051      	str	r1, [r2, #4]
 80005f6:	881b      	ldrh	r3, [r3, #0]
 80005f8:	8113      	strh	r3, [r2, #8]
		strcat(WR_Packet,WR_Ring_Bulletin);
 80005fa:	4915      	ldr	r1, [pc, #84]	; (8000650 <Send_WR_Samples+0xb0>)
 80005fc:	6838      	ldr	r0, [r7, #0]
 80005fe:	f007 fa9b 	bl	8007b38 <strcat>

		send(0, (buff_size *)WR_Packet,strlen(WR_Packet));
 8000602:	6838      	ldr	r0, [r7, #0]
 8000604:	f7ff fdea 	bl	80001dc <strlen>
 8000608:	4603      	mov	r3, r0
 800060a:	b29b      	uxth	r3, r3
 800060c:	461a      	mov	r2, r3
 800060e:	6839      	ldr	r1, [r7, #0]
 8000610:	2000      	movs	r0, #0
 8000612:	f001 fa57 	bl	8001ac4 <send>
		free(WR_Packet);
 8000616:	6838      	ldr	r0, [r7, #0]
 8000618:	f007 f980 	bl	800791c <free>
		WR_Packet=NULL;
 800061c:	2300      	movs	r3, #0
 800061e:	603b      	str	r3, [r7, #0]

		HAL_Delay(100);
 8000620:	2064      	movs	r0, #100	; 0x64
 8000622:	f003 f815 	bl	8003650 <HAL_Delay>
	for(int Iter=0;Iter<=WR_Roller;Iter++)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	3301      	adds	r3, #1
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	4b06      	ldr	r3, [pc, #24]	; (8000648 <Send_WR_Samples+0xa8>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	461a      	mov	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	4293      	cmp	r3, r2
 8000636:	ddc2      	ble.n	80005be <Send_WR_Samples+0x1e>
	}
}
 8000638:	bf00      	nop
 800063a:	bf00      	nop
 800063c:	3708      	adds	r7, #8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20001dd0 	.word	0x20001dd0
 8000648:	20000a3a 	.word	0x20000a3a
 800064c:	20000a3c 	.word	0x20000a3c
 8000650:	200009e4 	.word	0x200009e4
 8000654:	08007c24 	.word	0x08007c24

08000658 <Send_WL_Samples>:
	}
}


void Send_WL_Samples()
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	WL_Roller = (BUFFERSIZE-1)-(WL_Ring.place + 1);
 800065e:	4b27      	ldr	r3, [pc, #156]	; (80006fc <Send_WL_Samples+0xa4>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	b2da      	uxtb	r2, r3
 8000664:	f06f 0339 	mvn.w	r3, #57	; 0x39
 8000668:	1a9b      	subs	r3, r3, r2
 800066a:	b2da      	uxtb	r2, r3
 800066c:	4b24      	ldr	r3, [pc, #144]	; (8000700 <Send_WL_Samples+0xa8>)
 800066e:	701a      	strb	r2, [r3, #0]
	for(int Iter=0;Iter<=WL_Roller;Iter++)
 8000670:	2300      	movs	r3, #0
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	e036      	b.n	80006e4 <Send_WL_Samples+0x8c>
	{
		RingReadElement(&WL_Ring,&WL_Ring_Unit);
 8000676:	4923      	ldr	r1, [pc, #140]	; (8000704 <Send_WL_Samples+0xac>)
 8000678:	4820      	ldr	r0, [pc, #128]	; (80006fc <Send_WL_Samples+0xa4>)
 800067a:	f000 ff7f 	bl	800157c <RingReadElement>
		itoa(WL_Ring_Unit,WL_Ring_Bulletin,10);
 800067e:	4b21      	ldr	r3, [pc, #132]	; (8000704 <Send_WL_Samples+0xac>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	220a      	movs	r2, #10
 8000684:	4920      	ldr	r1, [pc, #128]	; (8000708 <Send_WL_Samples+0xb0>)
 8000686:	4618      	mov	r0, r3
 8000688:	f007 f93e 	bl	8007908 <itoa>
		unsigned char* WL_Packet;
		WL_Packet = malloc(strlen(LOG_WRITE_CMD)+strlen(WL_Ring_Bulletin));
 800068c:	481e      	ldr	r0, [pc, #120]	; (8000708 <Send_WL_Samples+0xb0>)
 800068e:	f7ff fda5 	bl	80001dc <strlen>
 8000692:	4603      	mov	r3, r0
 8000694:	3309      	adds	r3, #9
 8000696:	4618      	mov	r0, r3
 8000698:	f007 f938 	bl	800790c <malloc>
 800069c:	4603      	mov	r3, r0
 800069e:	603b      	str	r3, [r7, #0]
		strcpy(WL_Packet,LOG_WRITE_CMD);
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	491a      	ldr	r1, [pc, #104]	; (800070c <Send_WL_Samples+0xb4>)
 80006a4:	461a      	mov	r2, r3
 80006a6:	460b      	mov	r3, r1
 80006a8:	cb03      	ldmia	r3!, {r0, r1}
 80006aa:	6010      	str	r0, [r2, #0]
 80006ac:	6051      	str	r1, [r2, #4]
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	8113      	strh	r3, [r2, #8]
		strcat(WL_Packet,WL_Ring_Bulletin);
 80006b2:	4915      	ldr	r1, [pc, #84]	; (8000708 <Send_WL_Samples+0xb0>)
 80006b4:	6838      	ldr	r0, [r7, #0]
 80006b6:	f007 fa3f 	bl	8007b38 <strcat>

		send(0, (buff_size *)WL_Packet,strlen(WL_Packet));
 80006ba:	6838      	ldr	r0, [r7, #0]
 80006bc:	f7ff fd8e 	bl	80001dc <strlen>
 80006c0:	4603      	mov	r3, r0
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	461a      	mov	r2, r3
 80006c6:	6839      	ldr	r1, [r7, #0]
 80006c8:	2000      	movs	r0, #0
 80006ca:	f001 f9fb 	bl	8001ac4 <send>
		free(WL_Packet);
 80006ce:	6838      	ldr	r0, [r7, #0]
 80006d0:	f007 f924 	bl	800791c <free>
		WL_Packet=NULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	603b      	str	r3, [r7, #0]
		HAL_Delay(100);
 80006d8:	2064      	movs	r0, #100	; 0x64
 80006da:	f002 ffb9 	bl	8003650 <HAL_Delay>
	for(int Iter=0;Iter<=WL_Roller;Iter++)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	3301      	adds	r3, #1
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <Send_WL_Samples+0xa8>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	461a      	mov	r2, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	4293      	cmp	r3, r2
 80006ee:	ddc2      	ble.n	8000676 <Send_WL_Samples+0x1e>
	}
}
 80006f0:	bf00      	nop
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20001e10 	.word	0x20001e10
 8000700:	20000a3b 	.word	0x20000a3b
 8000704:	20000a40 	.word	0x20000a40
 8000708:	20000a0c 	.word	0x20000a0c
 800070c:	08007c24 	.word	0x08007c24

08000710 <Send_Data>:

void Send_Data()
{
 8000710:	b598      	push	{r3, r4, r7, lr}
 8000712:	af00      	add	r7, sp, #0
	send(0, (uint8_t *)GRAB_STOP_CMD,strlen(GRAB_STOP_CMD));
 8000714:	220a      	movs	r2, #10
 8000716:	495b      	ldr	r1, [pc, #364]	; (8000884 <Send_Data+0x174>)
 8000718:	2000      	movs	r0, #0
 800071a:	f001 f9d3 	bl	8001ac4 <send>
	HAL_Delay(100);
 800071e:	2064      	movs	r0, #100	; 0x64
 8000720:	f002 ff96 	bl	8003650 <HAL_Delay>
	send(0, (uint8_t *)LOG_START_CMD,strlen(LOG_START_CMD));
 8000724:	220a      	movs	r2, #10
 8000726:	4958      	ldr	r1, [pc, #352]	; (8000888 <Send_Data+0x178>)
 8000728:	2000      	movs	r0, #0
 800072a:	f001 f9cb 	bl	8001ac4 <send>
	HAL_Delay(100);
 800072e:	2064      	movs	r0, #100	; 0x64
 8000730:	f002 ff8e 	bl	8003650 <HAL_Delay>

	send(0, (uint8_t *)LOG_WR_CMD,strlen(LOG_WR_CMD));
 8000734:	220d      	movs	r2, #13
 8000736:	4955      	ldr	r1, [pc, #340]	; (800088c <Send_Data+0x17c>)
 8000738:	2000      	movs	r0, #0
 800073a:	f001 f9c3 	bl	8001ac4 <send>
	HAL_Delay(100);
 800073e:	2064      	movs	r0, #100	; 0x64
 8000740:	f002 ff86 	bl	8003650 <HAL_Delay>

	Send_WR_Samples();//send WR Samples
 8000744:	f7ff ff2c 	bl	80005a0 <Send_WR_Samples>
	HAL_Delay(100);
 8000748:	2064      	movs	r0, #100	; 0x64
 800074a:	f002 ff81 	bl	8003650 <HAL_Delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 800074e:	220c      	movs	r2, #12
 8000750:	494f      	ldr	r1, [pc, #316]	; (8000890 <Send_Data+0x180>)
 8000752:	2000      	movs	r0, #0
 8000754:	f001 f9b6 	bl	8001ac4 <send>
	HAL_Delay(100);
 8000758:	2064      	movs	r0, #100	; 0x64
 800075a:	f002 ff79 	bl	8003650 <HAL_Delay>

	send(0, (uint8_t *)LOG_FCT_CMD,strlen(LOG_FCT_CMD));
 800075e:	220e      	movs	r2, #14
 8000760:	494c      	ldr	r1, [pc, #304]	; (8000894 <Send_Data+0x184>)
 8000762:	2000      	movs	r0, #0
 8000764:	f001 f9ae 	bl	8001ac4 <send>
	HAL_Delay(100);
 8000768:	2064      	movs	r0, #100	; 0x64
 800076a:	f002 ff71 	bl	8003650 <HAL_Delay>

	//Send_FCT_Samples();//send  Samples
	HAL_Delay(100);
 800076e:	2064      	movs	r0, #100	; 0x64
 8000770:	f002 ff6e 	bl	8003650 <HAL_Delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 8000774:	220c      	movs	r2, #12
 8000776:	4946      	ldr	r1, [pc, #280]	; (8000890 <Send_Data+0x180>)
 8000778:	2000      	movs	r0, #0
 800077a:	f001 f9a3 	bl	8001ac4 <send>
	HAL_Delay(100);
 800077e:	2064      	movs	r0, #100	; 0x64
 8000780:	f002 ff66 	bl	8003650 <HAL_Delay>

	send(0, (uint8_t *)LOG_WL_CMD,strlen(LOG_WL_CMD));
 8000784:	220d      	movs	r2, #13
 8000786:	4944      	ldr	r1, [pc, #272]	; (8000898 <Send_Data+0x188>)
 8000788:	2000      	movs	r0, #0
 800078a:	f001 f99b 	bl	8001ac4 <send>
	HAL_Delay(100);
 800078e:	2064      	movs	r0, #100	; 0x64
 8000790:	f002 ff5e 	bl	8003650 <HAL_Delay>

	Send_WL_Samples();
 8000794:	f7ff ff60 	bl	8000658 <Send_WL_Samples>
	HAL_Delay(100);
 8000798:	2064      	movs	r0, #100	; 0x64
 800079a:	f002 ff59 	bl	8003650 <HAL_Delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 800079e:	220c      	movs	r2, #12
 80007a0:	493b      	ldr	r1, [pc, #236]	; (8000890 <Send_Data+0x180>)
 80007a2:	2000      	movs	r0, #0
 80007a4:	f001 f98e 	bl	8001ac4 <send>
	HAL_Delay(100);
 80007a8:	2064      	movs	r0, #100	; 0x64
 80007aa:	f002 ff51 	bl	8003650 <HAL_Delay>

	itoa(WR_Counts,WR_Count_Bulletin,10);
 80007ae:	4b3b      	ldr	r3, [pc, #236]	; (800089c <Send_Data+0x18c>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	220a      	movs	r2, #10
 80007b4:	493a      	ldr	r1, [pc, #232]	; (80008a0 <Send_Data+0x190>)
 80007b6:	4618      	mov	r0, r3
 80007b8:	f007 f8a6 	bl	8007908 <itoa>
	send(0, (buff_size *)strcat(WR_Count_Bulletin,","),strlen(WR_Count_Bulletin));
 80007bc:	4838      	ldr	r0, [pc, #224]	; (80008a0 <Send_Data+0x190>)
 80007be:	f7ff fd0d 	bl	80001dc <strlen>
 80007c2:	4603      	mov	r3, r0
 80007c4:	461a      	mov	r2, r3
 80007c6:	4b36      	ldr	r3, [pc, #216]	; (80008a0 <Send_Data+0x190>)
 80007c8:	4413      	add	r3, r2
 80007ca:	4936      	ldr	r1, [pc, #216]	; (80008a4 <Send_Data+0x194>)
 80007cc:	461a      	mov	r2, r3
 80007ce:	460b      	mov	r3, r1
 80007d0:	881b      	ldrh	r3, [r3, #0]
 80007d2:	8013      	strh	r3, [r2, #0]
 80007d4:	4c32      	ldr	r4, [pc, #200]	; (80008a0 <Send_Data+0x190>)
 80007d6:	4832      	ldr	r0, [pc, #200]	; (80008a0 <Send_Data+0x190>)
 80007d8:	f7ff fd00 	bl	80001dc <strlen>
 80007dc:	4603      	mov	r3, r0
 80007de:	b29b      	uxth	r3, r3
 80007e0:	461a      	mov	r2, r3
 80007e2:	4621      	mov	r1, r4
 80007e4:	2000      	movs	r0, #0
 80007e6:	f001 f96d 	bl	8001ac4 <send>

	HAL_Delay(100);
 80007ea:	2064      	movs	r0, #100	; 0x64
 80007ec:	f002 ff30 	bl	8003650 <HAL_Delay>
	itoa(FCT_Counts,FCT_Count_Bulletin,10);
 80007f0:	4b2d      	ldr	r3, [pc, #180]	; (80008a8 <Send_Data+0x198>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	220a      	movs	r2, #10
 80007f6:	492d      	ldr	r1, [pc, #180]	; (80008ac <Send_Data+0x19c>)
 80007f8:	4618      	mov	r0, r3
 80007fa:	f007 f885 	bl	8007908 <itoa>
	send(0, (buff_size *)strcat(FCT_Count_Bulletin,","),strlen(FCT_Count_Bulletin));
 80007fe:	482b      	ldr	r0, [pc, #172]	; (80008ac <Send_Data+0x19c>)
 8000800:	f7ff fcec 	bl	80001dc <strlen>
 8000804:	4603      	mov	r3, r0
 8000806:	461a      	mov	r2, r3
 8000808:	4b28      	ldr	r3, [pc, #160]	; (80008ac <Send_Data+0x19c>)
 800080a:	4413      	add	r3, r2
 800080c:	4925      	ldr	r1, [pc, #148]	; (80008a4 <Send_Data+0x194>)
 800080e:	461a      	mov	r2, r3
 8000810:	460b      	mov	r3, r1
 8000812:	881b      	ldrh	r3, [r3, #0]
 8000814:	8013      	strh	r3, [r2, #0]
 8000816:	4c25      	ldr	r4, [pc, #148]	; (80008ac <Send_Data+0x19c>)
 8000818:	4824      	ldr	r0, [pc, #144]	; (80008ac <Send_Data+0x19c>)
 800081a:	f7ff fcdf 	bl	80001dc <strlen>
 800081e:	4603      	mov	r3, r0
 8000820:	b29b      	uxth	r3, r3
 8000822:	461a      	mov	r2, r3
 8000824:	4621      	mov	r1, r4
 8000826:	2000      	movs	r0, #0
 8000828:	f001 f94c 	bl	8001ac4 <send>

	HAL_Delay(100);
 800082c:	2064      	movs	r0, #100	; 0x64
 800082e:	f002 ff0f 	bl	8003650 <HAL_Delay>
	itoa(WL_Counts,WL_Count_Bulletin,10);
 8000832:	4b1f      	ldr	r3, [pc, #124]	; (80008b0 <Send_Data+0x1a0>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	220a      	movs	r2, #10
 8000838:	491e      	ldr	r1, [pc, #120]	; (80008b4 <Send_Data+0x1a4>)
 800083a:	4618      	mov	r0, r3
 800083c:	f007 f864 	bl	8007908 <itoa>
	send(0, (buff_size *)strcat(WL_Count_Bulletin,","),strlen(WL_Count_Bulletin));
 8000840:	481c      	ldr	r0, [pc, #112]	; (80008b4 <Send_Data+0x1a4>)
 8000842:	f7ff fccb 	bl	80001dc <strlen>
 8000846:	4603      	mov	r3, r0
 8000848:	461a      	mov	r2, r3
 800084a:	4b1a      	ldr	r3, [pc, #104]	; (80008b4 <Send_Data+0x1a4>)
 800084c:	4413      	add	r3, r2
 800084e:	4915      	ldr	r1, [pc, #84]	; (80008a4 <Send_Data+0x194>)
 8000850:	461a      	mov	r2, r3
 8000852:	460b      	mov	r3, r1
 8000854:	881b      	ldrh	r3, [r3, #0]
 8000856:	8013      	strh	r3, [r2, #0]
 8000858:	4c16      	ldr	r4, [pc, #88]	; (80008b4 <Send_Data+0x1a4>)
 800085a:	4816      	ldr	r0, [pc, #88]	; (80008b4 <Send_Data+0x1a4>)
 800085c:	f7ff fcbe 	bl	80001dc <strlen>
 8000860:	4603      	mov	r3, r0
 8000862:	b29b      	uxth	r3, r3
 8000864:	461a      	mov	r2, r3
 8000866:	4621      	mov	r1, r4
 8000868:	2000      	movs	r0, #0
 800086a:	f001 f92b 	bl	8001ac4 <send>

	HAL_Delay(100);
 800086e:	2064      	movs	r0, #100	; 0x64
 8000870:	f002 feee 	bl	8003650 <HAL_Delay>
	send(0, (uint8_t *)LOG_STOP_CMD,strlen(LOG_STOP_CMD));
 8000874:	2209      	movs	r2, #9
 8000876:	4910      	ldr	r1, [pc, #64]	; (80008b8 <Send_Data+0x1a8>)
 8000878:	2000      	movs	r0, #0
 800087a:	f001 f923 	bl	8001ac4 <send>
}
 800087e:	bf00      	nop
 8000880:	bd98      	pop	{r3, r4, r7, pc}
 8000882:	bf00      	nop
 8000884:	08007c30 	.word	0x08007c30
 8000888:	08007c3c 	.word	0x08007c3c
 800088c:	08007c48 	.word	0x08007c48
 8000890:	08007c58 	.word	0x08007c58
 8000894:	08007c68 	.word	0x08007c68
 8000898:	08007c78 	.word	0x08007c78
 800089c:	200008c4 	.word	0x200008c4
 80008a0:	20000a18 	.word	0x20000a18
 80008a4:	08007c88 	.word	0x08007c88
 80008a8:	200008c8 	.word	0x200008c8
 80008ac:	20000a30 	.word	0x20000a30
 80008b0:	200008cc 	.word	0x200008cc
 80008b4:	20000a24 	.word	0x20000a24
 80008b8:	08007c8c 	.word	0x08007c8c

080008bc <cs_sel>:
uint8_t  IntStatus;
uint8_t  Sock_Rx_Flag;
uint8_t  Sock_Disconnect_Flag;

void cs_sel(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LAN_CS_GPIO_Port, LAN_CS_Pin, GPIO_PIN_RESET); //CS LOW
 80008c0:	2200      	movs	r2, #0
 80008c2:	2101      	movs	r1, #1
 80008c4:	4802      	ldr	r0, [pc, #8]	; (80008d0 <cs_sel+0x14>)
 80008c6:	f003 f99d 	bl	8003c04 <HAL_GPIO_WritePin>
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	48000400 	.word	0x48000400

080008d4 <cs_desel>:

void cs_desel(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LAN_CS_GPIO_Port, LAN_CS_Pin, GPIO_PIN_SET); //CS HIGH
 80008d8:	2201      	movs	r2, #1
 80008da:	2101      	movs	r1, #1
 80008dc:	4802      	ldr	r0, [pc, #8]	; (80008e8 <cs_desel+0x14>)
 80008de:	f003 f991 	bl	8003c04 <HAL_GPIO_WritePin>
}
 80008e2:	bf00      	nop
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	48000400 	.word	0x48000400

080008ec <Init_Ethernet>:


void Init_Ethernet(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b088      	sub	sp, #32
 80008f0:	af00      	add	r7, sp, #0
	uint8_t bufSize[] = {2, 2, 2, 2};
 80008f2:	f04f 3302 	mov.w	r3, #33686018	; 0x2020202
 80008f6:	61fb      	str	r3, [r7, #28]

	reg_wizchip_cs_cbfunc(cs_sel, cs_desel);
 80008f8:	4922      	ldr	r1, [pc, #136]	; (8000984 <Init_Ethernet+0x98>)
 80008fa:	4823      	ldr	r0, [pc, #140]	; (8000988 <Init_Ethernet+0x9c>)
 80008fc:	f002 f9ae 	bl	8002c5c <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(spi_rb, spi_wb);
 8000900:	4922      	ldr	r1, [pc, #136]	; (800098c <Init_Ethernet+0xa0>)
 8000902:	4823      	ldr	r0, [pc, #140]	; (8000990 <Init_Ethernet+0xa4>)
 8000904:	f002 f9d0 	bl	8002ca8 <reg_wizchip_spi_cbfunc>

	wizchip_init(bufSize, bufSize);
 8000908:	f107 021c 	add.w	r2, r7, #28
 800090c:	f107 031c 	add.w	r3, r7, #28
 8000910:	4611      	mov	r1, r2
 8000912:	4618      	mov	r0, r3
 8000914:	f002 fb1e 	bl	8002f54 <wizchip_init>
	wiz_NetInfo netInfo = { .mac = {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef}, // Mac address
 8000918:	1d3b      	adds	r3, r7, #4
 800091a:	2200      	movs	r2, #0
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	605a      	str	r2, [r3, #4]
 8000920:	609a      	str	r2, [r3, #8]
 8000922:	60da      	str	r2, [r3, #12]
 8000924:	611a      	str	r2, [r3, #16]
 8000926:	f8c3 2013 	str.w	r2, [r3, #19]
 800092a:	4a1a      	ldr	r2, [pc, #104]	; (8000994 <Init_Ethernet+0xa8>)
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000932:	6018      	str	r0, [r3, #0]
 8000934:	3304      	adds	r3, #4
 8000936:	8019      	strh	r1, [r3, #0]
 8000938:	4a17      	ldr	r2, [pc, #92]	; (8000998 <Init_Ethernet+0xac>)
 800093a:	f107 030a 	add.w	r3, r7, #10
 800093e:	6810      	ldr	r0, [r2, #0]
 8000940:	6018      	str	r0, [r3, #0]
 8000942:	4a16      	ldr	r2, [pc, #88]	; (800099c <Init_Ethernet+0xb0>)
 8000944:	f107 030e 	add.w	r3, r7, #14
 8000948:	6810      	ldr	r0, [r2, #0]
 800094a:	6018      	str	r0, [r3, #0]
 800094c:	4a14      	ldr	r2, [pc, #80]	; (80009a0 <Init_Ethernet+0xb4>)
 800094e:	f107 0312 	add.w	r3, r7, #18
 8000952:	6810      	ldr	r0, [r2, #0]
 8000954:	6018      	str	r0, [r3, #0]
	 .ip = {192, 168, 1, 204},    // IP address
	 .sn = {255, 255, 255, 0},    // Subnet mask
	 .gw = {192, 168, 1, 1}};    // Gateway address

	wizchip_setnetinfo(&netInfo);
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	4618      	mov	r0, r3
 800095a:	f002 fd69 	bl	8003430 <wizchip_setnetinfo>
	wizchip_getnetinfo(&netInfo);
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	4618      	mov	r0, r3
 8000962:	f002 fda5 	bl	80034b0 <wizchip_getnetinfo>

	setSn_IMR(0, 0x06);
 8000966:	2106      	movs	r1, #6
 8000968:	f642 4008 	movw	r0, #11272	; 0x2c08
 800096c:	f001 fece 	bl	800270c <WIZCHIP_WRITE>
	WIZCHIP_WRITE(SIMR,0x01);
 8000970:	2101      	movs	r1, #1
 8000972:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8000976:	f001 fec9 	bl	800270c <WIZCHIP_WRITE>
}
 800097a:	bf00      	nop
 800097c:	3720      	adds	r7, #32
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	080008d5 	.word	0x080008d5
 8000988:	080008bd 	.word	0x080008bd
 800098c:	08000a95 	.word	0x08000a95
 8000990:	08000a71 	.word	0x08000a71
 8000994:	08007c98 	.word	0x08007c98
 8000998:	08007ca0 	.word	0x08007ca0
 800099c:	08007ca4 	.word	0x08007ca4
 80009a0:	08007ca8 	.word	0x08007ca8

080009a4 <Ethernet_Connect>:

void Ethernet_Connect(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
	Init_Ethernet();
 80009a8:	f7ff ffa0 	bl	80008ec <Init_Ethernet>


	while(Connect_Reply !=SOCK_OK)
 80009ac:	e012      	b.n	80009d4 <Ethernet_Connect+0x30>
	{
		socket(0, Sn_MR_TCP, PORT_ADDR, SF_TCP_NODELAY);
 80009ae:	2320      	movs	r3, #32
 80009b0:	f242 328b 	movw	r2, #9099	; 0x238b
 80009b4:	2101      	movs	r1, #1
 80009b6:	2000      	movs	r0, #0
 80009b8:	f000 fe24 	bl	8001604 <socket>
		Refresh_Watchdog();
 80009bc:	f000 f822 	bl	8000a04 <Refresh_Watchdog>
		Connect_Reply = connect(0,server_Add,PORT_ADDR);
 80009c0:	f242 328b 	movw	r2, #9099	; 0x238b
 80009c4:	490d      	ldr	r1, [pc, #52]	; (80009fc <Ethernet_Connect+0x58>)
 80009c6:	2000      	movs	r0, #0
 80009c8:	f000 ffa0 	bl	800190c <connect>
 80009cc:	4603      	mov	r3, r0
 80009ce:	b2da      	uxtb	r2, r3
 80009d0:	4b0b      	ldr	r3, [pc, #44]	; (8000a00 <Ethernet_Connect+0x5c>)
 80009d2:	701a      	strb	r2, [r3, #0]
	while(Connect_Reply !=SOCK_OK)
 80009d4:	4b0a      	ldr	r3, [pc, #40]	; (8000a00 <Ethernet_Connect+0x5c>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d1e8      	bne.n	80009ae <Ethernet_Connect+0xa>
	}

	if(Connect_Reply == 1)
 80009dc:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <Ethernet_Connect+0x5c>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d102      	bne.n	80009ea <Ethernet_Connect+0x46>
	{
		Connect_Reply = 0;
 80009e4:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <Ethernet_Connect+0x5c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	701a      	strb	r2, [r3, #0]
	}
	HAL_Delay(500);
 80009ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009ee:	f002 fe2f 	bl	8003650 <HAL_Delay>
	Refresh_Watchdog();
 80009f2:	f000 f807 	bl	8000a04 <Refresh_Watchdog>

}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	20000000 	.word	0x20000000
 8000a00:	20000a44 	.word	0x20000a44

08000a04 <Refresh_Watchdog>:

void Refresh_Watchdog(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
	IWDG->KR  = 0x0000AAAA;
 8000a08:	4b04      	ldr	r3, [pc, #16]	; (8000a1c <Refresh_Watchdog+0x18>)
 8000a0a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000a0e:	601a      	str	r2, [r3, #0]
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	40003000 	.word	0x40003000

08000a20 <Get_event>:
#include"event.h"

struct EventStruct test_Events = {NULL_Event,NULL_Event};

myEvents Get_event()
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0

	return test_Events.Next_Event;
 8000a24:	4b03      	ldr	r3, [pc, #12]	; (8000a34 <Get_event+0x14>)
 8000a26:	785b      	ldrb	r3, [r3, #1]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	20000a48 	.word	0x20000a48

08000a38 <Set_event>:

void Set_event(myEvents N_E)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
	test_Events.Next_Event = N_E;
 8000a42:	4a04      	ldr	r2, [pc, #16]	; (8000a54 <Set_event+0x1c>)
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	7053      	strb	r3, [r2, #1]
}
 8000a48:	bf00      	nop
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	20000a48 	.word	0x20000a48

08000a58 <Reset_event>:



void Reset_event()
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
	test_Events.Next_Event=NULL_Event;
 8000a5c:	4b03      	ldr	r3, [pc, #12]	; (8000a6c <Reset_event+0x14>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	705a      	strb	r2, [r3, #1]
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	20000a48 	.word	0x20000a48

08000a70 <spi_rb>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t spi_rb(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi3, &rbuf, 1, 0xffffffff);
 8000a76:	1df9      	adds	r1, r7, #7
 8000a78:	f04f 33ff 	mov.w	r3, #4294967295
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	4804      	ldr	r0, [pc, #16]	; (8000a90 <spi_rb+0x20>)
 8000a80:	f005 f97a 	bl	8005d78 <HAL_SPI_Receive>
	return rbuf;
 8000a84:	79fb      	ldrb	r3, [r7, #7]
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000ad0 	.word	0x20000ad0

08000a94 <spi_wb>:

void spi_wb(uint8_t b)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi3, &b, 1, 0xffffffff);
 8000a9e:	1df9      	adds	r1, r7, #7
 8000aa0:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	4803      	ldr	r0, [pc, #12]	; (8000ab4 <spi_wb+0x20>)
 8000aa8:	f004 fff8 	bl	8005a9c <HAL_SPI_Transmit>
}
 8000aac:	bf00      	nop
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000ad0 	.word	0x20000ad0

08000ab8 <Timer2_Stop>:

void Timer2_Stop()
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&htim2);
 8000abc:	4802      	ldr	r0, [pc, #8]	; (8000ac8 <Timer2_Stop+0x10>)
 8000abe:	f005 ff5b 	bl	8006978 <HAL_TIM_Base_Stop>
}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000b34 	.word	0x20000b34

08000acc <Timer2_DeInitilized>:

void Timer2_DeInitilized()
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
	HAL_TIM_Base_DeInit(&htim2);
 8000ad0:	4803      	ldr	r0, [pc, #12]	; (8000ae0 <Timer2_DeInitilized+0x14>)
 8000ad2:	f005 fea8 	bl	8006826 <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim6);
 8000ad6:	4803      	ldr	r0, [pc, #12]	; (8000ae4 <Timer2_DeInitilized+0x18>)
 8000ad8:	f005 fea5 	bl	8006826 <HAL_TIM_Base_DeInit>
}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000b34 	.word	0x20000b34
 8000ae4:	20000b80 	.word	0x20000b80

08000ae8 <Timer2_Initilized>:

void Timer2_Initilized()
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Init(&htim2);
 8000aec:	4803      	ldr	r0, [pc, #12]	; (8000afc <Timer2_Initilized+0x14>)
 8000aee:	f005 fe43 	bl	8006778 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Init(&htim6);
 8000af2:	4803      	ldr	r0, [pc, #12]	; (8000b00 <Timer2_Initilized+0x18>)
 8000af4:	f005 fe40 	bl	8006778 <HAL_TIM_Base_Init>
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	20000b34 	.word	0x20000b34
 8000b00:	20000b80 	.word	0x20000b80

08000b04 <Timer2_Start>:

void Timer2_Start()
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);
 8000b08:	4802      	ldr	r0, [pc, #8]	; (8000b14 <Timer2_Start+0x10>)
 8000b0a:	f005 fee9 	bl	80068e0 <HAL_TIM_Base_Start>
}
 8000b0e:	bf00      	nop
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000b34 	.word	0x20000b34

08000b18 <Timer6_Start>:

void Timer6_Start()
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim6);
 8000b1c:	4802      	ldr	r0, [pc, #8]	; (8000b28 <Timer6_Start+0x10>)
 8000b1e:	f005 ff53 	bl	80069c8 <HAL_TIM_Base_Start_IT>
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000b80 	.word	0x20000b80

08000b2c <Timer6_Stop>:

void Timer6_Stop()
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim6);
 8000b30:	4802      	ldr	r0, [pc, #8]	; (8000b3c <Timer6_Stop+0x10>)
 8000b32:	f005 ff9d 	bl	8006a70 <HAL_TIM_Base_Stop_IT>
}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000b80 	.word	0x20000b80

08000b40 <Timer2_GetTimer>:

int Timer2_GetTimer()
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
	uint32_t Tim_val = __HAL_TIM_GetCounter(&htim2);
 8000b46:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <Timer2_GetTimer+0x1c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b4c:	607b      	str	r3, [r7, #4]
	return Tim_val;
 8000b4e:	687b      	ldr	r3, [r7, #4]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	20000b34 	.word	0x20000b34

08000b60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b098      	sub	sp, #96	; 0x60
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b66:	f002 fd0d 	bl	8003584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b6a:	f000 f8cd 	bl	8000d08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b6e:	f000 fac3 	bl	80010f8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000b72:	f000 f931 	bl	8000dd8 <MX_RTC_Init>
  MX_SPI2_Init();
 8000b76:	f000 f989 	bl	8000e8c <MX_SPI2_Init>
  MX_SPI3_Init();
 8000b7a:	f000 f9c5 	bl	8000f08 <MX_SPI3_Init>
  MX_TIM2_Init();
 8000b7e:	f000 fa01 	bl	8000f84 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000b82:	f000 fa85 	bl	8001090 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000b86:	f000 fa4b 	bl	8001020 <MX_TIM6_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(Get_state())
 8000b8a:	f001 fa63 	bl	8002054 <Get_state>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	3b01      	subs	r3, #1
 8000b92:	2b06      	cmp	r3, #6
 8000b94:	d8f9      	bhi.n	8000b8a <main+0x2a>
 8000b96:	a201      	add	r2, pc, #4	; (adr r2, 8000b9c <main+0x3c>)
 8000b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b9c:	08000bb9 	.word	0x08000bb9
 8000ba0:	08000bef 	.word	0x08000bef
 8000ba4:	08000bff 	.word	0x08000bff
 8000ba8:	08000c7b 	.word	0x08000c7b
 8000bac:	08000c99 	.word	0x08000c99
 8000bb0:	08000cb7 	.word	0x08000cb7
 8000bb4:	08000cc7 	.word	0x08000cc7
	  	  {
	  	  case Initilisation_State:
	  		  Initilisation_State_Handler();
 8000bb8:	f001 fa68 	bl	800208c <Initilisation_State_Handler>

	  		  recv(0, Recv_Cmd,strlen(Recv_Cmd));
 8000bbc:	484d      	ldr	r0, [pc, #308]	; (8000cf4 <main+0x194>)
 8000bbe:	f7ff fb0d 	bl	80001dc <strlen>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	494a      	ldr	r1, [pc, #296]	; (8000cf4 <main+0x194>)
 8000bca:	2000      	movs	r0, #0
 8000bcc:	f001 f874 	bl	8001cb8 <recv>

	  		  if((Get_event()==Reset_Event) && (strcmp(Abox_Ready,Recv_Cmd)==0))
 8000bd0:	f7ff ff26 	bl	8000a20 <Get_event>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d17d      	bne.n	8000cd6 <main+0x176>
 8000bda:	4946      	ldr	r1, [pc, #280]	; (8000cf4 <main+0x194>)
 8000bdc:	4846      	ldr	r0, [pc, #280]	; (8000cf8 <main+0x198>)
 8000bde:	f7ff faf3 	bl	80001c8 <strcmp>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d176      	bne.n	8000cd6 <main+0x176>
	  		  {
	  			  Reset_State_Handler();
 8000be8:	f001 fa86 	bl	80020f8 <Reset_State_Handler>
	  		  }
	  		  break;
 8000bec:	e073      	b.n	8000cd6 <main+0x176>

	  	  case Reset_State:
	  		  if(Get_event()==Idle_Event)
 8000bee:	f7ff ff17 	bl	8000a20 <Get_event>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d170      	bne.n	8000cda <main+0x17a>
	  		  {
	  			  Idle_State_Handler();
 8000bf8:	f001 fad6 	bl	80021a8 <Idle_State_Handler>
	  		  }
	  		  break;
 8000bfc:	e06d      	b.n	8000cda <main+0x17a>

	  	  case Idle_State:
	  		  if(Get_event()==WRSide_Train_Detect_Event)
 8000bfe:	f7ff ff0f 	bl	8000a20 <Get_event>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b03      	cmp	r3, #3
 8000c06:	d102      	bne.n	8000c0e <main+0xae>
	  			  //Nothing should happen in the idle state! It only polls for a change in state. Event setting and getting and state change happens WRT ISR
	  		  {
	  			  WRSide_Train_Presence_State_Handler();
 8000c08:	f001 fad8 	bl	80021bc <WRSide_Train_Presence_State_Handler>
 8000c0c:	e006      	b.n	8000c1c <main+0xbc>
	  		  }
	  		  else if (Get_event()==WLSide_Train_Detect_Event)
 8000c0e:	f7ff ff07 	bl	8000a20 <Get_event>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b04      	cmp	r3, #4
 8000c16:	d101      	bne.n	8000c1c <main+0xbc>
	  		  {
	  			  WLSide_Train_Presence_State_Handler();
 8000c18:	f001 fade 	bl	80021d8 <WLSide_Train_Presence_State_Handler>
	  		  }

	  		  // Check for physical connection.
	  		  ctlwizchip(CW_GET_PHYLINK, (void*) &Phy_TCP_IP); // gets physical status of the TCPIP
 8000c1c:	4937      	ldr	r1, [pc, #220]	; (8000cfc <main+0x19c>)
 8000c1e:	200f      	movs	r0, #15
 8000c20:	f002 f86e 	bl	8002d00 <ctlwizchip>

	  		  //if phy connection NOK, set state to initialization state
	  		  if(Phy_TCP_IP==PHY_LINK_OFF)
 8000c24:	4b35      	ldr	r3, [pc, #212]	; (8000cfc <main+0x19c>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d103      	bne.n	8000c34 <main+0xd4>
	  		  {
					//Save the status in the flash memory with date and time stamp+++++++++++++++++++++
	  			  Set_state(Initilisation_State);
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	f001 fa1d 	bl	800206c <Set_state>
 8000c32:	e006      	b.n	8000c42 <main+0xe2>
	  		  }

	  		  // Else If physical connection OK, send ping command to abox,
	  		  else if(Phy_TCP_IP==PHY_LINK_ON)
 8000c34:	4b31      	ldr	r3, [pc, #196]	; (8000cfc <main+0x19c>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d102      	bne.n	8000c42 <main+0xe2>
	  		  {
	  			  HAL_Delay(100);
 8000c3c:	2064      	movs	r0, #100	; 0x64
 8000c3e:	f002 fd07 	bl	8003650 <HAL_Delay>
	  			  //send(0, (uint8_t *)PING_CMD,strlen(PING_CMD));
	  		  }

	  		  uint8_t  server_Address[4] = {192,168,1,111};
 8000c42:	4b2f      	ldr	r3, [pc, #188]	; (8000d00 <main+0x1a0>)
 8000c44:	60bb      	str	r3, [r7, #8]
	  		  Refresh_Watchdog();
 8000c46:	f7ff fedd 	bl	8000a04 <Refresh_Watchdog>
	  		  connect(0,server_Address,PORT_ADDR);
 8000c4a:	f107 0308 	add.w	r3, r7, #8
 8000c4e:	f242 328b 	movw	r2, #9099	; 0x238b
 8000c52:	4619      	mov	r1, r3
 8000c54:	2000      	movs	r0, #0
 8000c56:	f000 fe59 	bl	800190c <connect>


	  		  uint8_t remotePort;
	  		  uint8_t remote;
	  		  remote = getsockopt(0,SO_STATUS, &remotePort);
 8000c5a:	1dfb      	adds	r3, r7, #7
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	210a      	movs	r1, #10
 8000c60:	2000      	movs	r0, #0
 8000c62:	f001 f8df 	bl	8001e24 <getsockopt>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
//	  		  HAL_Delay(500);
	  		  //memset(&remotePort,0,sizeof(remotePort));
	  		  //remotePort=0;
	  		  if(remotePort==28)
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	2b1c      	cmp	r3, #28
 8000c70:	d135      	bne.n	8000cde <main+0x17e>
	  		  {
	  			  Set_state(Initilisation_State);
 8000c72:	2001      	movs	r0, #1
 8000c74:	f001 f9fa 	bl	800206c <Set_state>
	  		  }

	  		  break;
 8000c78:	e031      	b.n	8000cde <main+0x17e>

//			  itoa(count,Count_Bulletin,10);
//			  send(0, (uint32_t *)strcat(Count_Bulletin,","), strlen(Count_Bulletin));
//			  HAL_Delay(1000);

			  if (count>TIMEOOUTPERIOD)
 8000c7a:	4b22      	ldr	r3, [pc, #136]	; (8000d04 <main+0x1a4>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	2b14      	cmp	r3, #20
 8000c80:	d902      	bls.n	8000c88 <main+0x128>
			  {
				  Set_event(Train_Exit_Event);
 8000c82:	2005      	movs	r0, #5
 8000c84:	f7ff fed8 	bl	8000a38 <Set_event>
			  }

	  		  if(Get_event()==Train_Exit_Event)
 8000c88:	f7ff feca 	bl	8000a20 <Get_event>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b05      	cmp	r3, #5
 8000c90:	d127      	bne.n	8000ce2 <main+0x182>
	  		  {
	  			  Train_Exit_State_Handler();
 8000c92:	f001 faaf 	bl	80021f4 <Train_Exit_State_Handler>
	  		  }
	  		  break;
 8000c96:	e024      	b.n	8000ce2 <main+0x182>

//			  itoa(count,Count_Bulletin1,10);
//			  send(0, (uint32_t *)strcat(Count_Bulletin1,","), strlen(Count_Bulletin1));
//			  HAL_Delay(1000);

			  if (count>TIMEOOUTPERIOD)
 8000c98:	4b1a      	ldr	r3, [pc, #104]	; (8000d04 <main+0x1a4>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b14      	cmp	r3, #20
 8000c9e:	d902      	bls.n	8000ca6 <main+0x146>
			  {
				  Set_event(Train_Exit_Event);
 8000ca0:	2005      	movs	r0, #5
 8000ca2:	f7ff fec9 	bl	8000a38 <Set_event>
			  }

	  		  if(Get_event()==Train_Exit_Event)
 8000ca6:	f7ff febb 	bl	8000a20 <Get_event>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b05      	cmp	r3, #5
 8000cae:	d11a      	bne.n	8000ce6 <main+0x186>
	  		  {
	  			  Train_Exit_State_Handler();
 8000cb0:	f001 faa0 	bl	80021f4 <Train_Exit_State_Handler>
	  		  }
	  		  break;
 8000cb4:	e017      	b.n	8000ce6 <main+0x186>

	  	  case Train_Exit_State:
	  		  if(Get_event()==Log_Data_Event)
 8000cb6:	f7ff feb3 	bl	8000a20 <Get_event>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b06      	cmp	r3, #6
 8000cbe:	d114      	bne.n	8000cea <main+0x18a>
	  		  {
	  			  Log_Data_State_Handler();
 8000cc0:	f001 faa4 	bl	800220c <Log_Data_State_Handler>
	  		  }
	  		  break;
 8000cc4:	e011      	b.n	8000cea <main+0x18a>

	  	  case Log_Data_State:
	  		  if(Get_event()==Reset_Event)
 8000cc6:	f7ff feab 	bl	8000a20 <Get_event>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d10e      	bne.n	8000cee <main+0x18e>
	  		  {
	  			  Reset_State_Handler();
 8000cd0:	f001 fa12 	bl	80020f8 <Reset_State_Handler>
	  		  }
	  		  break;
 8000cd4:	e00b      	b.n	8000cee <main+0x18e>
	  		  break;
 8000cd6:	bf00      	nop
 8000cd8:	e757      	b.n	8000b8a <main+0x2a>
	  		  break;
 8000cda:	bf00      	nop
 8000cdc:	e755      	b.n	8000b8a <main+0x2a>
	  		  break;
 8000cde:	bf00      	nop
 8000ce0:	e753      	b.n	8000b8a <main+0x2a>
	  		  break;
 8000ce2:	bf00      	nop
 8000ce4:	e751      	b.n	8000b8a <main+0x2a>
	  		  break;
 8000ce6:	bf00      	nop
 8000ce8:	e74f      	b.n	8000b8a <main+0x2a>
	  		  break;
 8000cea:	bf00      	nop
 8000cec:	e74d      	b.n	8000b8a <main+0x2a>
	  		  break;
 8000cee:	bf00      	nop
	  switch(Get_state())
 8000cf0:	e74b      	b.n	8000b8a <main+0x2a>
 8000cf2:	bf00      	nop
 8000cf4:	20000c54 	.word	0x20000c54
 8000cf8:	20000004 	.word	0x20000004
 8000cfc:	20000a45 	.word	0x20000a45
 8000d00:	6f01a8c0 	.word	0x6f01a8c0
 8000d04:	20000c50 	.word	0x20000c50

08000d08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b09c      	sub	sp, #112	; 0x70
 8000d0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d0e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000d12:	2228      	movs	r2, #40	; 0x28
 8000d14:	2100      	movs	r1, #0
 8000d16:	4618      	mov	r0, r3
 8000d18:	f006 fe16 	bl	8007948 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d1c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	605a      	str	r2, [r3, #4]
 8000d26:	609a      	str	r2, [r3, #8]
 8000d28:	60da      	str	r2, [r3, #12]
 8000d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d2c:	1d3b      	adds	r3, r7, #4
 8000d2e:	2230      	movs	r2, #48	; 0x30
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f006 fe08 	bl	8007948 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000d38:	f002 ff94 	bl	8003c64 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000d3c:	4b25      	ldr	r3, [pc, #148]	; (8000dd4 <SystemClock_Config+0xcc>)
 8000d3e:	6a1b      	ldr	r3, [r3, #32]
 8000d40:	4a24      	ldr	r2, [pc, #144]	; (8000dd4 <SystemClock_Config+0xcc>)
 8000d42:	f023 0318 	bic.w	r3, r3, #24
 8000d46:	6213      	str	r3, [r2, #32]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000d48:	2305      	movs	r3, #5
 8000d4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d50:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8000d52:	2304      	movs	r3, #4
 8000d54:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000d56:	2301      	movs	r3, #1
 8000d58:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d5e:	2302      	movs	r3, #2
 8000d60:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d66:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL14;
 8000d68:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8000d6c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d6e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000d72:	4618      	mov	r0, r3
 8000d74:	f002 ff86 	bl	8003c84 <HAL_RCC_OscConfig>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000d7e:	f000 fb59 	bl	8001434 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d82:	230f      	movs	r3, #15
 8000d84:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d86:	2302      	movs	r3, #2
 8000d88:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d92:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d94:	2300      	movs	r3, #0
 8000d96:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d98:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000d9c:	2102      	movs	r1, #2
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f003 ffae 	bl	8004d00 <HAL_RCC_ClockConfig>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000daa:	f000 fb43 	bl	8001434 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000dae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000db2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000db4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000db8:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f004 f9d7 	bl	8005170 <HAL_RCCEx_PeriphCLKConfig>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000dc8:	f000 fb34 	bl	8001434 <Error_Handler>
  }
}
 8000dcc:	bf00      	nop
 8000dce:	3770      	adds	r7, #112	; 0x70
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40021000 	.word	0x40021000

08000dd8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000dde:	1d3b      	adds	r3, r7, #4
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000dec:	2300      	movs	r3, #0
 8000dee:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000df0:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <MX_RTC_Init+0xac>)
 8000df2:	4a25      	ldr	r2, [pc, #148]	; (8000e88 <MX_RTC_Init+0xb0>)
 8000df4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000df6:	4b23      	ldr	r3, [pc, #140]	; (8000e84 <MX_RTC_Init+0xac>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000dfc:	4b21      	ldr	r3, [pc, #132]	; (8000e84 <MX_RTC_Init+0xac>)
 8000dfe:	227f      	movs	r2, #127	; 0x7f
 8000e00:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e02:	4b20      	ldr	r3, [pc, #128]	; (8000e84 <MX_RTC_Init+0xac>)
 8000e04:	22ff      	movs	r2, #255	; 0xff
 8000e06:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e08:	4b1e      	ldr	r3, [pc, #120]	; (8000e84 <MX_RTC_Init+0xac>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e0e:	4b1d      	ldr	r3, [pc, #116]	; (8000e84 <MX_RTC_Init+0xac>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e14:	4b1b      	ldr	r3, [pc, #108]	; (8000e84 <MX_RTC_Init+0xac>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e1a:	481a      	ldr	r0, [pc, #104]	; (8000e84 <MX_RTC_Init+0xac>)
 8000e1c:	f004 fb2c 	bl	8005478 <HAL_RTC_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000e26:	f000 fb05 	bl	8001434 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	2201      	movs	r2, #1
 8000e42:	4619      	mov	r1, r3
 8000e44:	480f      	ldr	r0, [pc, #60]	; (8000e84 <MX_RTC_Init+0xac>)
 8000e46:	f004 fba8 	bl	800559a <HAL_RTC_SetTime>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000e50:	f000 faf0 	bl	8001434 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e54:	2301      	movs	r3, #1
 8000e56:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8000e58:	2305      	movs	r3, #5
 8000e5a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x25;
 8000e5c:	2325      	movs	r3, #37	; 0x25
 8000e5e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8000e60:	2322      	movs	r3, #34	; 0x22
 8000e62:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e64:	463b      	mov	r3, r7
 8000e66:	2201      	movs	r2, #1
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4806      	ldr	r0, [pc, #24]	; (8000e84 <MX_RTC_Init+0xac>)
 8000e6c:	f004 fc52 	bl	8005714 <HAL_RTC_SetDate>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000e76:	f000 fadd 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000e7a:	bf00      	nop
 8000e7c:	3718      	adds	r7, #24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000a4c 	.word	0x20000a4c
 8000e88:	40002800 	.word	0x40002800

08000e8c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e90:	4b1b      	ldr	r3, [pc, #108]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000e92:	4a1c      	ldr	r2, [pc, #112]	; (8000f04 <MX_SPI2_Init+0x78>)
 8000e94:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e96:	4b1a      	ldr	r3, [pc, #104]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000e98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e9c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e9e:	4b18      	ldr	r3, [pc, #96]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ea4:	4b16      	ldr	r3, [pc, #88]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000ea6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000eaa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eac:	4b14      	ldr	r3, [pc, #80]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eb2:	4b13      	ldr	r3, [pc, #76]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000eba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ebe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ec0:	4b0f      	ldr	r3, [pc, #60]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000eda:	2207      	movs	r2, #7
 8000edc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ede:	4b08      	ldr	r3, [pc, #32]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000ee6:	2208      	movs	r2, #8
 8000ee8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000eea:	4805      	ldr	r0, [pc, #20]	; (8000f00 <MX_SPI2_Init+0x74>)
 8000eec:	f004 fd2b 	bl	8005946 <HAL_SPI_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000ef6:	f000 fa9d 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000a6c 	.word	0x20000a6c
 8000f04:	40003800 	.word	0x40003800

08000f08 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000f0c:	4b1b      	ldr	r3, [pc, #108]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f0e:	4a1c      	ldr	r2, [pc, #112]	; (8000f80 <MX_SPI3_Init+0x78>)
 8000f10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f12:	4b1a      	ldr	r3, [pc, #104]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f14:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f1a:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f20:	4b16      	ldr	r3, [pc, #88]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f22:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f26:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f28:	4b14      	ldr	r3, [pc, #80]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f2e:	4b13      	ldr	r3, [pc, #76]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f34:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f3a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f42:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f4e:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000f54:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f56:	2207      	movs	r2, #7
 8000f58:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f5a:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f60:	4b06      	ldr	r3, [pc, #24]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f62:	2208      	movs	r2, #8
 8000f64:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f66:	4805      	ldr	r0, [pc, #20]	; (8000f7c <MX_SPI3_Init+0x74>)
 8000f68:	f004 fced 	bl	8005946 <HAL_SPI_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000f72:	f000 fa5f 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	20000ad0 	.word	0x20000ad0
 8000f80:	40003c00 	.word	0x40003c00

08000f84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f8a:	f107 0310 	add.w	r3, r7, #16
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fa2:	4b1e      	ldr	r3, [pc, #120]	; (800101c <MX_TIM2_Init+0x98>)
 8000fa4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fa8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 70-1;
 8000faa:	4b1c      	ldr	r3, [pc, #112]	; (800101c <MX_TIM2_Init+0x98>)
 8000fac:	2245      	movs	r2, #69	; 0x45
 8000fae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	; (800101c <MX_TIM2_Init+0x98>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF-1;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	; (800101c <MX_TIM2_Init+0x98>)
 8000fb8:	f06f 0201 	mvn.w	r2, #1
 8000fbc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fbe:	4b17      	ldr	r3, [pc, #92]	; (800101c <MX_TIM2_Init+0x98>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc4:	4b15      	ldr	r3, [pc, #84]	; (800101c <MX_TIM2_Init+0x98>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fca:	4814      	ldr	r0, [pc, #80]	; (800101c <MX_TIM2_Init+0x98>)
 8000fcc:	f005 fbd4 	bl	8006778 <HAL_TIM_Base_Init>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000fd6:	f000 fa2d 	bl	8001434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fde:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	480d      	ldr	r0, [pc, #52]	; (800101c <MX_TIM2_Init+0x98>)
 8000fe8:	f005 fe90 	bl	8006d0c <HAL_TIM_ConfigClockSource>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000ff2:	f000 fa1f 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	4619      	mov	r1, r3
 8001002:	4806      	ldr	r0, [pc, #24]	; (800101c <MX_TIM2_Init+0x98>)
 8001004:	f006 f886 	bl	8007114 <HAL_TIMEx_MasterConfigSynchronization>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800100e:	f000 fa11 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001012:	bf00      	nop
 8001014:	3720      	adds	r7, #32
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000b34 	.word	0x20000b34

08001020 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001030:	4b15      	ldr	r3, [pc, #84]	; (8001088 <MX_TIM6_Init+0x68>)
 8001032:	4a16      	ldr	r2, [pc, #88]	; (800108c <MX_TIM6_Init+0x6c>)
 8001034:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 6999;
 8001036:	4b14      	ldr	r3, [pc, #80]	; (8001088 <MX_TIM6_Init+0x68>)
 8001038:	f641 3257 	movw	r2, #6999	; 0x1b57
 800103c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800103e:	4b12      	ldr	r3, [pc, #72]	; (8001088 <MX_TIM6_Init+0x68>)
 8001040:	2200      	movs	r2, #0
 8001042:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8001044:	4b10      	ldr	r3, [pc, #64]	; (8001088 <MX_TIM6_Init+0x68>)
 8001046:	f242 720f 	movw	r2, #9999	; 0x270f
 800104a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800104c:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <MX_TIM6_Init+0x68>)
 800104e:	2280      	movs	r2, #128	; 0x80
 8001050:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <MX_TIM6_Init+0x68>)
 8001054:	f005 fb90 	bl	8006778 <HAL_TIM_Base_Init>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800105e:	f000 f9e9 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	4619      	mov	r1, r3
 800106e:	4806      	ldr	r0, [pc, #24]	; (8001088 <MX_TIM6_Init+0x68>)
 8001070:	f006 f850 	bl	8007114 <HAL_TIMEx_MasterConfigSynchronization>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800107a:	f000 f9db 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000b80 	.word	0x20000b80
 800108c:	40001000 	.word	0x40001000

08001090 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001094:	4b16      	ldr	r3, [pc, #88]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 8001096:	4a17      	ldr	r2, [pc, #92]	; (80010f4 <MX_USART2_UART_Init+0x64>)
 8001098:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 800109c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80010a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010a2:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010a8:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010ae:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010b4:	4b0e      	ldr	r3, [pc, #56]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010b6:	220c      	movs	r2, #12
 80010b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ba:	4b0d      	ldr	r3, [pc, #52]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c0:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010c6:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010ce:	2210      	movs	r2, #16
 80010d0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010d8:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010da:	4805      	ldr	r0, [pc, #20]	; (80010f0 <MX_USART2_UART_Init+0x60>)
 80010dc:	f006 f89e 	bl	800721c <HAL_UART_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80010e6:	f000 f9a5 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000bcc 	.word	0x20000bcc
 80010f4:	40004400 	.word	0x40004400

080010f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	; 0x28
 80010fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110e:	4b71      	ldr	r3, [pc, #452]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	4a70      	ldr	r2, [pc, #448]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 8001114:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001118:	6153      	str	r3, [r2, #20]
 800111a:	4b6e      	ldr	r3, [pc, #440]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001126:	4b6b      	ldr	r3, [pc, #428]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	4a6a      	ldr	r2, [pc, #424]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 800112c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001130:	6153      	str	r3, [r2, #20]
 8001132:	4b68      	ldr	r3, [pc, #416]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113e:	4b65      	ldr	r3, [pc, #404]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 8001140:	695b      	ldr	r3, [r3, #20]
 8001142:	4a64      	ldr	r2, [pc, #400]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 8001144:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001148:	6153      	str	r3, [r2, #20]
 800114a:	4b62      	ldr	r3, [pc, #392]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001156:	4b5f      	ldr	r3, [pc, #380]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	4a5e      	ldr	r2, [pc, #376]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 800115c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001160:	6153      	str	r3, [r2, #20]
 8001162:	4b5c      	ldr	r3, [pc, #368]	; (80012d4 <MX_GPIO_Init+0x1dc>)
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FCT_TRIG_LED_GPIO_Port, FCT_TRIG_LED_Pin, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001174:	4858      	ldr	r0, [pc, #352]	; (80012d8 <MX_GPIO_Init+0x1e0>)
 8001176:	f002 fd45 	bl	8003c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LA_TRIG_LED_Pin|CA_TRIG_LED_Pin|CA_OP1_Pin|WR_TRIG_LED_Pin, GPIO_PIN_RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	f241 1190 	movw	r1, #4496	; 0x1190
 8001180:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001184:	f002 fd3e 	bl	8003c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LAN_CS_Pin|LA_OP_Pin, GPIO_PIN_SET);
 8001188:	2201      	movs	r2, #1
 800118a:	f240 2101 	movw	r1, #513	; 0x201
 800118e:	4853      	ldr	r0, [pc, #332]	; (80012dc <MX_GPIO_Init+0x1e4>)
 8001190:	f002 fd38 	bl	8003c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|WL_TRIG_LED_Pin|CA_OP_Pin, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	f44f 4111 	mov.w	r1, #37120	; 0x9100
 800119a:	4850      	ldr	r0, [pc, #320]	; (80012dc <MX_GPIO_Init+0x1e4>)
 800119c:	f002 fd32 	bl	8003c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LA_OP1_Pin|LAN_RESET_Pin, GPIO_PIN_SET);
 80011a0:	2201      	movs	r2, #1
 80011a2:	f44f 4102 	mov.w	r1, #33280	; 0x8200
 80011a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011aa:	f002 fd2b 	bl	8003c04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : FCT_TRIG_LED_Pin */
  GPIO_InitStruct.Pin = FCT_TRIG_LED_Pin;
 80011ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011b8:	2302      	movs	r3, #2
 80011ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011bc:	2300      	movs	r3, #0
 80011be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FCT_TRIG_LED_GPIO_Port, &GPIO_InitStruct);
 80011c0:	f107 0314 	add.w	r3, r7, #20
 80011c4:	4619      	mov	r1, r3
 80011c6:	4844      	ldr	r0, [pc, #272]	; (80012d8 <MX_GPIO_Init+0x1e0>)
 80011c8:	f002 fbaa 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pins : WR_IP_Pin WL_IP_Pin F_IP_Pin */
  GPIO_InitStruct.Pin = WR_IP_Pin|WL_IP_Pin|F_IP_Pin;
 80011cc:	2323      	movs	r3, #35	; 0x23
 80011ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011d0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011da:	f107 0314 	add.w	r3, r7, #20
 80011de:	4619      	mov	r1, r3
 80011e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e4:	f002 fb9c 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pins : LA_TRIG_LED_Pin CA_TRIG_LED_Pin CA_OP1_Pin LA_OP1_Pin
                           LAN_RESET_Pin */
  GPIO_InitStruct.Pin = LA_TRIG_LED_Pin|CA_TRIG_LED_Pin|CA_OP1_Pin|LA_OP1_Pin
 80011e8:	f248 3390 	movw	r3, #33680	; 0x8390
 80011ec:	617b      	str	r3, [r7, #20]
                          |LAN_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ee:	2301      	movs	r3, #1
 80011f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2300      	movs	r3, #0
 80011f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fa:	f107 0314 	add.w	r3, r7, #20
 80011fe:	4619      	mov	r1, r3
 8001200:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001204:	f002 fb8c 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : LAN_CS_Pin */
  GPIO_InitStruct.Pin = LAN_CS_Pin;
 8001208:	2301      	movs	r3, #1
 800120a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	2301      	movs	r3, #1
 800120e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001210:	2301      	movs	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LAN_CS_GPIO_Port, &GPIO_InitStruct);
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	4619      	mov	r1, r3
 800121e:	482f      	ldr	r0, [pc, #188]	; (80012dc <MX_GPIO_Init+0x1e4>)
 8001220:	f002 fb7e 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : LAN_INT_Pin */
  GPIO_InitStruct.Pin = LAN_INT_Pin;
 8001224:	2304      	movs	r3, #4
 8001226:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001228:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800122c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800122e:	2301      	movs	r3, #1
 8001230:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LAN_INT_GPIO_Port, &GPIO_InitStruct);
 8001232:	f107 0314 	add.w	r3, r7, #20
 8001236:	4619      	mov	r1, r3
 8001238:	4828      	ldr	r0, [pc, #160]	; (80012dc <MX_GPIO_Init+0x1e4>)
 800123a:	f002 fb71 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 CA_OP_Pin LA_OP_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|CA_OP_Pin|LA_OP_Pin;
 800123e:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8001242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001244:	2301      	movs	r3, #1
 8001246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124c:	2300      	movs	r3, #0
 800124e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001250:	f107 0314 	add.w	r3, r7, #20
 8001254:	4619      	mov	r1, r3
 8001256:	4821      	ldr	r0, [pc, #132]	; (80012dc <MX_GPIO_Init+0x1e4>)
 8001258:	f002 fb62 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : WL_TRIG_LED_Pin */
  GPIO_InitStruct.Pin = WL_TRIG_LED_Pin;
 800125c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001260:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001262:	2301      	movs	r3, #1
 8001264:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001266:	2302      	movs	r3, #2
 8001268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WL_TRIG_LED_GPIO_Port, &GPIO_InitStruct);
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	4619      	mov	r1, r3
 8001274:	4819      	ldr	r0, [pc, #100]	; (80012dc <MX_GPIO_Init+0x1e4>)
 8001276:	f002 fb53 	bl	8003920 <HAL_GPIO_Init>

  /*Configure GPIO pin : WR_TRIG_LED_Pin */
  GPIO_InitStruct.Pin = WR_TRIG_LED_Pin;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001280:	2301      	movs	r3, #1
 8001282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001284:	2302      	movs	r3, #2
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WR_TRIG_LED_GPIO_Port, &GPIO_InitStruct);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4619      	mov	r1, r3
 8001292:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001296:	f002 fb43 	bl	8003920 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2100      	movs	r1, #0
 800129e:	2006      	movs	r0, #6
 80012a0:	f002 faf9 	bl	8003896 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80012a4:	2006      	movs	r0, #6
 80012a6:	f002 fb12 	bl	80038ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	2007      	movs	r0, #7
 80012b0:	f002 faf1 	bl	8003896 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80012b4:	2007      	movs	r0, #7
 80012b6:	f002 fb0a 	bl	80038ce <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	2017      	movs	r0, #23
 80012c0:	f002 fae9 	bl	8003896 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012c4:	2017      	movs	r0, #23
 80012c6:	f002 fb02 	bl	80038ce <HAL_NVIC_EnableIRQ>

}
 80012ca:	bf00      	nop
 80012cc:	3728      	adds	r7, #40	; 0x28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40021000 	.word	0x40021000
 80012d8:	48000800 	.word	0x48000800
 80012dc:	48000400 	.word	0x48000400

080012e0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed
   */

  switch(GPIO_Pin)
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	3b01      	subs	r3, #1
 80012ee:	2b1f      	cmp	r3, #31
 80012f0:	f200 8097 	bhi.w	8001422 <HAL_GPIO_EXTI_Callback+0x142>
 80012f4:	a201      	add	r2, pc, #4	; (adr r2, 80012fc <HAL_GPIO_EXTI_Callback+0x1c>)
 80012f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fa:	bf00      	nop
 80012fc:	0800137d 	.word	0x0800137d
 8001300:	080013bb 	.word	0x080013bb
 8001304:	08001423 	.word	0x08001423
 8001308:	08001417 	.word	0x08001417
 800130c:	08001423 	.word	0x08001423
 8001310:	08001423 	.word	0x08001423
 8001314:	08001423 	.word	0x08001423
 8001318:	08001423 	.word	0x08001423
 800131c:	08001423 	.word	0x08001423
 8001320:	08001423 	.word	0x08001423
 8001324:	08001423 	.word	0x08001423
 8001328:	08001423 	.word	0x08001423
 800132c:	08001423 	.word	0x08001423
 8001330:	08001423 	.word	0x08001423
 8001334:	08001423 	.word	0x08001423
 8001338:	08001423 	.word	0x08001423
 800133c:	08001423 	.word	0x08001423
 8001340:	08001423 	.word	0x08001423
 8001344:	08001423 	.word	0x08001423
 8001348:	08001423 	.word	0x08001423
 800134c:	08001423 	.word	0x08001423
 8001350:	08001423 	.word	0x08001423
 8001354:	08001423 	.word	0x08001423
 8001358:	08001423 	.word	0x08001423
 800135c:	08001423 	.word	0x08001423
 8001360:	08001423 	.word	0x08001423
 8001364:	08001423 	.word	0x08001423
 8001368:	08001423 	.word	0x08001423
 800136c:	08001423 	.word	0x08001423
 8001370:	08001423 	.word	0x08001423
 8001374:	08001423 	.word	0x08001423
 8001378:	080013f9 	.word	0x080013f9
  {
  case WR_IP_Pin:
	  switch(Get_state()){
 800137c:	f000 fe6a 	bl	8002054 <Get_state>
 8001380:	4603      	mov	r3, r0
 8001382:	2b05      	cmp	r3, #5
 8001384:	d00c      	beq.n	80013a0 <HAL_GPIO_EXTI_Callback+0xc0>
 8001386:	2b05      	cmp	r3, #5
 8001388:	dc0d      	bgt.n	80013a6 <HAL_GPIO_EXTI_Callback+0xc6>
 800138a:	2b03      	cmp	r3, #3
 800138c:	d002      	beq.n	8001394 <HAL_GPIO_EXTI_Callback+0xb4>
 800138e:	2b04      	cmp	r3, #4
 8001390:	d003      	beq.n	800139a <HAL_GPIO_EXTI_Callback+0xba>
 8001392:	e008      	b.n	80013a6 <HAL_GPIO_EXTI_Callback+0xc6>
	  case Idle_State:
		  Set_event(WRSide_Train_Detect_Event);
 8001394:	2003      	movs	r0, #3
 8001396:	f7ff fb4f 	bl	8000a38 <Set_event>
	  case WRSide_Train_Presence_State:
		  WR_Interrupt_Service();
 800139a:	f7fe ff71 	bl	8000280 <WR_Interrupt_Service>
		  break;
 800139e:	e002      	b.n	80013a6 <HAL_GPIO_EXTI_Callback+0xc6>
	  case WLSide_Train_Presence_State:
		  WR_Interrupt_Service();
 80013a0:	f7fe ff6e 	bl	8000280 <WR_Interrupt_Service>
		  break;
 80013a4:	bf00      	nop
	  }

	  if (WR_Counts==WL_Counts)//(Counts of WL_Counts==WR_Counts)
 80013a6:	4b21      	ldr	r3, [pc, #132]	; (800142c <HAL_GPIO_EXTI_Callback+0x14c>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	4b21      	ldr	r3, [pc, #132]	; (8001430 <HAL_GPIO_EXTI_Callback+0x150>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d134      	bne.n	800141c <HAL_GPIO_EXTI_Callback+0x13c>
	  {
		  Set_event(Train_Exit_Event);
 80013b2:	2005      	movs	r0, #5
 80013b4:	f7ff fb40 	bl	8000a38 <Set_event>
	  }
	  break;
 80013b8:	e030      	b.n	800141c <HAL_GPIO_EXTI_Callback+0x13c>

  case WL_IP_Pin:

	  switch(Get_state()){
 80013ba:	f000 fe4b 	bl	8002054 <Get_state>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b05      	cmp	r3, #5
 80013c2:	d00c      	beq.n	80013de <HAL_GPIO_EXTI_Callback+0xfe>
 80013c4:	2b05      	cmp	r3, #5
 80013c6:	dc0d      	bgt.n	80013e4 <HAL_GPIO_EXTI_Callback+0x104>
 80013c8:	2b03      	cmp	r3, #3
 80013ca:	d002      	beq.n	80013d2 <HAL_GPIO_EXTI_Callback+0xf2>
 80013cc:	2b04      	cmp	r3, #4
 80013ce:	d003      	beq.n	80013d8 <HAL_GPIO_EXTI_Callback+0xf8>
 80013d0:	e008      	b.n	80013e4 <HAL_GPIO_EXTI_Callback+0x104>
	  case Idle_State:
		  Set_event(WLSide_Train_Detect_Event);
 80013d2:	2004      	movs	r0, #4
 80013d4:	f7ff fb30 	bl	8000a38 <Set_event>
	  case WRSide_Train_Presence_State:
		  WL_Interrupt_Service();
 80013d8:	f7ff f86e 	bl	80004b8 <WL_Interrupt_Service>
		  break;
 80013dc:	e002      	b.n	80013e4 <HAL_GPIO_EXTI_Callback+0x104>
	  case WLSide_Train_Presence_State:
		  WL_Interrupt_Service();
 80013de:	f7ff f86b 	bl	80004b8 <WL_Interrupt_Service>
		  break;
 80013e2:	bf00      	nop
	  }

	  if (WR_Counts==WL_Counts)
 80013e4:	4b11      	ldr	r3, [pc, #68]	; (800142c <HAL_GPIO_EXTI_Callback+0x14c>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	4b11      	ldr	r3, [pc, #68]	; (8001430 <HAL_GPIO_EXTI_Callback+0x150>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d117      	bne.n	8001420 <HAL_GPIO_EXTI_Callback+0x140>
	  {
		  Set_event(Train_Exit_Event);
 80013f0:	2005      	movs	r0, #5
 80013f2:	f7ff fb21 	bl	8000a38 <Set_event>
	  }

	  break;
 80013f6:	e013      	b.n	8001420 <HAL_GPIO_EXTI_Callback+0x140>


  case F_IP_Pin:


	  switch(Get_state())
 80013f8:	f000 fe2c 	bl	8002054 <Get_state>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b04      	cmp	r3, #4
 8001400:	d002      	beq.n	8001408 <HAL_GPIO_EXTI_Callback+0x128>
 8001402:	2b05      	cmp	r3, #5
 8001404:	d003      	beq.n	800140e <HAL_GPIO_EXTI_Callback+0x12e>
		  break;
	  case WLSide_Train_Presence_State:
		  FCT_Interrupt_Service();
		  break;
	  }
	  break;
 8001406:	e00c      	b.n	8001422 <HAL_GPIO_EXTI_Callback+0x142>
		  FCT_Interrupt_Service();
 8001408:	f7fe ffae 	bl	8000368 <FCT_Interrupt_Service>
		  break;
 800140c:	e002      	b.n	8001414 <HAL_GPIO_EXTI_Callback+0x134>
		  FCT_Interrupt_Service();
 800140e:	f7fe ffab 	bl	8000368 <FCT_Interrupt_Service>
		  break;
 8001412:	bf00      	nop
	  break;
 8001414:	e005      	b.n	8001422 <HAL_GPIO_EXTI_Callback+0x142>

  case LAN_INT_Pin:

	  Lan_Interrupt_Service();
 8001416:	f7fe fefd 	bl	8000214 <Lan_Interrupt_Service>
	  break;
 800141a:	e002      	b.n	8001422 <HAL_GPIO_EXTI_Callback+0x142>
	  break;
 800141c:	bf00      	nop
 800141e:	e000      	b.n	8001422 <HAL_GPIO_EXTI_Callback+0x142>
	  break;
 8001420:	bf00      	nop
  }
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	200008c4 	.word	0x200008c4
 8001430:	200008cc 	.word	0x200008cc

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <RingInit>:
uint32_t RingGetDataCnt (RingBuffer_t* buffer){
	return buffer -> size - RingGetSpace(buffer);
}

/* DONE: Add null pointer exceptions. */
RingStatus_t RingInit (RingBuffer_t* buffer, void* arrayBuffer, size_t bufferSize, size_t elementSize){
 8001442:	b580      	push	{r7, lr}
 8001444:	b084      	sub	sp, #16
 8001446:	af00      	add	r7, sp, #0
 8001448:	60f8      	str	r0, [r7, #12]
 800144a:	60b9      	str	r1, [r7, #8]
 800144c:	607a      	str	r2, [r7, #4]
 800144e:	603b      	str	r3, [r7, #0]
	if(NULL == buffer) return NO_PTR;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d102      	bne.n	800145c <RingInit+0x1a>
 8001456:	f06f 0302 	mvn.w	r3, #2
 800145a:	e03b      	b.n	80014d4 <RingInit+0x92>
	if(NULL == arrayBuffer) return NO_PTR;
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d102      	bne.n	8001468 <RingInit+0x26>
 8001462:	f06f 0302 	mvn.w	r3, #2
 8001466:	e035      	b.n	80014d4 <RingInit+0x92>

	memset(buffer, 0, sizeof(RingBuffer_t));
 8001468:	2220      	movs	r2, #32
 800146a:	2100      	movs	r1, #0
 800146c:	68f8      	ldr	r0, [r7, #12]
 800146e:	f006 fa6b 	bl	8007948 <memset>

	if(arrayBuffer == NULL) return NO_PTR;
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <RingInit+0x3c>
 8001478:	f06f 0302 	mvn.w	r3, #2
 800147c:	e02a      	b.n	80014d4 <RingInit+0x92>
	if(bufferSize <= 0) return NO_DATA;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d102      	bne.n	800148a <RingInit+0x48>
 8001484:	f06f 0301 	mvn.w	r3, #1
 8001488:	e024      	b.n	80014d4 <RingInit+0x92>

	buffer -> buffer = arrayBuffer;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	68ba      	ldr	r2, [r7, #8]
 800148e:	61da      	str	r2, [r3, #28]
	buffer -> size = bufferSize;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	601a      	str	r2, [r3, #0]
	buffer -> place = buffer -> size - 1;
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	1e5a      	subs	r2, r3, #1
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	619a      	str	r2, [r3, #24]
	buffer -> writePtr = 0;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
	buffer -> readPtr = 0;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]
	buffer -> elementSize = elementSize;
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	605a      	str	r2, [r3, #4]
	buffer -> sizeB = buffer -> elementSize * buffer -> size;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	6812      	ldr	r2, [r2, #0]
 80014ba:	fb03 f202 	mul.w	r2, r3, r2
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	609a      	str	r2, [r3, #8]

	memset(buffer -> buffer, 0, buffer -> sizeB);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	69d8      	ldr	r0, [r3, #28]
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	461a      	mov	r2, r3
 80014cc:	2100      	movs	r1, #0
 80014ce:	f006 fa3b 	bl	8007948 <memset>
	return OK;
 80014d2:	2301      	movs	r3, #1
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <RingWriteElement>:
		return NO_PTR;
	}
	return RingInit(buffer, ptr, bufferSize, elementSize);
}

RingStatus_t RingWriteElement (RingBuffer_t* buffer, void* data){
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
	RingStatus_t retval = OK;
 80014e6:	2301      	movs	r3, #1
 80014e8:	77fb      	strb	r3, [r7, #31]

	if(buffer == NULL) return NO_PTR;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d102      	bne.n	80014f6 <RingWriteElement+0x1a>
 80014f0:	f06f 0302 	mvn.w	r3, #2
 80014f4:	e03e      	b.n	8001574 <RingWriteElement+0x98>
	if(data == NULL) return NO_PTR;
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d102      	bne.n	8001502 <RingWriteElement+0x26>
 80014fc:	f06f 0302 	mvn.w	r3, #2
 8001500:	e038      	b.n	8001574 <RingWriteElement+0x98>
	if(buffer -> buffer == NULL) return NO_PTR;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d102      	bne.n	8001510 <RingWriteElement+0x34>
 800150a:	f06f 0302 	mvn.w	r3, #2
 800150e:	e031      	b.n	8001574 <RingWriteElement+0x98>

	uint32_t tempHead = buffer -> writePtr;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	61bb      	str	r3, [r7, #24]
	uint32_t tempTail = buffer -> readPtr;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	617b      	str	r3, [r7, #20]
	size_t elSize = buffer -> elementSize;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	613b      	str	r3, [r7, #16]
	size_t bufferSize = buffer -> sizeB;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	60fb      	str	r3, [r7, #12]

	void* wrPtr;
	wrPtr = buffer -> buffer + tempHead;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69da      	ldr	r2, [r3, #28]
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	4413      	add	r3, r2
 8001530:	60bb      	str	r3, [r7, #8]

	tempHead = MODULO_BUF(tempHead + elSize, bufferSize);
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	4413      	add	r3, r2
 8001538:	68fa      	ldr	r2, [r7, #12]
 800153a:	fbb3 f2f2 	udiv	r2, r3, r2
 800153e:	68f9      	ldr	r1, [r7, #12]
 8001540:	fb01 f202 	mul.w	r2, r1, r2
 8001544:	1a9b      	subs	r3, r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
	if(tempHead != tempTail){
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	429a      	cmp	r2, r3
 800154e:	d00d      	beq.n	800156c <RingWriteElement+0x90>
		memcpy(wrPtr, data, elSize);
 8001550:	693a      	ldr	r2, [r7, #16]
 8001552:	6839      	ldr	r1, [r7, #0]
 8001554:	68b8      	ldr	r0, [r7, #8]
 8001556:	f006 f9e9 	bl	800792c <memcpy>
		buffer -> writePtr = tempHead;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	611a      	str	r2, [r3, #16]
		buffer -> place --;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	1e5a      	subs	r2, r3, #1
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	619a      	str	r2, [r3, #24]
 800156a:	e001      	b.n	8001570 <RingWriteElement+0x94>
	}else{
		retval = NO_PLACE;
 800156c:	23ff      	movs	r3, #255	; 0xff
 800156e:	77fb      	strb	r3, [r7, #31]
	}
	return retval;
 8001570:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3720      	adds	r7, #32
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <RingReadElement>:
	}

	return retval;
}

RingStatus_t RingReadElement (RingBuffer_t* buffer, void* data){
 800157c:	b580      	push	{r7, lr}
 800157e:	b08a      	sub	sp, #40	; 0x28
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
	RingStatus_t retval = OK;
 8001586:	2301      	movs	r3, #1
 8001588:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t tempHead = buffer -> writePtr;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	623b      	str	r3, [r7, #32]
	uint32_t tempTail = buffer -> readPtr;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	61fb      	str	r3, [r7, #28]
	uint32_t tempPlace = buffer -> place;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	61bb      	str	r3, [r7, #24]
	size_t bufferSize = buffer -> sizeB;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	617b      	str	r3, [r7, #20]
	size_t elSize = buffer -> elementSize;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	613b      	str	r3, [r7, #16]
	void* wrPtr;
	wrPtr = buffer -> buffer + tempTail;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	69da      	ldr	r2, [r3, #28]
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	4413      	add	r3, r2
 80015b2:	60fb      	str	r3, [r7, #12]

	if(tempHead != tempTail){
 80015b4:	6a3a      	ldr	r2, [r7, #32]
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d019      	beq.n	80015f0 <RingReadElement+0x74>
		memcpy(data, wrPtr, elSize);
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	68f9      	ldr	r1, [r7, #12]
 80015c0:	6838      	ldr	r0, [r7, #0]
 80015c2:	f006 f9b3 	bl	800792c <memcpy>
		tempTail = MODULO_BUF(tempTail + elSize, bufferSize);
 80015c6:	69fa      	ldr	r2, [r7, #28]
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	4413      	add	r3, r2
 80015cc:	697a      	ldr	r2, [r7, #20]
 80015ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80015d2:	6979      	ldr	r1, [r7, #20]
 80015d4:	fb01 f202 	mul.w	r2, r1, r2
 80015d8:	1a9b      	subs	r3, r3, r2
 80015da:	61fb      	str	r3, [r7, #28]
		tempPlace++;
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	3301      	adds	r3, #1
 80015e0:	61bb      	str	r3, [r7, #24]
		buffer -> readPtr = tempTail;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	69fa      	ldr	r2, [r7, #28]
 80015e6:	615a      	str	r2, [r3, #20]
		buffer -> place = tempPlace;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	69ba      	ldr	r2, [r7, #24]
 80015ec:	619a      	str	r2, [r3, #24]
 80015ee:	e002      	b.n	80015f6 <RingReadElement+0x7a>
	}else{
		retval = NO_DATA;
 80015f0:	23fe      	movs	r3, #254	; 0xfe
 80015f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return retval;
 80015f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3728      	adds	r7, #40	; 0x28
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	4604      	mov	r4, r0
 800160c:	4608      	mov	r0, r1
 800160e:	4611      	mov	r1, r2
 8001610:	461a      	mov	r2, r3
 8001612:	4623      	mov	r3, r4
 8001614:	71fb      	strb	r3, [r7, #7]
 8001616:	4603      	mov	r3, r0
 8001618:	71bb      	strb	r3, [r7, #6]
 800161a:	460b      	mov	r3, r1
 800161c:	80bb      	strh	r3, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	2b08      	cmp	r3, #8
 8001626:	d902      	bls.n	800162e <socket+0x2a>
 8001628:	f04f 33ff 	mov.w	r3, #4294967295
 800162c:	e0f2      	b.n	8001814 <socket+0x210>
	switch(protocol)
 800162e:	79bb      	ldrb	r3, [r7, #6]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d005      	beq.n	8001640 <socket+0x3c>
 8001634:	2b00      	cmp	r3, #0
 8001636:	dd11      	ble.n	800165c <socket+0x58>
 8001638:	3b02      	subs	r3, #2
 800163a:	2b02      	cmp	r3, #2
 800163c:	d80e      	bhi.n	800165c <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800163e:	e011      	b.n	8001664 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8001640:	f107 030c 	add.w	r3, r7, #12
 8001644:	2204      	movs	r2, #4
 8001646:	4619      	mov	r1, r3
 8001648:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800164c:	f001 f8ac 	bl	80027a8 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d105      	bne.n	8001662 <socket+0x5e>
 8001656:	f06f 0302 	mvn.w	r3, #2
 800165a:	e0db      	b.n	8001814 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800165c:	f06f 0304 	mvn.w	r3, #4
 8001660:	e0d8      	b.n	8001814 <socket+0x210>
	    break;
 8001662:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	f003 0304 	and.w	r3, r3, #4
 800166a:	2b00      	cmp	r3, #0
 800166c:	d002      	beq.n	8001674 <socket+0x70>
 800166e:	f06f 0305 	mvn.w	r3, #5
 8001672:	e0cf      	b.n	8001814 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8001674:	78fb      	ldrb	r3, [r7, #3]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d025      	beq.n	80016c6 <socket+0xc2>
	{
   	switch(protocol)
 800167a:	79bb      	ldrb	r3, [r7, #6]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d002      	beq.n	8001686 <socket+0x82>
 8001680:	2b02      	cmp	r3, #2
 8001682:	d008      	beq.n	8001696 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8001684:	e024      	b.n	80016d0 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8001686:	78fb      	ldrb	r3, [r7, #3]
 8001688:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800168c:	2b00      	cmp	r3, #0
 800168e:	d11c      	bne.n	80016ca <socket+0xc6>
 8001690:	f06f 0305 	mvn.w	r3, #5
 8001694:	e0be      	b.n	8001814 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 8001696:	78fb      	ldrb	r3, [r7, #3]
 8001698:	f003 0320 	and.w	r3, r3, #32
 800169c:	2b00      	cmp	r3, #0
 800169e:	d006      	beq.n	80016ae <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80016a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	db02      	blt.n	80016ae <socket+0xaa>
 80016a8:	f06f 0305 	mvn.w	r3, #5
 80016ac:	e0b2      	b.n	8001814 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 80016ae:	78fb      	ldrb	r3, [r7, #3]
 80016b0:	f003 0310 	and.w	r3, r3, #16
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d00a      	beq.n	80016ce <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80016b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	db06      	blt.n	80016ce <socket+0xca>
 80016c0:	f06f 0305 	mvn.w	r3, #5
 80016c4:	e0a6      	b.n	8001814 <socket+0x210>
   	}
   }
 80016c6:	bf00      	nop
 80016c8:	e002      	b.n	80016d0 <socket+0xcc>
   	      break;
 80016ca:	bf00      	nop
 80016cc:	e000      	b.n	80016d0 <socket+0xcc>
   	      break;
 80016ce:	bf00      	nop
	close(sn);
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f000 f8ac 	bl	8001830 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	3301      	adds	r3, #1
 80016de:	00db      	lsls	r3, r3, #3
 80016e0:	4618      	mov	r0, r3
 80016e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016e6:	f023 030f 	bic.w	r3, r3, #15
 80016ea:	b25a      	sxtb	r2, r3
 80016ec:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	4619      	mov	r1, r3
 80016f8:	f001 f808 	bl	800270c <WIZCHIP_WRITE>
    #endif
	if(!port)
 80016fc:	88bb      	ldrh	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d110      	bne.n	8001724 <socket+0x120>
	{
	   port = sock_any_port++;
 8001702:	4b46      	ldr	r3, [pc, #280]	; (800181c <socket+0x218>)
 8001704:	881b      	ldrh	r3, [r3, #0]
 8001706:	1c5a      	adds	r2, r3, #1
 8001708:	b291      	uxth	r1, r2
 800170a:	4a44      	ldr	r2, [pc, #272]	; (800181c <socket+0x218>)
 800170c:	8011      	strh	r1, [r2, #0]
 800170e:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001710:	4b42      	ldr	r3, [pc, #264]	; (800181c <socket+0x218>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8001718:	4293      	cmp	r3, r2
 800171a:	d103      	bne.n	8001724 <socket+0x120>
 800171c:	4b3f      	ldr	r3, [pc, #252]	; (800181c <socket+0x218>)
 800171e:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001722:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	3301      	adds	r3, #1
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001730:	461a      	mov	r2, r3
 8001732:	88bb      	ldrh	r3, [r7, #4]
 8001734:	0a1b      	lsrs	r3, r3, #8
 8001736:	b29b      	uxth	r3, r3
 8001738:	b2db      	uxtb	r3, r3
 800173a:	4619      	mov	r1, r3
 800173c:	4610      	mov	r0, r2
 800173e:	f000 ffe5 	bl	800270c <WIZCHIP_WRITE>
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	3301      	adds	r3, #1
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800174e:	461a      	mov	r2, r3
 8001750:	88bb      	ldrh	r3, [r7, #4]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	4619      	mov	r1, r3
 8001756:	4610      	mov	r0, r2
 8001758:	f000 ffd8 	bl	800270c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	3301      	adds	r3, #1
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001768:	2101      	movs	r1, #1
 800176a:	4618      	mov	r0, r3
 800176c:	f000 ffce 	bl	800270c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001770:	bf00      	nop
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	3301      	adds	r3, #1
 8001778:	00db      	lsls	r3, r3, #3
 800177a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800177e:	4618      	mov	r0, r3
 8001780:	f000 ff78 	bl	8002674 <WIZCHIP_READ>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f3      	bne.n	8001772 <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 800178a:	79fb      	ldrb	r3, [r7, #7]
 800178c:	2201      	movs	r2, #1
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	b21b      	sxth	r3, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	b21a      	sxth	r2, r3
 8001798:	4b21      	ldr	r3, [pc, #132]	; (8001820 <socket+0x21c>)
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	b21b      	sxth	r3, r3
 800179e:	4013      	ands	r3, r2
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4b1e      	ldr	r3, [pc, #120]	; (8001820 <socket+0x21c>)
 80017a6:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 80017a8:	78fb      	ldrb	r3, [r7, #3]
 80017aa:	f003 0201 	and.w	r2, r3, #1
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	b21a      	sxth	r2, r3
 80017b6:	4b1a      	ldr	r3, [pc, #104]	; (8001820 <socket+0x21c>)
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	b21b      	sxth	r3, r3
 80017bc:	4313      	orrs	r3, r2
 80017be:	b21b      	sxth	r3, r3
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	4b17      	ldr	r3, [pc, #92]	; (8001820 <socket+0x21c>)
 80017c4:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	2201      	movs	r2, #1
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	b21b      	sxth	r3, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	b21a      	sxth	r2, r3
 80017d4:	4b13      	ldr	r3, [pc, #76]	; (8001824 <socket+0x220>)
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	b21b      	sxth	r3, r3
 80017da:	4013      	ands	r3, r2
 80017dc:	b21b      	sxth	r3, r3
 80017de:	b29a      	uxth	r2, r3
 80017e0:	4b10      	ldr	r3, [pc, #64]	; (8001824 <socket+0x220>)
 80017e2:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	4a10      	ldr	r2, [pc, #64]	; (8001828 <socket+0x224>)
 80017e8:	2100      	movs	r1, #0
 80017ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	4a0e      	ldr	r2, [pc, #56]	; (800182c <socket+0x228>)
 80017f2:	2100      	movs	r1, #0
 80017f4:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 80017f6:	bf00      	nop
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	3301      	adds	r3, #1
 80017fe:	00db      	lsls	r3, r3, #3
 8001800:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001804:	4618      	mov	r0, r3
 8001806:	f000 ff35 	bl	8002674 <WIZCHIP_READ>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0f3      	beq.n	80017f8 <socket+0x1f4>
   return (int8_t)sn;
 8001810:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8001814:	4618      	mov	r0, r3
 8001816:	3714      	adds	r7, #20
 8001818:	46bd      	mov	sp, r7
 800181a:	bd90      	pop	{r4, r7, pc}
 800181c:	20000804 	.word	0x20000804
 8001820:	20001454 	.word	0x20001454
 8001824:	20001456 	.word	0x20001456
 8001828:	20001458 	.word	0x20001458
 800182c:	20001468 	.word	0x20001468

08001830 <close>:

int8_t close(uint8_t sn)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	2b08      	cmp	r3, #8
 800183e:	d902      	bls.n	8001846 <close+0x16>
 8001840:	f04f 33ff 	mov.w	r3, #4294967295
 8001844:	e055      	b.n	80018f2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	3301      	adds	r3, #1
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001852:	2110      	movs	r1, #16
 8001854:	4618      	mov	r0, r3
 8001856:	f000 ff59 	bl	800270c <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800185a:	bf00      	nop
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	3301      	adds	r3, #1
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001868:	4618      	mov	r0, r3
 800186a:	f000 ff03 	bl	8002674 <WIZCHIP_READ>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1f3      	bne.n	800185c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	3301      	adds	r3, #1
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001880:	211f      	movs	r1, #31
 8001882:	4618      	mov	r0, r3
 8001884:	f000 ff42 	bl	800270c <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	2201      	movs	r2, #1
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	b21b      	sxth	r3, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	b21a      	sxth	r2, r3
 8001896:	4b19      	ldr	r3, [pc, #100]	; (80018fc <close+0xcc>)
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	b21b      	sxth	r3, r3
 800189c:	4013      	ands	r3, r2
 800189e:	b21b      	sxth	r3, r3
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	4b16      	ldr	r3, [pc, #88]	; (80018fc <close+0xcc>)
 80018a4:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2201      	movs	r2, #1
 80018aa:	fa02 f303 	lsl.w	r3, r2, r3
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	43db      	mvns	r3, r3
 80018b2:	b21a      	sxth	r2, r3
 80018b4:	4b12      	ldr	r3, [pc, #72]	; (8001900 <close+0xd0>)
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	b21b      	sxth	r3, r3
 80018ba:	4013      	ands	r3, r2
 80018bc:	b21b      	sxth	r3, r3
 80018be:	b29a      	uxth	r2, r3
 80018c0:	4b0f      	ldr	r3, [pc, #60]	; (8001900 <close+0xd0>)
 80018c2:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80018c4:	79fb      	ldrb	r3, [r7, #7]
 80018c6:	4a0f      	ldr	r2, [pc, #60]	; (8001904 <close+0xd4>)
 80018c8:	2100      	movs	r1, #0
 80018ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	4a0d      	ldr	r2, [pc, #52]	; (8001908 <close+0xd8>)
 80018d2:	2100      	movs	r1, #0
 80018d4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80018d6:	bf00      	nop
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	3301      	adds	r3, #1
 80018de:	00db      	lsls	r3, r3, #3
 80018e0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 fec5 	bl	8002674 <WIZCHIP_READ>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1f3      	bne.n	80018d8 <close+0xa8>
	return SOCK_OK;
 80018f0:	2301      	movs	r3, #1
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20001454 	.word	0x20001454
 8001900:	20001456 	.word	0x20001456
 8001904:	20001458 	.word	0x20001458
 8001908:	20001468 	.word	0x20001468

0800190c <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	6039      	str	r1, [r7, #0]
 8001916:	71fb      	strb	r3, [r7, #7]
 8001918:	4613      	mov	r3, r2
 800191a:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	2b08      	cmp	r3, #8
 8001920:	d902      	bls.n	8001928 <connect+0x1c>
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
 8001926:	e0c6      	b.n	8001ab6 <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	3301      	adds	r3, #1
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	4618      	mov	r0, r3
 8001932:	f000 fe9f 	bl	8002674 <WIZCHIP_READ>
 8001936:	4603      	mov	r3, r0
 8001938:	f003 030f 	and.w	r3, r3, #15
 800193c:	2b01      	cmp	r3, #1
 800193e:	d002      	beq.n	8001946 <connect+0x3a>
 8001940:	f06f 0304 	mvn.w	r3, #4
 8001944:	e0b7      	b.n	8001ab6 <connect+0x1aa>
   CHECK_SOCKINIT();
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	3301      	adds	r3, #1
 800194c:	00db      	lsls	r3, r3, #3
 800194e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001952:	4618      	mov	r0, r3
 8001954:	f000 fe8e 	bl	8002674 <WIZCHIP_READ>
 8001958:	4603      	mov	r3, r0
 800195a:	2b13      	cmp	r3, #19
 800195c:	d002      	beq.n	8001964 <connect+0x58>
 800195e:	f06f 0302 	mvn.w	r3, #2
 8001962:	e0a8      	b.n	8001ab6 <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	021b      	lsls	r3, r3, #8
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	3201      	adds	r2, #1
 8001972:	7812      	ldrb	r2, [r2, #0]
 8001974:	4413      	add	r3, r2
 8001976:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	021b      	lsls	r3, r3, #8
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	3202      	adds	r2, #2
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	4413      	add	r3, r2
 8001984:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	021b      	lsls	r3, r3, #8
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	3203      	adds	r2, #3
 800198e:	7812      	ldrb	r2, [r2, #0]
 8001990:	4413      	add	r3, r2
 8001992:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800199a:	d002      	beq.n	80019a2 <connect+0x96>
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d102      	bne.n	80019a8 <connect+0x9c>
 80019a2:	f06f 030b 	mvn.w	r3, #11
 80019a6:	e086      	b.n	8001ab6 <connect+0x1aa>
   }

	if(port == 0) return SOCKERR_PORTZERO;
 80019a8:	88bb      	ldrh	r3, [r7, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d102      	bne.n	80019b4 <connect+0xa8>
 80019ae:	f06f 030a 	mvn.w	r3, #10
 80019b2:	e080      	b.n	8001ab6 <connect+0x1aa>
	setSn_DIPR(sn,addr);
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	3301      	adds	r3, #1
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80019c0:	2204      	movs	r2, #4
 80019c2:	6839      	ldr	r1, [r7, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f000 ff4f 	bl	8002868 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 80019ca:	79fb      	ldrb	r3, [r7, #7]
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	3301      	adds	r3, #1
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019d6:	461a      	mov	r2, r3
 80019d8:	88bb      	ldrh	r3, [r7, #4]
 80019da:	0a1b      	lsrs	r3, r3, #8
 80019dc:	b29b      	uxth	r3, r3
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	4619      	mov	r1, r3
 80019e2:	4610      	mov	r0, r2
 80019e4:	f000 fe92 	bl	800270c <WIZCHIP_WRITE>
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	3301      	adds	r3, #1
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80019f4:	461a      	mov	r2, r3
 80019f6:	88bb      	ldrh	r3, [r7, #4]
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	4619      	mov	r1, r3
 80019fc:	4610      	mov	r0, r2
 80019fe:	f000 fe85 	bl	800270c <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	3301      	adds	r3, #1
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001a0e:	2104      	movs	r1, #4
 8001a10:	4618      	mov	r0, r3
 8001a12:	f000 fe7b 	bl	800270c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001a16:	bf00      	nop
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001a24:	4618      	mov	r0, r3
 8001a26:	f000 fe25 	bl	8002674 <WIZCHIP_READ>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1f3      	bne.n	8001a18 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001a30:	4b23      	ldr	r3, [pc, #140]	; (8001ac0 <connect+0x1b4>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	461a      	mov	r2, r3
 8001a36:	79fb      	ldrb	r3, [r7, #7]
 8001a38:	fa42 f303 	asr.w	r3, r2, r3
 8001a3c:	f003 0301 	and.w	r3, r3, #1
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d02b      	beq.n	8001a9c <connect+0x190>
 8001a44:	2300      	movs	r3, #0
 8001a46:	e036      	b.n	8001ab6 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
//	    Refresh_Watchdog();
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a54:	4618      	mov	r0, r3
 8001a56:	f000 fe0d 	bl	8002674 <WIZCHIP_READ>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	f003 0308 	and.w	r3, r3, #8
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d00c      	beq.n	8001a7e <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8001a64:	79fb      	ldrb	r3, [r7, #7]
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	3301      	adds	r3, #1
 8001a6a:	00db      	lsls	r3, r3, #3
 8001a6c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001a70:	2108      	movs	r1, #8
 8001a72:	4618      	mov	r0, r3
 8001a74:	f000 fe4a 	bl	800270c <WIZCHIP_WRITE>
			return SOCKERR_TIMEOUT;
 8001a78:	f06f 030c 	mvn.w	r3, #12
 8001a7c:	e01b      	b.n	8001ab6 <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	3301      	adds	r3, #1
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 fdf2 	bl	8002674 <WIZCHIP_READ>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d102      	bne.n	8001a9c <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8001a96:	f06f 0303 	mvn.w	r3, #3
 8001a9a:	e00c      	b.n	8001ab6 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 fde3 	bl	8002674 <WIZCHIP_READ>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b17      	cmp	r3, #23
 8001ab2:	d1c9      	bne.n	8001a48 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8001ab4:	2301      	movs	r3, #1
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20001454 	.word	0x20001454

08001ac4 <send>:
	return SOCK_OK;
}


int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	6039      	str	r1, [r7, #0]
 8001ace:	71fb      	strb	r3, [r7, #7]
 8001ad0:	4613      	mov	r3, r2
 8001ad2:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	2b08      	cmp	r3, #8
 8001ae0:	d902      	bls.n	8001ae8 <send+0x24>
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae6:	e0de      	b.n	8001ca6 <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	3301      	adds	r3, #1
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	4618      	mov	r0, r3
 8001af2:	f000 fdbf 	bl	8002674 <WIZCHIP_READ>
 8001af6:	4603      	mov	r3, r0
 8001af8:	f003 030f 	and.w	r3, r3, #15
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d002      	beq.n	8001b06 <send+0x42>
 8001b00:	f06f 0304 	mvn.w	r3, #4
 8001b04:	e0cf      	b.n	8001ca6 <send+0x1e2>
   CHECK_SOCKDATA();
 8001b06:	88bb      	ldrh	r3, [r7, #4]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d102      	bne.n	8001b12 <send+0x4e>
 8001b0c:	f06f 030d 	mvn.w	r3, #13
 8001b10:	e0c9      	b.n	8001ca6 <send+0x1e2>
   tmp = getSn_SR(sn);
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	3301      	adds	r3, #1
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 fda8 	bl	8002674 <WIZCHIP_READ>
 8001b24:	4603      	mov	r3, r0
 8001b26:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2b17      	cmp	r3, #23
 8001b2c:	d005      	beq.n	8001b3a <send+0x76>
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	2b1c      	cmp	r3, #28
 8001b32:	d002      	beq.n	8001b3a <send+0x76>
 8001b34:	f06f 0306 	mvn.w	r3, #6
 8001b38:	e0b5      	b.n	8001ca6 <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8001b3a:	4b5d      	ldr	r3, [pc, #372]	; (8001cb0 <send+0x1ec>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	fa42 f303 	asr.w	r3, r2, r3
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d039      	beq.n	8001bc2 <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8001b4e:	79fb      	ldrb	r3, [r7, #7]
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	3301      	adds	r3, #1
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f000 fd8a 	bl	8002674 <WIZCHIP_READ>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f003 031f 	and.w	r3, r3, #31
 8001b66:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	f003 0310 	and.w	r3, r3, #16
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d019      	beq.n	8001ba6 <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	3301      	adds	r3, #1
 8001b78:	00db      	lsls	r3, r3, #3
 8001b7a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001b7e:	2110      	movs	r1, #16
 8001b80:	4618      	mov	r0, r3
 8001b82:	f000 fdc3 	bl	800270c <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	b21b      	sxth	r3, r3
 8001b90:	43db      	mvns	r3, r3
 8001b92:	b21a      	sxth	r2, r3
 8001b94:	4b46      	ldr	r3, [pc, #280]	; (8001cb0 <send+0x1ec>)
 8001b96:	881b      	ldrh	r3, [r3, #0]
 8001b98:	b21b      	sxth	r3, r3
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	b21b      	sxth	r3, r3
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	4b43      	ldr	r3, [pc, #268]	; (8001cb0 <send+0x1ec>)
 8001ba2:	801a      	strh	r2, [r3, #0]
 8001ba4:	e00d      	b.n	8001bc2 <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	f003 0308 	and.w	r3, r3, #8
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <send+0xfa>
      {
         close(sn);
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff fe3c 	bl	8001830 <close>
         return SOCKERR_TIMEOUT;
 8001bb8:	f06f 030c 	mvn.w	r3, #12
 8001bbc:	e073      	b.n	8001ca6 <send+0x1e2>
      }
      else return SOCK_BUSY;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	e071      	b.n	8001ca6 <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	00db      	lsls	r3, r3, #3
 8001bca:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 fd50 	bl	8002674 <WIZCHIP_READ>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	029b      	lsls	r3, r3, #10
 8001bda:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001bdc:	88ba      	ldrh	r2, [r7, #4]
 8001bde:	89bb      	ldrh	r3, [r7, #12]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d901      	bls.n	8001be8 <send+0x124>
 8001be4:	89bb      	ldrh	r3, [r7, #12]
 8001be6:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8001be8:	79fb      	ldrb	r3, [r7, #7]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f000 fe9c 	bl	8002928 <getSn_TX_FSR>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001c00:	4618      	mov	r0, r3
 8001c02:	f000 fd37 	bl	8002674 <WIZCHIP_READ>
 8001c06:	4603      	mov	r3, r0
 8001c08:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	2b17      	cmp	r3, #23
 8001c0e:	d009      	beq.n	8001c24 <send+0x160>
 8001c10:	7bfb      	ldrb	r3, [r7, #15]
 8001c12:	2b1c      	cmp	r3, #28
 8001c14:	d006      	beq.n	8001c24 <send+0x160>
      {
         close(sn);
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff fe09 	bl	8001830 <close>
         return SOCKERR_SOCKSTATUS;
 8001c1e:	f06f 0306 	mvn.w	r3, #6
 8001c22:	e040      	b.n	8001ca6 <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001c24:	4b23      	ldr	r3, [pc, #140]	; (8001cb4 <send+0x1f0>)
 8001c26:	881b      	ldrh	r3, [r3, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	fa42 f303 	asr.w	r3, r2, r3
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d005      	beq.n	8001c44 <send+0x180>
 8001c38:	88ba      	ldrh	r2, [r7, #4]
 8001c3a:	89bb      	ldrh	r3, [r7, #12]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d901      	bls.n	8001c44 <send+0x180>
 8001c40:	2300      	movs	r3, #0
 8001c42:	e030      	b.n	8001ca6 <send+0x1e2>
      if(len <= freesize) break;
 8001c44:	88ba      	ldrh	r2, [r7, #4]
 8001c46:	89bb      	ldrh	r3, [r7, #12]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d900      	bls.n	8001c4e <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8001c4c:	e7cc      	b.n	8001be8 <send+0x124>
      if(len <= freesize) break;
 8001c4e:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8001c50:	88ba      	ldrh	r2, [r7, #4]
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	6839      	ldr	r1, [r7, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 fefc 	bl	8002a54 <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8001c5c:	79fb      	ldrb	r3, [r7, #7]
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	3301      	adds	r3, #1
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c68:	2120      	movs	r1, #32
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 fd4e 	bl	800270c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8001c70:	bf00      	nop
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	3301      	adds	r3, #1
 8001c78:	00db      	lsls	r3, r3, #3
 8001c7a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 fcf8 	bl	8002674 <WIZCHIP_READ>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d1f3      	bne.n	8001c72 <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8001c8a:	79fb      	ldrb	r3, [r7, #7]
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	b21a      	sxth	r2, r3
 8001c94:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <send+0x1ec>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	b21b      	sxth	r3, r3
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	b21b      	sxth	r3, r3
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <send+0x1ec>)
 8001ca2:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001ca4:	88bb      	ldrh	r3, [r7, #4]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20001456 	.word	0x20001456
 8001cb4:	20001454 	.word	0x20001454

08001cb8 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001cb8:	b590      	push	{r4, r7, lr}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	6039      	str	r1, [r7, #0]
 8001cc2:	71fb      	strb	r3, [r7, #7]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d902      	bls.n	8001cdc <recv+0x24>
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cda:	e09c      	b.n	8001e16 <recv+0x15e>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	00db      	lsls	r3, r3, #3
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f000 fcc5 	bl	8002674 <WIZCHIP_READ>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f003 030f 	and.w	r3, r3, #15
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d002      	beq.n	8001cfa <recv+0x42>
 8001cf4:	f06f 0304 	mvn.w	r3, #4
 8001cf8:	e08d      	b.n	8001e16 <recv+0x15e>
   CHECK_SOCKDATA();
 8001cfa:	88bb      	ldrh	r3, [r7, #4]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d102      	bne.n	8001d06 <recv+0x4e>
 8001d00:	f06f 030d 	mvn.w	r3, #13
 8001d04:	e087      	b.n	8001e16 <recv+0x15e>
   
   recvsize = getSn_RxMAX(sn);
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8001d12:	4618      	mov	r0, r3
 8001d14:	f000 fcae 	bl	8002674 <WIZCHIP_READ>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	029b      	lsls	r3, r3, #10
 8001d1e:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8001d20:	89ba      	ldrh	r2, [r7, #12]
 8001d22:	88bb      	ldrh	r3, [r7, #4]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d201      	bcs.n	8001d2c <recv+0x74>
 8001d28:	89bb      	ldrh	r3, [r7, #12]
 8001d2a:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f000 fe45 	bl	80029be <getSn_RX_RSR>
 8001d34:	4603      	mov	r3, r0
 8001d36:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	00db      	lsls	r3, r3, #3
 8001d40:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d44:	4618      	mov	r0, r3
 8001d46:	f000 fc95 	bl	8002674 <WIZCHIP_READ>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8001d4e:	7bfb      	ldrb	r3, [r7, #15]
 8001d50:	2b17      	cmp	r3, #23
 8001d52:	d026      	beq.n	8001da2 <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8001d54:	7bfb      	ldrb	r3, [r7, #15]
 8001d56:	2b1c      	cmp	r3, #28
 8001d58:	d11c      	bne.n	8001d94 <recv+0xdc>
            {
               if(recvsize != 0) break;
 8001d5a:	89bb      	ldrh	r3, [r7, #12]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d133      	bne.n	8001dc8 <recv+0x110>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 fde0 	bl	8002928 <getSn_TX_FSR>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	461c      	mov	r4, r3
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	3301      	adds	r3, #1
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f000 fc7b 	bl	8002674 <WIZCHIP_READ>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	029b      	lsls	r3, r3, #10
 8001d82:	429c      	cmp	r4, r3
 8001d84:	d10d      	bne.n	8001da2 <recv+0xea>
               {
                  close(sn);
 8001d86:	79fb      	ldrb	r3, [r7, #7]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff fd51 	bl	8001830 <close>
                  return SOCKERR_SOCKSTATUS;
 8001d8e:	f06f 0306 	mvn.w	r3, #6
 8001d92:	e040      	b.n	8001e16 <recv+0x15e>
               }
            }
            else
            {
               close(sn);
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff fd4a 	bl	8001830 <close>
               return SOCKERR_SOCKSTATUS;
 8001d9c:	f06f 0306 	mvn.w	r3, #6
 8001da0:	e039      	b.n	8001e16 <recv+0x15e>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 8001da2:	4b1f      	ldr	r3, [pc, #124]	; (8001e20 <recv+0x168>)
 8001da4:	881b      	ldrh	r3, [r3, #0]
 8001da6:	461a      	mov	r2, r3
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	fa42 f303 	asr.w	r3, r2, r3
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d004      	beq.n	8001dc0 <recv+0x108>
 8001db6:	89bb      	ldrh	r3, [r7, #12]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <recv+0x108>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	e02a      	b.n	8001e16 <recv+0x15e>
         if(recvsize != 0) break;
 8001dc0:	89bb      	ldrh	r3, [r7, #12]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d102      	bne.n	8001dcc <recv+0x114>
         recvsize = getSn_RX_RSR(sn);
 8001dc6:	e7b1      	b.n	8001d2c <recv+0x74>
               if(recvsize != 0) break;
 8001dc8:	bf00      	nop
 8001dca:	e000      	b.n	8001dce <recv+0x116>
         if(recvsize != 0) break;
 8001dcc:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 8001dce:	89ba      	ldrh	r2, [r7, #12]
 8001dd0:	88bb      	ldrh	r3, [r7, #4]
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d201      	bcs.n	8001dda <recv+0x122>
 8001dd6:	89bb      	ldrh	r3, [r7, #12]
 8001dd8:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8001dda:	88ba      	ldrh	r2, [r7, #4]
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	6839      	ldr	r1, [r7, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f000 fe93 	bl	8002b0c <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);    //Sn_CR_RECV - Update RX buffer pointer and receive data
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	3301      	adds	r3, #1
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001df2:	2140      	movs	r1, #64	; 0x40
 8001df4:	4618      	mov	r0, r3
 8001df6:	f000 fc89 	bl	800270c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001dfa:	bf00      	nop
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	3301      	adds	r3, #1
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f000 fc33 	bl	8002674 <WIZCHIP_READ>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1f3      	bne.n	8001dfc <recv+0x144>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8001e14:	88bb      	ldrh	r3, [r7, #4]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd90      	pop	{r4, r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	20001454 	.word	0x20001454

08001e24 <getsockopt>:
   }   
   return SOCK_OK;
}

int8_t  getsockopt(uint8_t sn, sockopt_type sotype, void* arg)
{
 8001e24:	b590      	push	{r4, r7, lr}
 8001e26:	b083      	sub	sp, #12
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	603a      	str	r2, [r7, #0]
 8001e2e:	71fb      	strb	r3, [r7, #7]
 8001e30:	460b      	mov	r3, r1
 8001e32:	71bb      	strb	r3, [r7, #6]
   CHECK_SOCKNUM();
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	2b08      	cmp	r3, #8
 8001e38:	d902      	bls.n	8001e40 <getsockopt+0x1c>
 8001e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3e:	e101      	b.n	8002044 <getsockopt+0x220>
   switch(sotype)
 8001e40:	79bb      	ldrb	r3, [r7, #6]
 8001e42:	2b0c      	cmp	r3, #12
 8001e44:	f200 80fa 	bhi.w	800203c <getsockopt+0x218>
 8001e48:	a201      	add	r2, pc, #4	; (adr r2, 8001e50 <getsockopt+0x2c>)
 8001e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e4e:	bf00      	nop
 8001e50:	08001e85 	.word	0x08001e85
 8001e54:	08001ea1 	.word	0x08001ea1
 8001e58:	08001ebd 	.word	0x08001ebd
 8001e5c:	08001ed9 	.word	0x08001ed9
 8001e60:	08001f13 	.word	0x08001f13
 8001e64:	08001f2b 	.word	0x08001f2b
 8001e68:	0800203d 	.word	0x0800203d
 8001e6c:	08001f65 	.word	0x08001f65
 8001e70:	08001f9f 	.word	0x08001f9f
 8001e74:	08001fb1 	.word	0x08001fb1
 8001e78:	08001fc3 	.word	0x08001fc3
 8001e7c:	08001fdf 	.word	0x08001fdf
 8001e80:	08002017 	.word	0x08002017
   {
      case SO_FLAG:
         *(uint8_t*)arg = getSn_MR(sn) & 0xF0;
 8001e84:	79fb      	ldrb	r3, [r7, #7]
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	3301      	adds	r3, #1
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f000 fbf1 	bl	8002674 <WIZCHIP_READ>
 8001e92:	4603      	mov	r3, r0
 8001e94:	f023 030f 	bic.w	r3, r3, #15
 8001e98:	b2da      	uxtb	r2, r3
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	701a      	strb	r2, [r3, #0]
         break;
 8001e9e:	e0d0      	b.n	8002042 <getsockopt+0x21e>
      case SO_TTL:
         *(uint8_t*) arg = getSn_TTL(sn);
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	f503 53b0 	add.w	r3, r3, #5632	; 0x1600
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 fbe1 	bl	8002674 <WIZCHIP_READ>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	701a      	strb	r2, [r3, #0]
         break;
 8001eba:	e0c2      	b.n	8002042 <getsockopt+0x21e>
      case SO_TOS:
         *(uint8_t*) arg = getSn_TOS(sn);
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 fbd3 	bl	8002674 <WIZCHIP_READ>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	701a      	strb	r2, [r3, #0]
         break;
 8001ed6:	e0b4      	b.n	8002042 <getsockopt+0x21e>
      case SO_MSS:   
         *(uint16_t*) arg = getSn_MSSR(sn);
 8001ed8:	79fb      	ldrb	r3, [r7, #7]
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	3301      	adds	r3, #1
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f000 fbc5 	bl	8002674 <WIZCHIP_READ>
 8001eea:	4603      	mov	r3, r0
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	021b      	lsls	r3, r3, #8
 8001ef0:	b29c      	uxth	r4, r3
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 fbb8 	bl	8002674 <WIZCHIP_READ>
 8001f04:	4603      	mov	r3, r0
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	4423      	add	r3, r4
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	801a      	strh	r2, [r3, #0]
         break;
 8001f10:	e097      	b.n	8002042 <getsockopt+0x21e>
      case SO_DESTIP:
         getSn_DIPR(sn, (uint8_t*)arg);
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	3301      	adds	r3, #1
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001f1e:	2204      	movs	r2, #4
 8001f20:	6839      	ldr	r1, [r7, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 fc40 	bl	80027a8 <WIZCHIP_READ_BUF>
         break;
 8001f28:	e08b      	b.n	8002042 <getsockopt+0x21e>
      case SO_DESTPORT:  
         *(uint16_t*) arg = getSn_DPORT(sn);
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	3301      	adds	r3, #1
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f36:	4618      	mov	r0, r3
 8001f38:	f000 fb9c 	bl	8002674 <WIZCHIP_READ>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	b29c      	uxth	r4, r3
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	3301      	adds	r3, #1
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001f50:	4618      	mov	r0, r3
 8001f52:	f000 fb8f 	bl	8002674 <WIZCHIP_READ>
 8001f56:	4603      	mov	r3, r0
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	4423      	add	r3, r4
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	801a      	strh	r2, [r3, #0]
         break;
 8001f62:	e06e      	b.n	8002042 <getsockopt+0x21e>
   #if _WIZCHIP_ > 5200   
      case SO_KEEPALIVEAUTO:
         CHECK_SOCKMODE(Sn_MR_TCP);
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	3301      	adds	r3, #1
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f000 fb81 	bl	8002674 <WIZCHIP_READ>
 8001f72:	4603      	mov	r3, r0
 8001f74:	f003 030f 	and.w	r3, r3, #15
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d002      	beq.n	8001f82 <getsockopt+0x15e>
 8001f7c:	f06f 0304 	mvn.w	r3, #4
 8001f80:	e060      	b.n	8002044 <getsockopt+0x220>
         *(uint16_t*) arg = getSn_KPALVTR(sn);
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	3301      	adds	r3, #1
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 fb70 	bl	8002674 <WIZCHIP_READ>
 8001f94:	4603      	mov	r3, r0
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	801a      	strh	r2, [r3, #0]
         break;
 8001f9c:	e051      	b.n	8002042 <getsockopt+0x21e>
   #endif      
      case SO_SENDBUF:
         *(uint16_t*) arg = getSn_TX_FSR(sn);
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f000 fcc1 	bl	8002928 <getSn_TX_FSR>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	461a      	mov	r2, r3
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	801a      	strh	r2, [r3, #0]
         break;
 8001fae:	e048      	b.n	8002042 <getsockopt+0x21e>
      case SO_RECVBUF:
         *(uint16_t*) arg = getSn_RX_RSR(sn);
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f000 fd03 	bl	80029be <getSn_RX_RSR>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	461a      	mov	r2, r3
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	801a      	strh	r2, [r3, #0]
         break;
 8001fc0:	e03f      	b.n	8002042 <getsockopt+0x21e>
      case SO_STATUS:
         *(uint8_t*) arg = getSn_SR(sn);
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 fb50 	bl	8002674 <WIZCHIP_READ>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	701a      	strb	r2, [r3, #0]
         break;
 8001fdc:	e031      	b.n	8002042 <getsockopt+0x21e>
      case SO_REMAINSIZE:
         if(getSn_MR(sn) & Sn_MR_TCP)
 8001fde:	79fb      	ldrb	r3, [r7, #7]
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 fb44 	bl	8002674 <WIZCHIP_READ>
 8001fec:	4603      	mov	r3, r0
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d008      	beq.n	8002008 <getsockopt+0x1e4>
            *(uint16_t*)arg = getSn_RX_RSR(sn);
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f000 fce0 	bl	80029be <getSn_RX_RSR>
 8001ffe:	4603      	mov	r3, r0
 8002000:	461a      	mov	r2, r3
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	801a      	strh	r2, [r3, #0]
         else
            *(uint16_t*)arg = sock_remained_size[sn];
         break;
 8002006:	e01c      	b.n	8002042 <getsockopt+0x21e>
            *(uint16_t*)arg = sock_remained_size[sn];
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	4a10      	ldr	r2, [pc, #64]	; (800204c <getsockopt+0x228>)
 800200c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	801a      	strh	r2, [r3, #0]
         break;
 8002014:	e015      	b.n	8002042 <getsockopt+0x21e>
      case SO_PACKINFO:
         //CHECK_SOCKMODE(Sn_MR_TCP);
#if _WIZCHIP_ != 5300
         if((getSn_MR(sn) == Sn_MR_TCP))
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	3301      	adds	r3, #1
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	4618      	mov	r0, r3
 8002020:	f000 fb28 	bl	8002674 <WIZCHIP_READ>
 8002024:	4603      	mov	r3, r0
 8002026:	2b01      	cmp	r3, #1
 8002028:	d102      	bne.n	8002030 <getsockopt+0x20c>
             return SOCKERR_SOCKMODE;
 800202a:	f06f 0304 	mvn.w	r3, #4
 800202e:	e009      	b.n	8002044 <getsockopt+0x220>
#endif
         *(uint8_t*)arg = sock_pack_info[sn];
 8002030:	79fb      	ldrb	r3, [r7, #7]
 8002032:	4a07      	ldr	r2, [pc, #28]	; (8002050 <getsockopt+0x22c>)
 8002034:	5cd2      	ldrb	r2, [r2, r3]
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	701a      	strb	r2, [r3, #0]
         break;
 800203a:	e002      	b.n	8002042 <getsockopt+0x21e>
      default:
         return SOCKERR_SOCKOPT;
 800203c:	f06f 0301 	mvn.w	r3, #1
 8002040:	e000      	b.n	8002044 <getsockopt+0x220>
   }
   return SOCK_OK;
 8002042:	2301      	movs	r3, #1
}
 8002044:	4618      	mov	r0, r3
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	bd90      	pop	{r4, r7, pc}
 800204c:	20001458 	.word	0x20001458
 8002050:	20001468 	.word	0x20001468

08002054 <Get_state>:


struct StatesStruct test_states={Initilisation_State, NULL_State}; // current state defined as initilisation state, next state defined as NULL state

myStates Get_state()
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
	return	 test_states.Current_State;
 8002058:	4b03      	ldr	r3, [pc, #12]	; (8002068 <Get_state+0x14>)
 800205a:	781b      	ldrb	r3, [r3, #0]
}
 800205c:	4618      	mov	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	20000808 	.word	0x20000808

0800206c <Set_state>:

void Set_state(myStates N_S)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
test_states.Current_State = N_S;
 8002076:	4a04      	ldr	r2, [pc, #16]	; (8002088 <Set_state+0x1c>)
 8002078:	79fb      	ldrb	r3, [r7, #7]
 800207a:	7013      	strb	r3, [r2, #0]
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	20000808 	.word	0x20000808

0800208c <Initilisation_State_Handler>:
 extern unsigned long int	WR_Counts,
 					FCT_Counts,
 					WL_Counts;

void Initilisation_State_Handler()
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
	Set_state(Initilisation_State);
 8002090:	2001      	movs	r0, #1
 8002092:	f7ff ffeb 	bl	800206c <Set_state>
	Reset_event();
 8002096:	f7fe fcdf 	bl	8000a58 <Reset_event>
	//Initialize the TCPIP Connection
	Init_Ethernet();
 800209a:	f7fe fc27 	bl	80008ec <Init_Ethernet>
	//Check the physical Connection of TCP IP
	ctlwizchip(CW_GET_PHYLINK, (void*) &Phy_TCP_IP); // gets physical status of the TCPIP
 800209e:	4914      	ldr	r1, [pc, #80]	; (80020f0 <Initilisation_State_Handler+0x64>)
 80020a0:	200f      	movs	r0, #15
 80020a2:	f000 fe2d 	bl	8002d00 <ctlwizchip>

	if(Phy_TCP_IP==PHY_LINK_OFF)
 80020a6:	4b12      	ldr	r3, [pc, #72]	; (80020f0 <Initilisation_State_Handler+0x64>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d103      	bne.n	80020b6 <Initilisation_State_Handler+0x2a>
	{
		//Save the status in the flash memory with date and time stamp+++++++++++++++++++++
		Set_state(Initilisation_State);
 80020ae:	2001      	movs	r0, #1
 80020b0:	f7ff ffdc 	bl	800206c <Set_state>
		HAL_Delay(100);
		send(0, (uint8_t *)SYS_INIT_CMD,strlen(SYS_INIT_CMD));

		Set_event(Reset_Event);
	}
}
 80020b4:	e019      	b.n	80020ea <Initilisation_State_Handler+0x5e>
	else if(Phy_TCP_IP==PHY_LINK_ON)
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <Initilisation_State_Handler+0x64>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d115      	bne.n	80020ea <Initilisation_State_Handler+0x5e>
		HAL_Delay(500);
 80020be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80020c2:	f001 fac5 	bl	8003650 <HAL_Delay>
		HAL_Delay(100);
 80020c6:	2064      	movs	r0, #100	; 0x64
 80020c8:	f001 fac2 	bl	8003650 <HAL_Delay>
		Refresh_Watchdog();
 80020cc:	f7fe fc9a 	bl	8000a04 <Refresh_Watchdog>
		Ethernet_Connect();
 80020d0:	f7fe fc68 	bl	80009a4 <Ethernet_Connect>
		HAL_Delay(100);
 80020d4:	2064      	movs	r0, #100	; 0x64
 80020d6:	f001 fabb 	bl	8003650 <HAL_Delay>
		send(0, (uint8_t *)SYS_INIT_CMD,strlen(SYS_INIT_CMD));
 80020da:	2209      	movs	r2, #9
 80020dc:	4905      	ldr	r1, [pc, #20]	; (80020f4 <Initilisation_State_Handler+0x68>)
 80020de:	2000      	movs	r0, #0
 80020e0:	f7ff fcf0 	bl	8001ac4 <send>
		Set_event(Reset_Event);
 80020e4:	2001      	movs	r0, #1
 80020e6:	f7fe fca7 	bl	8000a38 <Set_event>
}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000a45 	.word	0x20000a45
 80020f4:	08007cac 	.word	0x08007cac

080020f8 <Reset_State_Handler>:

void Reset_State_Handler()
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	Set_state(Reset_State);
 80020fc:	2002      	movs	r0, #2
 80020fe:	f7ff ffb5 	bl	800206c <Set_state>
	Reset_event();
 8002102:	f7fe fca9 	bl	8000a58 <Reset_event>
	//Reset the RingBuffers
	RingInit(&WR_Ring,&WR_Samples[0],BUFFERSIZE,sizeof(buff_size));
 8002106:	2304      	movs	r3, #4
 8002108:	22c8      	movs	r2, #200	; 0xc8
 800210a:	491a      	ldr	r1, [pc, #104]	; (8002174 <Reset_State_Handler+0x7c>)
 800210c:	481a      	ldr	r0, [pc, #104]	; (8002178 <Reset_State_Handler+0x80>)
 800210e:	f7ff f998 	bl	8001442 <RingInit>
	RingInit(&WL_Ring,&WL_Samples[0],BUFFERSIZE,sizeof(buff_size));
 8002112:	2304      	movs	r3, #4
 8002114:	22c8      	movs	r2, #200	; 0xc8
 8002116:	4919      	ldr	r1, [pc, #100]	; (800217c <Reset_State_Handler+0x84>)
 8002118:	4819      	ldr	r0, [pc, #100]	; (8002180 <Reset_State_Handler+0x88>)
 800211a:	f7ff f992 	bl	8001442 <RingInit>
	RingInit(&FCT_Ring,&FCT_Samples[0],BUFFERSIZE,sizeof(buff_size));
 800211e:	2304      	movs	r3, #4
 8002120:	22c8      	movs	r2, #200	; 0xc8
 8002122:	4918      	ldr	r1, [pc, #96]	; (8002184 <Reset_State_Handler+0x8c>)
 8002124:	4818      	ldr	r0, [pc, #96]	; (8002188 <Reset_State_Handler+0x90>)
 8002126:	f7ff f98c 	bl	8001442 <RingInit>
	//Reset the Counts
	WR_Counts=0;
 800212a:	4b18      	ldr	r3, [pc, #96]	; (800218c <Reset_State_Handler+0x94>)
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
	WL_Counts=0;
 8002130:	4b17      	ldr	r3, [pc, #92]	; (8002190 <Reset_State_Handler+0x98>)
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
	FCT_Counts=0;
 8002136:	4b17      	ldr	r3, [pc, #92]	; (8002194 <Reset_State_Handler+0x9c>)
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
	//Reset the 32 bit timer 2
	Timer2_Stop(); //Timer Stopped
 800213c:	f7fe fcbc 	bl	8000ab8 <Timer2_Stop>
	Timer6_Stop();
 8002140:	f7fe fcf4 	bl	8000b2c <Timer6_Stop>

	Timer2_DeInitilized();//Timer DeInitilized
 8002144:	f7fe fcc2 	bl	8000acc <Timer2_DeInitilized>

	Timer2_Initilized(); //Timer Initialized
 8002148:	f7fe fcce 	bl	8000ae8 <Timer2_Initilized>
	Entry_flag=0;
 800214c:	4b12      	ldr	r3, [pc, #72]	; (8002198 <Reset_State_Handler+0xa0>)
 800214e:	2200      	movs	r2, #0
 8002150:	801a      	strh	r2, [r3, #0]
	Lt_Rt_flag=0;
 8002152:	4b12      	ldr	r3, [pc, #72]	; (800219c <Reset_State_Handler+0xa4>)
 8002154:	2200      	movs	r2, #0
 8002156:	801a      	strh	r2, [r3, #0]
	Rt_Lt_flag=0;
 8002158:	4b11      	ldr	r3, [pc, #68]	; (80021a0 <Reset_State_Handler+0xa8>)
 800215a:	2200      	movs	r2, #0
 800215c:	801a      	strh	r2, [r3, #0]
	send(0, (uint8_t *)"RESET",strlen("RESET"));
 800215e:	2205      	movs	r2, #5
 8002160:	4910      	ldr	r1, [pc, #64]	; (80021a4 <Reset_State_Handler+0xac>)
 8002162:	2000      	movs	r0, #0
 8002164:	f7ff fcae 	bl	8001ac4 <send>
	//set the event to idle
	Set_event(Idle_Event);
 8002168:	2002      	movs	r0, #2
 800216a:	f7fe fc65 	bl	8000a38 <Set_event>
}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20001470 	.word	0x20001470
 8002178:	20001dd0 	.word	0x20001dd0
 800217c:	20001ab0 	.word	0x20001ab0
 8002180:	20001e10 	.word	0x20001e10
 8002184:	20001790 	.word	0x20001790
 8002188:	20001df0 	.word	0x20001df0
 800218c:	200008c4 	.word	0x200008c4
 8002190:	200008cc 	.word	0x200008cc
 8002194:	200008c8 	.word	0x200008c8
 8002198:	200008e0 	.word	0x200008e0
 800219c:	200008dc 	.word	0x200008dc
 80021a0:	200008de 	.word	0x200008de
 80021a4:	08007cb8 	.word	0x08007cb8

080021a8 <Idle_State_Handler>:

void Idle_State_Handler()
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
	//Set state to idle state
	Set_state(Idle_State);
 80021ac:	2003      	movs	r0, #3
 80021ae:	f7ff ff5d 	bl	800206c <Set_state>


	//send(0, (buff_size *)" Idle,",strlen(" Idle,"));
	//reset the event
	Reset_event();
 80021b2:	f7fe fc51 	bl	8000a58 <Reset_event>
	//
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <WRSide_Train_Presence_State_Handler>:

void WRSide_Train_Presence_State_Handler()
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
	if(Get_state!=WRSide_Train_Presence_State)
 80021c0:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <WRSide_Train_Presence_State_Handler+0x18>)
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	d004      	beq.n	80021d0 <WRSide_Train_Presence_State_Handler+0x14>
	{
		//set state to WRSide Train Presence state
		Set_state(WRSide_Train_Presence_State);
 80021c6:	2004      	movs	r0, #4
 80021c8:	f7ff ff50 	bl	800206c <Set_state>

		//send(0, (buff_size *)" WRSide,",strlen(" WRSide,"));
		//reset the event
		Reset_event();
 80021cc:	f7fe fc44 	bl	8000a58 <Reset_event>
	}
	//tasks that need to be done on each WR trigger
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	08002055 	.word	0x08002055

080021d8 <WLSide_Train_Presence_State_Handler>:

void WLSide_Train_Presence_State_Handler()
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
	if(Get_state!=WLSide_Train_Presence_State)
 80021dc:	4b04      	ldr	r3, [pc, #16]	; (80021f0 <WLSide_Train_Presence_State_Handler+0x18>)
 80021de:	2b05      	cmp	r3, #5
 80021e0:	d004      	beq.n	80021ec <WLSide_Train_Presence_State_Handler+0x14>
	{
		//set state to WLSide Train Presence state
		Set_state(WLSide_Train_Presence_State);
 80021e2:	2005      	movs	r0, #5
 80021e4:	f7ff ff42 	bl	800206c <Set_state>

		//send(0, (buff_size *)" WLSide,",strlen(" WLSide,"));
		//reset the event
		Reset_event();
 80021e8:	f7fe fc36 	bl	8000a58 <Reset_event>
	}
	//tasks that need to be done on each WL trigger
}
 80021ec:	bf00      	nop
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	08002055 	.word	0x08002055

080021f4 <Train_Exit_State_Handler>:

void Train_Exit_State_Handler()
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
	//Set state to Train Exit state
	Set_state(Train_Exit_State);
 80021f8:	2006      	movs	r0, #6
 80021fa:	f7ff ff37 	bl	800206c <Set_state>

	//send(0, (buff_size *)" Exit,",strlen(" Exit,"));
	//reset the event
	Reset_event();
 80021fe:	f7fe fc2b 	bl	8000a58 <Reset_event>
	//shut down the purge and close the shutters
	//set the event to Log Data event
	Set_event(Log_Data_Event);
 8002202:	2006      	movs	r0, #6
 8002204:	f7fe fc18 	bl	8000a38 <Set_event>
}
 8002208:	bf00      	nop
 800220a:	bd80      	pop	{r7, pc}

0800220c <Log_Data_State_Handler>:

void Log_Data_State_Handler()
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	//Set state to Log Data state
	Set_state(Log_Data_State);
 8002210:	2007      	movs	r0, #7
 8002212:	f7ff ff2b 	bl	800206c <Set_state>

	//send(0, (buff_size *)" Log,",strlen(" Log,"));
	//reset the event
	Reset_event();
 8002216:	f7fe fc1f 	bl	8000a58 <Reset_event>
	//send the data over TCPIP
	Send_Data();
 800221a:	f7fe fa79 	bl	8000710 <Send_Data>
	//set the event to reset event
	Set_event(Reset_Event);
 800221e:	2001      	movs	r0, #1
 8002220:	f7fe fc0a 	bl	8000a38 <Set_event>
}
 8002224:	bf00      	nop
 8002226:	bd80      	pop	{r7, pc}

08002228 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222e:	4b0f      	ldr	r3, [pc, #60]	; (800226c <HAL_MspInit+0x44>)
 8002230:	699b      	ldr	r3, [r3, #24]
 8002232:	4a0e      	ldr	r2, [pc, #56]	; (800226c <HAL_MspInit+0x44>)
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	6193      	str	r3, [r2, #24]
 800223a:	4b0c      	ldr	r3, [pc, #48]	; (800226c <HAL_MspInit+0x44>)
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	607b      	str	r3, [r7, #4]
 8002244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002246:	4b09      	ldr	r3, [pc, #36]	; (800226c <HAL_MspInit+0x44>)
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	4a08      	ldr	r2, [pc, #32]	; (800226c <HAL_MspInit+0x44>)
 800224c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002250:	61d3      	str	r3, [r2, #28]
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <HAL_MspInit+0x44>)
 8002254:	69db      	ldr	r3, [r3, #28]
 8002256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800225a:	603b      	str	r3, [r7, #0]
 800225c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800225e:	bf00      	nop
 8002260:	370c      	adds	r7, #12
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	40021000 	.word	0x40021000

08002270 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a0d      	ldr	r2, [pc, #52]	; (80022b4 <HAL_RTC_MspInit+0x44>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d111      	bne.n	80022a6 <HAL_RTC_MspInit+0x36>
 8002282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002286:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	fa93 f3a3 	rbit	r3, r3
 800228e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002290:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002292:	fab3 f383 	clz	r3, r3
 8002296:	b2db      	uxtb	r3, r3
 8002298:	461a      	mov	r2, r3
 800229a:	4b07      	ldr	r3, [pc, #28]	; (80022b8 <HAL_RTC_MspInit+0x48>)
 800229c:	4413      	add	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	461a      	mov	r2, r3
 80022a2:	2301      	movs	r3, #1
 80022a4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80022a6:	bf00      	nop
 80022a8:	3714      	adds	r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40002800 	.word	0x40002800
 80022b8:	10908100 	.word	0x10908100

080022bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b08c      	sub	sp, #48	; 0x30
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 031c 	add.w	r3, r7, #28
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a3d      	ldr	r2, [pc, #244]	; (80023d0 <HAL_SPI_MspInit+0x114>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d147      	bne.n	800236e <HAL_SPI_MspInit+0xb2>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80022de:	4b3d      	ldr	r3, [pc, #244]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	4a3c      	ldr	r2, [pc, #240]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 80022e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022e8:	61d3      	str	r3, [r2, #28]
 80022ea:	4b3a      	ldr	r3, [pc, #232]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022f2:	61bb      	str	r3, [r7, #24]
 80022f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f6:	4b37      	ldr	r3, [pc, #220]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	4a36      	ldr	r2, [pc, #216]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 80022fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002300:	6153      	str	r3, [r2, #20]
 8002302:	4b34      	ldr	r3, [pc, #208]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800230e:	4b31      	ldr	r3, [pc, #196]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 8002310:	695b      	ldr	r3, [r3, #20]
 8002312:	4a30      	ldr	r2, [pc, #192]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 8002314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002318:	6153      	str	r3, [r2, #20]
 800231a:	4b2e      	ldr	r3, [pc, #184]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PA10     ------> SPI2_MISO
    PA11     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002326:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800232a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002334:	2303      	movs	r3, #3
 8002336:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002338:	2305      	movs	r3, #5
 800233a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800233c:	f107 031c 	add.w	r3, r7, #28
 8002340:	4619      	mov	r1, r3
 8002342:	4825      	ldr	r0, [pc, #148]	; (80023d8 <HAL_SPI_MspInit+0x11c>)
 8002344:	f001 faec 	bl	8003920 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002348:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800234c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234e:	2302      	movs	r3, #2
 8002350:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002352:	2300      	movs	r3, #0
 8002354:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002356:	2303      	movs	r3, #3
 8002358:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800235a:	2305      	movs	r3, #5
 800235c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235e:	f107 031c 	add.w	r3, r7, #28
 8002362:	4619      	mov	r1, r3
 8002364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002368:	f001 fada 	bl	8003920 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800236c:	e02c      	b.n	80023c8 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI3)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a1a      	ldr	r2, [pc, #104]	; (80023dc <HAL_SPI_MspInit+0x120>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d127      	bne.n	80023c8 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002378:	4b16      	ldr	r3, [pc, #88]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 800237a:	69db      	ldr	r3, [r3, #28]
 800237c:	4a15      	ldr	r2, [pc, #84]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 800237e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002382:	61d3      	str	r3, [r2, #28]
 8002384:	4b13      	ldr	r3, [pc, #76]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002390:	4b10      	ldr	r3, [pc, #64]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	4a0f      	ldr	r2, [pc, #60]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 8002396:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800239a:	6153      	str	r3, [r2, #20]
 800239c:	4b0d      	ldr	r3, [pc, #52]	; (80023d4 <HAL_SPI_MspInit+0x118>)
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80023a8:	2338      	movs	r3, #56	; 0x38
 80023aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ac:	2302      	movs	r3, #2
 80023ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b0:	2300      	movs	r3, #0
 80023b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023b4:	2303      	movs	r3, #3
 80023b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80023b8:	2306      	movs	r3, #6
 80023ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023bc:	f107 031c 	add.w	r3, r7, #28
 80023c0:	4619      	mov	r1, r3
 80023c2:	4805      	ldr	r0, [pc, #20]	; (80023d8 <HAL_SPI_MspInit+0x11c>)
 80023c4:	f001 faac 	bl	8003920 <HAL_GPIO_Init>
}
 80023c8:	bf00      	nop
 80023ca:	3730      	adds	r7, #48	; 0x30
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40003800 	.word	0x40003800
 80023d4:	40021000 	.word	0x40021000
 80023d8:	48000400 	.word	0x48000400
 80023dc:	40003c00 	.word	0x40003c00

080023e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023f0:	d10c      	bne.n	800240c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023f2:	4b15      	ldr	r3, [pc, #84]	; (8002448 <HAL_TIM_Base_MspInit+0x68>)
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	4a14      	ldr	r2, [pc, #80]	; (8002448 <HAL_TIM_Base_MspInit+0x68>)
 80023f8:	f043 0301 	orr.w	r3, r3, #1
 80023fc:	61d3      	str	r3, [r2, #28]
 80023fe:	4b12      	ldr	r3, [pc, #72]	; (8002448 <HAL_TIM_Base_MspInit+0x68>)
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	60fb      	str	r3, [r7, #12]
 8002408:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800240a:	e018      	b.n	800243e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0e      	ldr	r2, [pc, #56]	; (800244c <HAL_TIM_Base_MspInit+0x6c>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d113      	bne.n	800243e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002416:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <HAL_TIM_Base_MspInit+0x68>)
 8002418:	69db      	ldr	r3, [r3, #28]
 800241a:	4a0b      	ldr	r2, [pc, #44]	; (8002448 <HAL_TIM_Base_MspInit+0x68>)
 800241c:	f043 0310 	orr.w	r3, r3, #16
 8002420:	61d3      	str	r3, [r2, #28]
 8002422:	4b09      	ldr	r3, [pc, #36]	; (8002448 <HAL_TIM_Base_MspInit+0x68>)
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	f003 0310 	and.w	r3, r3, #16
 800242a:	60bb      	str	r3, [r7, #8]
 800242c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800242e:	2200      	movs	r2, #0
 8002430:	2100      	movs	r1, #0
 8002432:	2036      	movs	r0, #54	; 0x36
 8002434:	f001 fa2f 	bl	8003896 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002438:	2036      	movs	r0, #54	; 0x36
 800243a:	f001 fa48 	bl	80038ce <HAL_NVIC_EnableIRQ>
}
 800243e:	bf00      	nop
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40021000 	.word	0x40021000
 800244c:	40001000 	.word	0x40001000

08002450 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002460:	d106      	bne.n	8002470 <HAL_TIM_Base_MspDeInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspDeInit 0 */

  /* USER CODE END TIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 8002462:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <HAL_TIM_Base_MspDeInit+0x44>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	4a0b      	ldr	r2, [pc, #44]	; (8002494 <HAL_TIM_Base_MspDeInit+0x44>)
 8002468:	f023 0301 	bic.w	r3, r3, #1
 800246c:	61d3      	str	r3, [r2, #28]
  /* USER CODE BEGIN TIM6_MspDeInit 1 */

  /* USER CODE END TIM6_MspDeInit 1 */
  }

}
 800246e:	e00d      	b.n	800248c <HAL_TIM_Base_MspDeInit+0x3c>
  else if(htim_base->Instance==TIM6)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a08      	ldr	r2, [pc, #32]	; (8002498 <HAL_TIM_Base_MspDeInit+0x48>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d108      	bne.n	800248c <HAL_TIM_Base_MspDeInit+0x3c>
    __HAL_RCC_TIM6_CLK_DISABLE();
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_TIM_Base_MspDeInit+0x44>)
 800247c:	69db      	ldr	r3, [r3, #28]
 800247e:	4a05      	ldr	r2, [pc, #20]	; (8002494 <HAL_TIM_Base_MspDeInit+0x44>)
 8002480:	f023 0310 	bic.w	r3, r3, #16
 8002484:	61d3      	str	r3, [r2, #28]
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 8002486:	2036      	movs	r0, #54	; 0x36
 8002488:	f001 fa2f 	bl	80038ea <HAL_NVIC_DisableIRQ>
}
 800248c:	bf00      	nop
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40021000 	.word	0x40021000
 8002498:	40001000 	.word	0x40001000

0800249c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08a      	sub	sp, #40	; 0x28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a17      	ldr	r2, [pc, #92]	; (8002518 <HAL_UART_MspInit+0x7c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d128      	bne.n	8002510 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024be:	4b17      	ldr	r3, [pc, #92]	; (800251c <HAL_UART_MspInit+0x80>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	4a16      	ldr	r2, [pc, #88]	; (800251c <HAL_UART_MspInit+0x80>)
 80024c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c8:	61d3      	str	r3, [r2, #28]
 80024ca:	4b14      	ldr	r3, [pc, #80]	; (800251c <HAL_UART_MspInit+0x80>)
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024d2:	613b      	str	r3, [r7, #16]
 80024d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <HAL_UART_MspInit+0x80>)
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	4a10      	ldr	r2, [pc, #64]	; (800251c <HAL_UART_MspInit+0x80>)
 80024dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024e0:	6153      	str	r3, [r2, #20]
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <HAL_UART_MspInit+0x80>)
 80024e4:	695b      	ldr	r3, [r3, #20]
 80024e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80024ee:	230c      	movs	r3, #12
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f2:	2302      	movs	r3, #2
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024fa:	2303      	movs	r3, #3
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024fe:	2307      	movs	r3, #7
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002502:	f107 0314 	add.w	r3, r7, #20
 8002506:	4619      	mov	r1, r3
 8002508:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800250c:	f001 fa08 	bl	8003920 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002510:	bf00      	nop
 8002512:	3728      	adds	r7, #40	; 0x28
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40004400 	.word	0x40004400
 800251c:	40021000 	.word	0x40021000

08002520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002524:	bf00      	nop
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800252e:	b480      	push	{r7}
 8002530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002532:	e7fe      	b.n	8002532 <HardFault_Handler+0x4>

08002534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002538:	e7fe      	b.n	8002538 <MemManage_Handler+0x4>

0800253a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800253a:	b480      	push	{r7}
 800253c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800253e:	e7fe      	b.n	800253e <BusFault_Handler+0x4>

08002540 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002544:	e7fe      	b.n	8002544 <UsageFault_Handler+0x4>

08002546 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002546:	b480      	push	{r7}
 8002548:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800254a:	bf00      	nop
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002562:	b480      	push	{r7}
 8002564:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002574:	f001 f84c 	bl	8003610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002578:	bf00      	nop
 800257a:	bd80      	pop	{r7, pc}

0800257c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002580:	2001      	movs	r0, #1
 8002582:	f001 fb57 	bl	8003c34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}

0800258a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800258a:	b580      	push	{r7, lr}
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800258e:	2002      	movs	r0, #2
 8002590:	f001 fb50 	bl	8003c34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002594:	bf00      	nop
 8002596:	bd80      	pop	{r7, pc}

08002598 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800259c:	2020      	movs	r0, #32
 800259e:	f001 fb49 	bl	8003c34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
	...

080025a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ((TIM6->SR & 0x0001))
 80025ac:	4b0a      	ldr	r3, [pc, #40]	; (80025d8 <TIM6_DAC_IRQHandler+0x30>)
 80025ae:	691b      	ldr	r3, [r3, #16]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d00a      	beq.n	80025ce <TIM6_DAC_IRQHandler+0x26>
	{
		TIM6->SR &= ~(1 << 0);		           //Reset the update interrupt flag
 80025b8:	4b07      	ldr	r3, [pc, #28]	; (80025d8 <TIM6_DAC_IRQHandler+0x30>)
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	4a06      	ldr	r2, [pc, #24]	; (80025d8 <TIM6_DAC_IRQHandler+0x30>)
 80025be:	f023 0301 	bic.w	r3, r3, #1
 80025c2:	6113      	str	r3, [r2, #16]
		count++;
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <TIM6_DAC_IRQHandler+0x34>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	3301      	adds	r3, #1
 80025ca:	4a04      	ldr	r2, [pc, #16]	; (80025dc <TIM6_DAC_IRQHandler+0x34>)
 80025cc:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025ce:	4804      	ldr	r0, [pc, #16]	; (80025e0 <TIM6_DAC_IRQHandler+0x38>)
 80025d0:	f004 fa7d 	bl	8006ace <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025d4:	bf00      	nop
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40001000 	.word	0x40001000
 80025dc:	20000c50 	.word	0x20000c50
 80025e0:	20000b80 	.word	0x20000b80

080025e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025ec:	4a14      	ldr	r2, [pc, #80]	; (8002640 <_sbrk+0x5c>)
 80025ee:	4b15      	ldr	r3, [pc, #84]	; (8002644 <_sbrk+0x60>)
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f8:	4b13      	ldr	r3, [pc, #76]	; (8002648 <_sbrk+0x64>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d102      	bne.n	8002606 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002600:	4b11      	ldr	r3, [pc, #68]	; (8002648 <_sbrk+0x64>)
 8002602:	4a12      	ldr	r2, [pc, #72]	; (800264c <_sbrk+0x68>)
 8002604:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002606:	4b10      	ldr	r3, [pc, #64]	; (8002648 <_sbrk+0x64>)
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4413      	add	r3, r2
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	429a      	cmp	r2, r3
 8002612:	d207      	bcs.n	8002624 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002614:	f005 f936 	bl	8007884 <__errno>
 8002618:	4603      	mov	r3, r0
 800261a:	220c      	movs	r2, #12
 800261c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800261e:	f04f 33ff 	mov.w	r3, #4294967295
 8002622:	e009      	b.n	8002638 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002624:	4b08      	ldr	r3, [pc, #32]	; (8002648 <_sbrk+0x64>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800262a:	4b07      	ldr	r3, [pc, #28]	; (8002648 <_sbrk+0x64>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4413      	add	r3, r2
 8002632:	4a05      	ldr	r2, [pc, #20]	; (8002648 <_sbrk+0x64>)
 8002634:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002636:	68fb      	ldr	r3, [r7, #12]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	20004000 	.word	0x20004000
 8002644:	00000400 	.word	0x00000400
 8002648:	20001e30 	.word	0x20001e30
 800264c:	20001e50 	.word	0x20001e50

08002650 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002654:	4b06      	ldr	r3, [pc, #24]	; (8002670 <SystemInit+0x20>)
 8002656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800265a:	4a05      	ldr	r2, [pc, #20]	; (8002670 <SystemInit+0x20>)
 800265c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002660:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002664:	bf00      	nop
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b084      	sub	sp, #16
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 800267c:	4b22      	ldr	r3, [pc, #136]	; (8002708 <WIZCHIP_READ+0x94>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002682:	4b21      	ldr	r3, [pc, #132]	; (8002708 <WIZCHIP_READ+0x94>)
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002688:	4b1f      	ldr	r3, [pc, #124]	; (8002708 <WIZCHIP_READ+0x94>)
 800268a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268c:	2b00      	cmp	r3, #0
 800268e:	d003      	beq.n	8002698 <WIZCHIP_READ+0x24>
 8002690:	4b1d      	ldr	r3, [pc, #116]	; (8002708 <WIZCHIP_READ+0x94>)
 8002692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002694:	2b00      	cmp	r3, #0
 8002696:	d114      	bne.n	80026c2 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002698:	4b1b      	ldr	r3, [pc, #108]	; (8002708 <WIZCHIP_READ+0x94>)
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	0c12      	lsrs	r2, r2, #16
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	4610      	mov	r0, r2
 80026a4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80026a6:	4b18      	ldr	r3, [pc, #96]	; (8002708 <WIZCHIP_READ+0x94>)
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	0a12      	lsrs	r2, r2, #8
 80026ae:	b2d2      	uxtb	r2, r2
 80026b0:	4610      	mov	r0, r2
 80026b2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80026b4:	4b14      	ldr	r3, [pc, #80]	; (8002708 <WIZCHIP_READ+0x94>)
 80026b6:	6a1b      	ldr	r3, [r3, #32]
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	4610      	mov	r0, r2
 80026be:	4798      	blx	r3
 80026c0:	e011      	b.n	80026e6 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	0c1b      	lsrs	r3, r3, #16
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	0a1b      	lsrs	r3, r3, #8
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80026d8:	4b0b      	ldr	r3, [pc, #44]	; (8002708 <WIZCHIP_READ+0x94>)
 80026da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026dc:	f107 020c 	add.w	r2, r7, #12
 80026e0:	2103      	movs	r1, #3
 80026e2:	4610      	mov	r0, r2
 80026e4:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80026e6:	4b08      	ldr	r3, [pc, #32]	; (8002708 <WIZCHIP_READ+0x94>)
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	4798      	blx	r3
 80026ec:	4603      	mov	r3, r0
 80026ee:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80026f0:	4b05      	ldr	r3, [pc, #20]	; (8002708 <WIZCHIP_READ+0x94>)
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80026f6:	4b04      	ldr	r3, [pc, #16]	; (8002708 <WIZCHIP_READ+0x94>)
 80026f8:	691b      	ldr	r3, [r3, #16]
 80026fa:	4798      	blx	r3
   return ret;
 80026fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	20000810 	.word	0x20000810

0800270c <WIZCHIP_WRITE>:

void WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	460b      	mov	r3, r1
 8002716:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];
   WIZCHIP_CRITICAL_ENTER();
 8002718:	4b22      	ldr	r3, [pc, #136]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800271e:	4b21      	ldr	r3, [pc, #132]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f043 0304 	orr.w	r3, r3, #4
 800272a:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800272c:	4b1d      	ldr	r3, [pc, #116]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 800272e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002730:	2b00      	cmp	r3, #0
 8002732:	d119      	bne.n	8002768 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002734:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	0c12      	lsrs	r2, r2, #16
 800273c:	b2d2      	uxtb	r2, r2
 800273e:	4610      	mov	r0, r2
 8002740:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002742:	4b18      	ldr	r3, [pc, #96]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	0a12      	lsrs	r2, r2, #8
 800274a:	b2d2      	uxtb	r2, r2
 800274c:	4610      	mov	r0, r2
 800274e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002750:	4b14      	ldr	r3, [pc, #80]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	687a      	ldr	r2, [r7, #4]
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	4610      	mov	r0, r2
 800275a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 800275c:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	4610      	mov	r0, r2
 8002764:	4798      	blx	r3
 8002766:	e013      	b.n	8002790 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	0c1b      	lsrs	r3, r3, #16
 800276c:	b2db      	uxtb	r3, r3
 800276e:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	0a1b      	lsrs	r3, r3, #8
 8002774:	b2db      	uxtb	r3, r3
 8002776:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	b2db      	uxtb	r3, r3
 800277c:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800277e:	78fb      	ldrb	r3, [r7, #3]
 8002780:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8002782:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 8002784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002786:	f107 020c 	add.w	r2, r7, #12
 800278a:	2104      	movs	r1, #4
 800278c:	4610      	mov	r0, r2
 800278e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002790:	4b04      	ldr	r3, [pc, #16]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002796:	4b03      	ldr	r3, [pc, #12]	; (80027a4 <WIZCHIP_WRITE+0x98>)
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	4798      	blx	r3
}
 800279c:	bf00      	nop
 800279e:	3710      	adds	r7, #16
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	20000810 	.word	0x20000810

080027a8 <WIZCHIP_READ_BUF>:
         
void WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80027a8:	b590      	push	{r4, r7, lr}
 80027aa:	b087      	sub	sp, #28
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	4613      	mov	r3, r2
 80027b4:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80027b6:	4b2b      	ldr	r3, [pc, #172]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	4798      	blx	r3
   WIZCHIP.CS._select();
 80027bc:	4b29      	ldr	r3, [pc, #164]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80027c2:	4b28      	ldr	r3, [pc, #160]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 80027c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <WIZCHIP_READ_BUF+0x2a>
 80027ca:	4b26      	ldr	r3, [pc, #152]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 80027cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d126      	bne.n	8002820 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80027d2:	4b24      	ldr	r3, [pc, #144]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	0c12      	lsrs	r2, r2, #16
 80027da:	b2d2      	uxtb	r2, r2
 80027dc:	4610      	mov	r0, r2
 80027de:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80027e0:	4b20      	ldr	r3, [pc, #128]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	0a12      	lsrs	r2, r2, #8
 80027e8:	b2d2      	uxtb	r2, r2
 80027ea:	4610      	mov	r0, r2
 80027ec:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80027ee:	4b1d      	ldr	r3, [pc, #116]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	b2d2      	uxtb	r2, r2
 80027f6:	4610      	mov	r0, r2
 80027f8:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80027fa:	2300      	movs	r3, #0
 80027fc:	82fb      	strh	r3, [r7, #22]
 80027fe:	e00a      	b.n	8002816 <WIZCHIP_READ_BUF+0x6e>
		pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8002800:	4b18      	ldr	r3, [pc, #96]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 8002802:	69db      	ldr	r3, [r3, #28]
 8002804:	8afa      	ldrh	r2, [r7, #22]
 8002806:	68b9      	ldr	r1, [r7, #8]
 8002808:	188c      	adds	r4, r1, r2
 800280a:	4798      	blx	r3
 800280c:	4603      	mov	r3, r0
 800280e:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8002810:	8afb      	ldrh	r3, [r7, #22]
 8002812:	3301      	adds	r3, #1
 8002814:	82fb      	strh	r3, [r7, #22]
 8002816:	8afa      	ldrh	r2, [r7, #22]
 8002818:	88fb      	ldrh	r3, [r7, #6]
 800281a:	429a      	cmp	r2, r3
 800281c:	d3f0      	bcc.n	8002800 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800281e:	e017      	b.n	8002850 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	0c1b      	lsrs	r3, r3, #16
 8002824:	b2db      	uxtb	r3, r3
 8002826:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	0a1b      	lsrs	r3, r3, #8
 800282c:	b2db      	uxtb	r3, r3
 800282e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	b2db      	uxtb	r3, r3
 8002834:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002836:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 8002838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283a:	f107 0210 	add.w	r2, r7, #16
 800283e:	2103      	movs	r1, #3
 8002840:	4610      	mov	r0, r2
 8002842:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8002844:	4b07      	ldr	r3, [pc, #28]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 8002846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002848:	88fa      	ldrh	r2, [r7, #6]
 800284a:	4611      	mov	r1, r2
 800284c:	68b8      	ldr	r0, [r7, #8]
 800284e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002850:	4b04      	ldr	r3, [pc, #16]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002856:	4b03      	ldr	r3, [pc, #12]	; (8002864 <WIZCHIP_READ_BUF+0xbc>)
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	4798      	blx	r3
}
 800285c:	bf00      	nop
 800285e:	371c      	adds	r7, #28
 8002860:	46bd      	mov	sp, r7
 8002862:	bd90      	pop	{r4, r7, pc}
 8002864:	20000810 	.word	0x20000810

08002868 <WIZCHIP_WRITE_BUF>:


void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	4613      	mov	r3, r2
 8002874:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002876:	4b2b      	ldr	r3, [pc, #172]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800287c:	4b29      	ldr	r3, [pc, #164]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f043 0304 	orr.w	r3, r3, #4
 8002888:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800288a:	4b26      	ldr	r3, [pc, #152]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 800288c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288e:	2b00      	cmp	r3, #0
 8002890:	d126      	bne.n	80028e0 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002892:	4b24      	ldr	r3, [pc, #144]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	0c12      	lsrs	r2, r2, #16
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	4610      	mov	r0, r2
 800289e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80028a0:	4b20      	ldr	r3, [pc, #128]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 80028a2:	6a1b      	ldr	r3, [r3, #32]
 80028a4:	68fa      	ldr	r2, [r7, #12]
 80028a6:	0a12      	lsrs	r2, r2, #8
 80028a8:	b2d2      	uxtb	r2, r2
 80028aa:	4610      	mov	r0, r2
 80028ac:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80028ae:	4b1d      	ldr	r3, [pc, #116]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	4610      	mov	r0, r2
 80028b8:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80028ba:	2300      	movs	r3, #0
 80028bc:	82fb      	strh	r3, [r7, #22]
 80028be:	e00a      	b.n	80028d6 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80028c0:	4b18      	ldr	r3, [pc, #96]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 80028c2:	6a1b      	ldr	r3, [r3, #32]
 80028c4:	8afa      	ldrh	r2, [r7, #22]
 80028c6:	68b9      	ldr	r1, [r7, #8]
 80028c8:	440a      	add	r2, r1
 80028ca:	7812      	ldrb	r2, [r2, #0]
 80028cc:	4610      	mov	r0, r2
 80028ce:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80028d0:	8afb      	ldrh	r3, [r7, #22]
 80028d2:	3301      	adds	r3, #1
 80028d4:	82fb      	strh	r3, [r7, #22]
 80028d6:	8afa      	ldrh	r2, [r7, #22]
 80028d8:	88fb      	ldrh	r3, [r7, #6]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d3f0      	bcc.n	80028c0 <WIZCHIP_WRITE_BUF+0x58>
 80028de:	e017      	b.n	8002910 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else 														// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	0c1b      	lsrs	r3, r3, #16
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	0a1b      	lsrs	r3, r3, #8
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80028f6:	4b0b      	ldr	r3, [pc, #44]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 80028f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fa:	f107 0210 	add.w	r2, r7, #16
 80028fe:	2103      	movs	r1, #3
 8002900:	4610      	mov	r0, r2
 8002902:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8002904:	4b07      	ldr	r3, [pc, #28]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 8002906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002908:	88fa      	ldrh	r2, [r7, #6]
 800290a:	4611      	mov	r1, r2
 800290c:	68b8      	ldr	r0, [r7, #8]
 800290e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002910:	4b04      	ldr	r3, [pc, #16]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002916:	4b03      	ldr	r3, [pc, #12]	; (8002924 <WIZCHIP_WRITE_BUF+0xbc>)
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	4798      	blx	r3
}
 800291c:	bf00      	nop
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20000810 	.word	0x20000810

08002928 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8002928:	b590      	push	{r4, r7, lr}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002932:	2300      	movs	r3, #0
 8002934:	81fb      	strh	r3, [r7, #14]
 8002936:	2300      	movs	r3, #0
 8002938:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800293a:	79fb      	ldrb	r3, [r7, #7]
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	3301      	adds	r3, #1
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002946:	4618      	mov	r0, r3
 8002948:	f7ff fe94 	bl	8002674 <WIZCHIP_READ>
 800294c:	4603      	mov	r3, r0
 800294e:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002950:	89bb      	ldrh	r3, [r7, #12]
 8002952:	021b      	lsls	r3, r3, #8
 8002954:	b29c      	uxth	r4, r3
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	3301      	adds	r3, #1
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff fe86 	bl	8002674 <WIZCHIP_READ>
 8002968:	4603      	mov	r3, r0
 800296a:	b29b      	uxth	r3, r3
 800296c:	4423      	add	r3, r4
 800296e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002970:	89bb      	ldrh	r3, [r7, #12]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d01a      	beq.n	80029ac <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	009b      	lsls	r3, r3, #2
 800297a:	3301      	adds	r3, #1
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff fe76 	bl	8002674 <WIZCHIP_READ>
 8002988:	4603      	mov	r3, r0
 800298a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800298c:	89fb      	ldrh	r3, [r7, #14]
 800298e:	021b      	lsls	r3, r3, #8
 8002990:	b29c      	uxth	r4, r3
 8002992:	79fb      	ldrb	r3, [r7, #7]
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	3301      	adds	r3, #1
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff fe68 	bl	8002674 <WIZCHIP_READ>
 80029a4:	4603      	mov	r3, r0
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	4423      	add	r3, r4
 80029aa:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80029ac:	89fa      	ldrh	r2, [r7, #14]
 80029ae:	89bb      	ldrh	r3, [r7, #12]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d1c2      	bne.n	800293a <getSn_TX_FSR+0x12>
   return val;
 80029b4:	89fb      	ldrh	r3, [r7, #14]
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd90      	pop	{r4, r7, pc}

080029be <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80029be:	b590      	push	{r4, r7, lr}
 80029c0:	b085      	sub	sp, #20
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	4603      	mov	r3, r0
 80029c6:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	81fb      	strh	r3, [r7, #14]
 80029cc:	2300      	movs	r3, #0
 80029ce:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	3301      	adds	r3, #1
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff fe49 	bl	8002674 <WIZCHIP_READ>
 80029e2:	4603      	mov	r3, r0
 80029e4:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80029e6:	89bb      	ldrh	r3, [r7, #12]
 80029e8:	021b      	lsls	r3, r3, #8
 80029ea:	b29c      	uxth	r4, r3
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	3301      	adds	r3, #1
 80029f2:	00db      	lsls	r3, r3, #3
 80029f4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff fe3b 	bl	8002674 <WIZCHIP_READ>
 80029fe:	4603      	mov	r3, r0
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	4423      	add	r3, r4
 8002a04:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002a06:	89bb      	ldrh	r3, [r7, #12]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d01a      	beq.n	8002a42 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	3301      	adds	r3, #1
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff fe2b 	bl	8002674 <WIZCHIP_READ>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8002a22:	89fb      	ldrh	r3, [r7, #14]
 8002a24:	021b      	lsls	r3, r3, #8
 8002a26:	b29c      	uxth	r4, r3
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	00db      	lsls	r3, r3, #3
 8002a30:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff fe1d 	bl	8002674 <WIZCHIP_READ>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	4423      	add	r3, r4
 8002a40:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002a42:	89fa      	ldrh	r2, [r7, #14]
 8002a44:	89bb      	ldrh	r3, [r7, #12]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d1c2      	bne.n	80029d0 <getSn_RX_RSR+0x12>
   return val;
 8002a4a:	89fb      	ldrh	r3, [r7, #14]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd90      	pop	{r4, r7, pc}

08002a54 <wiz_send_data>:


void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	6039      	str	r1, [r7, #0]
 8002a5e:	71fb      	strb	r3, [r7, #7]
 8002a60:	4613      	mov	r3, r2
 8002a62:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002a64:	2300      	movs	r3, #0
 8002a66:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8002a6c:	88bb      	ldrh	r3, [r7, #4]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d048      	beq.n	8002b04 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	3301      	adds	r3, #1
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff fdf8 	bl	8002674 <WIZCHIP_READ>
 8002a84:	4603      	mov	r3, r0
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	021b      	lsls	r3, r3, #8
 8002a8a:	b29c      	uxth	r4, r3
 8002a8c:	79fb      	ldrb	r3, [r7, #7]
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	3301      	adds	r3, #1
 8002a92:	00db      	lsls	r3, r3, #3
 8002a94:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fdeb 	bl	8002674 <WIZCHIP_READ>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	4423      	add	r3, r4
 8002aa4:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8002aa6:	89fb      	ldrh	r3, [r7, #14]
 8002aa8:	021b      	lsls	r3, r3, #8
 8002aaa:	79fa      	ldrb	r2, [r7, #7]
 8002aac:	0092      	lsls	r2, r2, #2
 8002aae:	3202      	adds	r2, #2
 8002ab0:	00d2      	lsls	r2, r2, #3
 8002ab2:	4413      	add	r3, r2
 8002ab4:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8002ab6:	88bb      	ldrh	r3, [r7, #4]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	6839      	ldr	r1, [r7, #0]
 8002abc:	68b8      	ldr	r0, [r7, #8]
 8002abe:	f7ff fed3 	bl	8002868 <WIZCHIP_WRITE_BUF>
   ptr += len;
 8002ac2:	89fa      	ldrh	r2, [r7, #14]
 8002ac4:	88bb      	ldrh	r3, [r7, #4]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	3301      	adds	r3, #1
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	89fb      	ldrh	r3, [r7, #14]
 8002ada:	0a1b      	lsrs	r3, r3, #8
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	4610      	mov	r0, r2
 8002ae4:	f7ff fe12 	bl	800270c <WIZCHIP_WRITE>
 8002ae8:	79fb      	ldrb	r3, [r7, #7]
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	3301      	adds	r3, #1
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8002af4:	461a      	mov	r2, r3
 8002af6:	89fb      	ldrh	r3, [r7, #14]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	4619      	mov	r1, r3
 8002afc:	4610      	mov	r0, r2
 8002afe:	f7ff fe05 	bl	800270c <WIZCHIP_WRITE>
 8002b02:	e000      	b.n	8002b06 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8002b04:	bf00      	nop
}
 8002b06:	3714      	adds	r7, #20
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd90      	pop	{r4, r7, pc}

08002b0c <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8002b0c:	b590      	push	{r4, r7, lr}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	6039      	str	r1, [r7, #0]
 8002b16:	71fb      	strb	r3, [r7, #7]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8002b24:	88bb      	ldrh	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d048      	beq.n	8002bbc <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8002b2a:	79fb      	ldrb	r3, [r7, #7]
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	3301      	adds	r3, #1
 8002b30:	00db      	lsls	r3, r3, #3
 8002b32:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7ff fd9c 	bl	8002674 <WIZCHIP_READ>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	021b      	lsls	r3, r3, #8
 8002b42:	b29c      	uxth	r4, r3
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	3301      	adds	r3, #1
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7ff fd8f 	bl	8002674 <WIZCHIP_READ>
 8002b56:	4603      	mov	r3, r0
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	4423      	add	r3, r4
 8002b5c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8002b5e:	89fb      	ldrh	r3, [r7, #14]
 8002b60:	021b      	lsls	r3, r3, #8
 8002b62:	79fa      	ldrb	r2, [r7, #7]
 8002b64:	0092      	lsls	r2, r2, #2
 8002b66:	3203      	adds	r2, #3
 8002b68:	00d2      	lsls	r2, r2, #3
 8002b6a:	4413      	add	r3, r2
 8002b6c:	60bb      	str	r3, [r7, #8]

   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8002b6e:	88bb      	ldrh	r3, [r7, #4]
 8002b70:	461a      	mov	r2, r3
 8002b72:	6839      	ldr	r1, [r7, #0]
 8002b74:	68b8      	ldr	r0, [r7, #8]
 8002b76:	f7ff fe17 	bl	80027a8 <WIZCHIP_READ_BUF>
   ptr += len;
 8002b7a:	89fa      	ldrh	r2, [r7, #14]
 8002b7c:	88bb      	ldrh	r3, [r7, #4]
 8002b7e:	4413      	add	r3, r2
 8002b80:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	3301      	adds	r3, #1
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8002b8e:	461a      	mov	r2, r3
 8002b90:	89fb      	ldrh	r3, [r7, #14]
 8002b92:	0a1b      	lsrs	r3, r3, #8
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4610      	mov	r0, r2
 8002b9c:	f7ff fdb6 	bl	800270c <WIZCHIP_WRITE>
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8002bac:	461a      	mov	r2, r3
 8002bae:	89fb      	ldrh	r3, [r7, #14]
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	f7ff fda9 	bl	800270c <WIZCHIP_WRITE>
 8002bba:	e000      	b.n	8002bbe <wiz_recv_data+0xb2>
   if(len == 0) return;
 8002bbc:	bf00      	nop
}
 8002bbe:	3714      	adds	r7, #20
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd90      	pop	{r4, r7, pc}

08002bc4 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	bf00      	nop
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8002bd2:	b480      	push	{r7}
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	bf00      	nop
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8002bee:	b480      	push	{r7}
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	bf00      	nop
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	781b      	ldrb	r3, [r3, #0]
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	460b      	mov	r3, r1
 8002c20:	70fb      	strb	r3, [r7, #3]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	78fa      	ldrb	r2, [r7, #3]
 8002c26:	701a      	strb	r2, [r3, #0]
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	2300      	movs	r3, #0
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71fb      	strb	r3, [r7, #7]
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
	...

08002c5c <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d002      	beq.n	8002c72 <reg_wizchip_cs_cbfunc+0x16>
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d106      	bne.n	8002c80 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8002c72:	4b0a      	ldr	r3, [pc, #40]	; (8002c9c <reg_wizchip_cs_cbfunc+0x40>)
 8002c74:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <reg_wizchip_cs_cbfunc+0x44>)
 8002c76:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8002c78:	4b08      	ldr	r3, [pc, #32]	; (8002c9c <reg_wizchip_cs_cbfunc+0x40>)
 8002c7a:	4a0a      	ldr	r2, [pc, #40]	; (8002ca4 <reg_wizchip_cs_cbfunc+0x48>)
 8002c7c:	619a      	str	r2, [r3, #24]
 8002c7e:	e006      	b.n	8002c8e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8002c80:	4a06      	ldr	r2, [pc, #24]	; (8002c9c <reg_wizchip_cs_cbfunc+0x40>)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8002c86:	4a05      	ldr	r2, [pc, #20]	; (8002c9c <reg_wizchip_cs_cbfunc+0x40>)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	6193      	str	r3, [r2, #24]
   }
}
 8002c8c:	bf00      	nop
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	20000810 	.word	0x20000810
 8002ca0:	08002be1 	.word	0x08002be1
 8002ca4:	08002bef 	.word	0x08002bef

08002ca8 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002cb2:	bf00      	nop
 8002cb4:	4b0f      	ldr	r3, [pc, #60]	; (8002cf4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d0f9      	beq.n	8002cb4 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d002      	beq.n	8002ccc <reg_wizchip_spi_cbfunc+0x24>
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d106      	bne.n	8002cda <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002ccc:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002cce:	4a0a      	ldr	r2, [pc, #40]	; (8002cf8 <reg_wizchip_spi_cbfunc+0x50>)
 8002cd0:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8002cd2:	4b08      	ldr	r3, [pc, #32]	; (8002cf4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002cd4:	4a09      	ldr	r2, [pc, #36]	; (8002cfc <reg_wizchip_spi_cbfunc+0x54>)
 8002cd6:	621a      	str	r2, [r3, #32]
 8002cd8:	e006      	b.n	8002ce8 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002cda:	4a06      	ldr	r2, [pc, #24]	; (8002cf4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8002ce0:	4a04      	ldr	r2, [pc, #16]	; (8002cf4 <reg_wizchip_spi_cbfunc+0x4c>)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	6213      	str	r3, [r2, #32]
   }
}
 8002ce6:	bf00      	nop
 8002ce8:	bf00      	nop
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr
 8002cf4:	20000810 	.word	0x20000810
 8002cf8:	08002c35 	.word	0x08002c35
 8002cfc:	08002c45 	.word	0x08002c45

08002d00 <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8002d00:	b590      	push	{r4, r7, lr}
 8002d02:	b087      	sub	sp, #28
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	4603      	mov	r3, r0
 8002d08:	6039      	str	r1, [r7, #0]
 8002d0a:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]
 8002d14:	2300      	movs	r3, #0
 8002d16:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8002d18:	79fb      	ldrb	r3, [r7, #7]
 8002d1a:	2b0f      	cmp	r3, #15
 8002d1c:	f200 80c2 	bhi.w	8002ea4 <ctlwizchip+0x1a4>
 8002d20:	a201      	add	r2, pc, #4	; (adr r2, 8002d28 <ctlwizchip+0x28>)
 8002d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d26:	bf00      	nop
 8002d28:	08002d69 	.word	0x08002d69
 8002d2c:	08002d6f 	.word	0x08002d6f
 8002d30:	08002d9b 	.word	0x08002d9b
 8002d34:	08002d8f 	.word	0x08002d8f
 8002d38:	08002da9 	.word	0x08002da9
 8002d3c:	08002db5 	.word	0x08002db5
 8002d40:	08002dc3 	.word	0x08002dc3
 8002d44:	08002de9 	.word	0x08002de9
 8002d48:	08002e0f 	.word	0x08002e0f
 8002d4c:	08002e49 	.word	0x08002e49
 8002d50:	08002e4f 	.word	0x08002e4f
 8002d54:	08002e57 	.word	0x08002e57
 8002d58:	08002eab 	.word	0x08002eab
 8002d5c:	08002e5f 	.word	0x08002e5f
 8002d60:	08002e6d 	.word	0x08002e6d
 8002d64:	08002e89 	.word	0x08002e89
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8002d68:	f000 f8a8 	bl	8002ebc <wizchip_sw_reset>
         break;
 8002d6c:	e09e      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d004      	beq.n	8002d7e <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	3308      	adds	r3, #8
 8002d7c:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4611      	mov	r1, r2
 8002d84:	4618      	mov	r0, r3
 8002d86:	f000 f8e5 	bl	8002f54 <wizchip_init>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	e08f      	b.n	8002eae <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	881b      	ldrh	r3, [r3, #0]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f000 f96a 	bl	800306c <wizchip_clrinterrupt>
         break;
 8002d98:	e088      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8002d9a:	f000 f99b 	bl	80030d4 <wizchip_getinterrupt>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	461a      	mov	r2, r3
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	801a      	strh	r2, [r3, #0]
         break;
 8002da6:	e081      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f000 f9b6 	bl	800311e <wizchip_setinterruptmask>
         break;         
 8002db2:	e07b      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002db4:	f000 f9ce 	bl	8003154 <wizchip_getinterruptmask>
 8002db8:	4603      	mov	r3, r0
 8002dba:	461a      	mov	r2, r3
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	801a      	strh	r2, [r3, #0]
         break;
 8002dc0:	e074      	b.n	8002eac <ctlwizchip+0x1ac>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	881b      	ldrh	r3, [r3, #0]
 8002dc6:	0a1b      	lsrs	r3, r3, #8
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	4619      	mov	r1, r3
 8002dce:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8002dd2:	f7ff fc9b 	bl	800270c <WIZCHIP_WRITE>
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	881b      	ldrh	r3, [r3, #0]
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002de2:	f7ff fc93 	bl	800270c <WIZCHIP_WRITE>
         break;
 8002de6:	e061      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8002de8:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8002dec:	f7ff fc42 	bl	8002674 <WIZCHIP_READ>
 8002df0:	4603      	mov	r3, r0
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	021b      	lsls	r3, r3, #8
 8002df6:	b29c      	uxth	r4, r3
 8002df8:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8002dfc:	f7ff fc3a 	bl	8002674 <WIZCHIP_READ>
 8002e00:	4603      	mov	r3, r0
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	4423      	add	r3, r4
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	801a      	strh	r2, [r3, #0]
         break;
 8002e0c:	e04e      	b.n	8002eac <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8002e0e:	4b2a      	ldr	r3, [pc, #168]	; (8002eb8 <ctlwizchip+0x1b8>)
 8002e10:	789a      	ldrb	r2, [r3, #2]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	4a27      	ldr	r2, [pc, #156]	; (8002eb8 <ctlwizchip+0x1b8>)
 8002e1c:	78d2      	ldrb	r2, [r2, #3]
 8002e1e:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	3302      	adds	r3, #2
 8002e24:	4a24      	ldr	r2, [pc, #144]	; (8002eb8 <ctlwizchip+0x1b8>)
 8002e26:	7912      	ldrb	r2, [r2, #4]
 8002e28:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	3303      	adds	r3, #3
 8002e2e:	4a22      	ldr	r2, [pc, #136]	; (8002eb8 <ctlwizchip+0x1b8>)
 8002e30:	7952      	ldrb	r2, [r2, #5]
 8002e32:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	3304      	adds	r3, #4
 8002e38:	4a1f      	ldr	r2, [pc, #124]	; (8002eb8 <ctlwizchip+0x1b8>)
 8002e3a:	7992      	ldrb	r2, [r2, #6]
 8002e3c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	3305      	adds	r3, #5
 8002e42:	2200      	movs	r2, #0
 8002e44:	701a      	strb	r2, [r3, #0]
         break;
 8002e46:	e031      	b.n	8002eac <ctlwizchip+0x1ac>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8002e48:	f000 f9d6 	bl	80031f8 <wizphy_reset>
         break;
 8002e4c:	e02e      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8002e4e:	6838      	ldr	r0, [r7, #0]
 8002e50:	f000 f9f9 	bl	8003246 <wizphy_setphyconf>
         break;
 8002e54:	e02a      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8002e56:	6838      	ldr	r0, [r7, #0]
 8002e58:	f000 fa37 	bl	80032ca <wizphy_getphyconf>
         break;
 8002e5c:	e026      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f000 fa9a 	bl	800339c <wizphy_setphypmode>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	e020      	b.n	8002eae <ctlwizchip+0x1ae>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8002e6c:	f000 f9ab 	bl	80031c6 <wizphy_getphypmode>
 8002e70:	4603      	mov	r3, r0
 8002e72:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002e74:	7dfb      	ldrb	r3, [r7, #23]
 8002e76:	2bff      	cmp	r3, #255	; 0xff
 8002e78:	d102      	bne.n	8002e80 <ctlwizchip+0x180>
 8002e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e7e:	e016      	b.n	8002eae <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	7dfa      	ldrb	r2, [r7, #23]
 8002e84:	701a      	strb	r2, [r3, #0]
         break;
 8002e86:	e011      	b.n	8002eac <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002e88:	f000 f987 	bl	800319a <wizphy_getphylink>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002e90:	7dfb      	ldrb	r3, [r7, #23]
 8002e92:	2bff      	cmp	r3, #255	; 0xff
 8002e94:	d102      	bne.n	8002e9c <ctlwizchip+0x19c>
 8002e96:	f04f 33ff 	mov.w	r3, #4294967295
 8002e9a:	e008      	b.n	8002eae <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	7dfa      	ldrb	r2, [r7, #23]
 8002ea0:	701a      	strb	r2, [r3, #0]
         break;
 8002ea2:	e003      	b.n	8002eac <ctlwizchip+0x1ac>
   #endif      
      default:
         return -1;
 8002ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea8:	e001      	b.n	8002eae <ctlwizchip+0x1ae>
         break;
 8002eaa:	bf00      	nop
   }
   return 0;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	371c      	adds	r7, #28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd90      	pop	{r4, r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000810 	.word	0x20000810

08002ebc <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8002ec2:	1d3b      	adds	r3, r7, #4
 8002ec4:	2206      	movs	r2, #6
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002ecc:	f7ff fc6c 	bl	80027a8 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002ed0:	f107 0314 	add.w	r3, r7, #20
 8002ed4:	2204      	movs	r2, #4
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002edc:	f7ff fc64 	bl	80027a8 <WIZCHIP_READ_BUF>
 8002ee0:	f107 0310 	add.w	r3, r7, #16
 8002ee4:	2204      	movs	r2, #4
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002eec:	f7ff fc5c 	bl	80027a8 <WIZCHIP_READ_BUF>
 8002ef0:	f107 030c 	add.w	r3, r7, #12
 8002ef4:	2204      	movs	r2, #4
 8002ef6:	4619      	mov	r1, r3
 8002ef8:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002efc:	f7ff fc54 	bl	80027a8 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002f00:	2180      	movs	r1, #128	; 0x80
 8002f02:	2000      	movs	r0, #0
 8002f04:	f7ff fc02 	bl	800270c <WIZCHIP_WRITE>
   getMR(); // for delay
 8002f08:	2000      	movs	r0, #0
 8002f0a:	f7ff fbb3 	bl	8002674 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8002f0e:	1d3b      	adds	r3, r7, #4
 8002f10:	2206      	movs	r2, #6
 8002f12:	4619      	mov	r1, r3
 8002f14:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002f18:	f7ff fca6 	bl	8002868 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002f1c:	f107 0314 	add.w	r3, r7, #20
 8002f20:	2204      	movs	r2, #4
 8002f22:	4619      	mov	r1, r3
 8002f24:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f28:	f7ff fc9e 	bl	8002868 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002f2c:	f107 0310 	add.w	r3, r7, #16
 8002f30:	2204      	movs	r2, #4
 8002f32:	4619      	mov	r1, r3
 8002f34:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8002f38:	f7ff fc96 	bl	8002868 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002f3c:	f107 030c 	add.w	r3, r7, #12
 8002f40:	2204      	movs	r2, #4
 8002f42:	4619      	mov	r1, r3
 8002f44:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8002f48:	f7ff fc8e 	bl	8002868 <WIZCHIP_WRITE_BUF>
}
 8002f4c:	bf00      	nop
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8002f62:	f7ff ffab 	bl	8002ebc <wizchip_sw_reset>
   if(txsize)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d03b      	beq.n	8002fe4 <wizchip_init+0x90>
   {
      tmp = 0;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002f70:	2300      	movs	r3, #0
 8002f72:	73fb      	strb	r3, [r7, #15]
 8002f74:	e015      	b.n	8002fa2 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8002f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	781a      	ldrb	r2, [r3, #0]
 8002f80:	7bbb      	ldrb	r3, [r7, #14]
 8002f82:	4413      	add	r3, r2
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8002f88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f8c:	2b10      	cmp	r3, #16
 8002f8e:	dd02      	ble.n	8002f96 <wizchip_init+0x42>
 8002f90:	f04f 33ff 	mov.w	r3, #4294967295
 8002f94:	e066      	b.n	8003064 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	73fb      	strb	r3, [r7, #15]
 8002fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fa6:	2b07      	cmp	r3, #7
 8002fa8:	dde5      	ble.n	8002f76 <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002faa:	2300      	movs	r3, #0
 8002fac:	73fb      	strb	r3, [r7, #15]
 8002fae:	e015      	b.n	8002fdc <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8002fb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fc4:	687a      	ldr	r2, [r7, #4]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	4619      	mov	r1, r3
 8002fcc:	f7ff fb9e 	bl	800270c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	73fb      	strb	r3, [r7, #15]
 8002fdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fe0:	2b07      	cmp	r3, #7
 8002fe2:	dde5      	ble.n	8002fb0 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d03b      	beq.n	8003062 <wizchip_init+0x10e>
   {
      tmp = 0;
 8002fea:	2300      	movs	r3, #0
 8002fec:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002fee:	2300      	movs	r3, #0
 8002ff0:	73fb      	strb	r3, [r7, #15]
 8002ff2:	e015      	b.n	8003020 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8002ff4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	781a      	ldrb	r2, [r3, #0]
 8002ffe:	7bbb      	ldrb	r3, [r7, #14]
 8003000:	4413      	add	r3, r2
 8003002:	b2db      	uxtb	r3, r3
 8003004:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8003006:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800300a:	2b10      	cmp	r3, #16
 800300c:	dd02      	ble.n	8003014 <wizchip_init+0xc0>
 800300e:	f04f 33ff 	mov.w	r3, #4294967295
 8003012:	e027      	b.n	8003064 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003014:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003018:	b2db      	uxtb	r3, r3
 800301a:	3301      	adds	r3, #1
 800301c:	b2db      	uxtb	r3, r3
 800301e:	73fb      	strb	r3, [r7, #15]
 8003020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003024:	2b07      	cmp	r3, #7
 8003026:	dde5      	ble.n	8002ff4 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003028:	2300      	movs	r3, #0
 800302a:	73fb      	strb	r3, [r7, #15]
 800302c:	e015      	b.n	800305a <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 800302e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	3301      	adds	r3, #1
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800303c:	4618      	mov	r0, r3
 800303e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	4413      	add	r3, r2
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	4619      	mov	r1, r3
 800304a:	f7ff fb5f 	bl	800270c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800304e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	3301      	adds	r3, #1
 8003056:	b2db      	uxtb	r3, r3
 8003058:	73fb      	strb	r3, [r7, #15]
 800305a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800305e:	2b07      	cmp	r3, #7
 8003060:	dde5      	ble.n	800302e <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8003076:	88fb      	ldrh	r3, [r7, #6]
 8003078:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 800307a:	88fb      	ldrh	r3, [r7, #6]
 800307c:	0a1b      	lsrs	r3, r3, #8
 800307e:	b29b      	uxth	r3, r3
 8003080:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8003082:	7bfb      	ldrb	r3, [r7, #15]
 8003084:	f023 030f 	bic.w	r3, r3, #15
 8003088:	b2db      	uxtb	r3, r3
 800308a:	4619      	mov	r1, r3
 800308c:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8003090:	f7ff fb3c 	bl	800270c <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8003094:	2300      	movs	r3, #0
 8003096:	73fb      	strb	r3, [r7, #15]
 8003098:	e014      	b.n	80030c4 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 800309a:	7bba      	ldrb	r2, [r7, #14]
 800309c:	7bfb      	ldrb	r3, [r7, #15]
 800309e:	fa42 f303 	asr.w	r3, r2, r3
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d009      	beq.n	80030be <wizchip_clrinterrupt+0x52>
 80030aa:	7bfb      	ldrb	r3, [r7, #15]
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	3301      	adds	r3, #1
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80030b6:	211f      	movs	r1, #31
 80030b8:	4618      	mov	r0, r3
 80030ba:	f7ff fb27 	bl	800270c <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80030be:	7bfb      	ldrb	r3, [r7, #15]
 80030c0:	3301      	adds	r3, #1
 80030c2:	73fb      	strb	r3, [r7, #15]
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	2b07      	cmp	r3, #7
 80030c8:	d9e7      	bls.n	800309a <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80030ca:	bf00      	nop
 80030cc:	bf00      	nop
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80030da:	2300      	movs	r3, #0
 80030dc:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80030de:	2300      	movs	r3, #0
 80030e0:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80030e2:	2300      	movs	r3, #0
 80030e4:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 80030e6:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 80030ea:	f7ff fac3 	bl	8002674 <WIZCHIP_READ>
 80030ee:	4603      	mov	r3, r0
 80030f0:	f023 030f 	bic.w	r3, r3, #15
 80030f4:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80030f6:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 80030fa:	f7ff fabb 	bl	8002674 <WIZCHIP_READ>
 80030fe:	4603      	mov	r3, r0
 8003100:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8003102:	79bb      	ldrb	r3, [r7, #6]
 8003104:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8003106:	88bb      	ldrh	r3, [r7, #4]
 8003108:	021b      	lsls	r3, r3, #8
 800310a:	b29a      	uxth	r2, r3
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	b29b      	uxth	r3, r3
 8003110:	4413      	add	r3, r2
 8003112:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003114:	88bb      	ldrh	r3, [r7, #4]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b084      	sub	sp, #16
 8003122:	af00      	add	r7, sp, #0
 8003124:	4603      	mov	r3, r0
 8003126:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8003128:	88fb      	ldrh	r3, [r7, #6]
 800312a:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 800312c:	88fb      	ldrh	r3, [r7, #6]
 800312e:	0a1b      	lsrs	r3, r3, #8
 8003130:	b29b      	uxth	r3, r3
 8003132:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8003134:	7bfb      	ldrb	r3, [r7, #15]
 8003136:	4619      	mov	r1, r3
 8003138:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800313c:	f7ff fae6 	bl	800270c <WIZCHIP_WRITE>
   setSIMR(simr);
 8003140:	7bbb      	ldrb	r3, [r7, #14]
 8003142:	4619      	mov	r1, r3
 8003144:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003148:	f7ff fae0 	bl	800270c <WIZCHIP_WRITE>
#endif   
}
 800314c:	bf00      	nop
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 800315a:	2300      	movs	r3, #0
 800315c:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 800315e:	2300      	movs	r3, #0
 8003160:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8003166:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 800316a:	f7ff fa83 	bl	8002674 <WIZCHIP_READ>
 800316e:	4603      	mov	r3, r0
 8003170:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8003172:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003176:	f7ff fa7d 	bl	8002674 <WIZCHIP_READ>
 800317a:	4603      	mov	r3, r0
 800317c:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 800317e:	79bb      	ldrb	r3, [r7, #6]
 8003180:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8003182:	88bb      	ldrh	r3, [r7, #4]
 8003184:	021b      	lsls	r3, r3, #8
 8003186:	b29a      	uxth	r2, r3
 8003188:	79fb      	ldrb	r3, [r7, #7]
 800318a:	b29b      	uxth	r3, r3
 800318c:	4413      	add	r3, r2
 800318e:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8003190:	88bb      	ldrh	r3, [r7, #4]
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b082      	sub	sp, #8
 800319e:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 80031a0:	2300      	movs	r3, #0
 80031a2:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80031a4:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80031a8:	f7ff fa64 	bl	8002674 <WIZCHIP_READ>
 80031ac:	4603      	mov	r3, r0
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80031b6:	2301      	movs	r3, #1
 80031b8:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80031ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80031cc:	2300      	movs	r3, #0
 80031ce:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80031d0:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80031d4:	f7ff fa4e 	bl	8002674 <WIZCHIP_READ>
 80031d8:	4603      	mov	r3, r0
 80031da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031de:	2b30      	cmp	r3, #48	; 0x30
 80031e0:	d102      	bne.n	80031e8 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80031e2:	2301      	movs	r3, #1
 80031e4:	71fb      	strb	r3, [r7, #7]
 80031e6:	e001      	b.n	80031ec <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80031e8:	2300      	movs	r3, #0
 80031ea:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80031ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3708      	adds	r7, #8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 80031fe:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003202:	f7ff fa37 	bl	8002674 <WIZCHIP_READ>
 8003206:	4603      	mov	r3, r0
 8003208:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 800320a:	79fb      	ldrb	r3, [r7, #7]
 800320c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003210:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	4619      	mov	r1, r3
 8003216:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800321a:	f7ff fa77 	bl	800270c <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 800321e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003222:	f7ff fa27 	bl	8002674 <WIZCHIP_READ>
 8003226:	4603      	mov	r3, r0
 8003228:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 800322a:	79fb      	ldrb	r3, [r7, #7]
 800322c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003230:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8003232:	79fb      	ldrb	r3, [r7, #7]
 8003234:	4619      	mov	r1, r3
 8003236:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800323a:	f7ff fa67 	bl	800270c <WIZCHIP_WRITE>
}
 800323e:	bf00      	nop
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b084      	sub	sp, #16
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 800324e:	2300      	movs	r3, #0
 8003250:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d104      	bne.n	8003264 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 800325a:	7bfb      	ldrb	r3, [r7, #15]
 800325c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003260:	73fb      	strb	r3, [r7, #15]
 8003262:	e003      	b.n	800326c <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8003264:	7bfb      	ldrb	r3, [r7, #15]
 8003266:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800326a:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	785b      	ldrb	r3, [r3, #1]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d104      	bne.n	800327e <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003274:	7bfb      	ldrb	r3, [r7, #15]
 8003276:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 800327a:	73fb      	strb	r3, [r7, #15]
 800327c:	e019      	b.n	80032b2 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	78db      	ldrb	r3, [r3, #3]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d10d      	bne.n	80032a2 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	789b      	ldrb	r3, [r3, #2]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d104      	bne.n	8003298 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 800328e:	7bfb      	ldrb	r3, [r7, #15]
 8003290:	f043 0318 	orr.w	r3, r3, #24
 8003294:	73fb      	strb	r3, [r7, #15]
 8003296:	e00c      	b.n	80032b2 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8003298:	7bfb      	ldrb	r3, [r7, #15]
 800329a:	f043 0308 	orr.w	r3, r3, #8
 800329e:	73fb      	strb	r3, [r7, #15]
 80032a0:	e007      	b.n	80032b2 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	789b      	ldrb	r3, [r3, #2]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d103      	bne.n	80032b2 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80032aa:	7bfb      	ldrb	r3, [r7, #15]
 80032ac:	f043 0310 	orr.w	r3, r3, #16
 80032b0:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80032b2:	7bfb      	ldrb	r3, [r7, #15]
 80032b4:	4619      	mov	r1, r3
 80032b6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80032ba:	f7ff fa27 	bl	800270c <WIZCHIP_WRITE>
   wizphy_reset();
 80032be:	f7ff ff9b 	bl	80031f8 <wizphy_reset>
}
 80032c2:	bf00      	nop
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b084      	sub	sp, #16
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80032d2:	2300      	movs	r3, #0
 80032d4:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80032d6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80032da:	f7ff f9cb 	bl	8002674 <WIZCHIP_READ>
 80032de:	4603      	mov	r3, r0
 80032e0:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	119b      	asrs	r3, r3, #6
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	b2da      	uxtb	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
 80032f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80032f8:	2b20      	cmp	r3, #32
 80032fa:	d001      	beq.n	8003300 <wizphy_getphyconf+0x36>
 80032fc:	2b38      	cmp	r3, #56	; 0x38
 80032fe:	d103      	bne.n	8003308 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	705a      	strb	r2, [r3, #1]
         break;
 8003306:	e003      	b.n	8003310 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	705a      	strb	r2, [r3, #1]
         break;
 800330e:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003316:	3b10      	subs	r3, #16
 8003318:	2b10      	cmp	r3, #16
 800331a:	bf8c      	ite	hi
 800331c:	2201      	movhi	r2, #1
 800331e:	2200      	movls	r2, #0
 8003320:	b2d2      	uxtb	r2, r2
 8003322:	2a00      	cmp	r2, #0
 8003324:	d111      	bne.n	800334a <wizphy_getphyconf+0x80>
 8003326:	2201      	movs	r2, #1
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8003330:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	bf14      	ite	ne
 8003338:	2301      	movne	r3, #1
 800333a:	2300      	moveq	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <wizphy_getphyconf+0x80>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	709a      	strb	r2, [r3, #2]
         break;
 8003348:	e003      	b.n	8003352 <wizphy_getphyconf+0x88>
      default:
         phyconf->speed = PHY_SPEED_10;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	709a      	strb	r2, [r3, #2]
         break;
 8003350:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003352:	7bfb      	ldrb	r3, [r7, #15]
 8003354:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003358:	3b08      	subs	r3, #8
 800335a:	2b18      	cmp	r3, #24
 800335c:	bf8c      	ite	hi
 800335e:	2201      	movhi	r2, #1
 8003360:	2200      	movls	r2, #0
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	2a00      	cmp	r2, #0
 8003366:	d111      	bne.n	800338c <wizphy_getphyconf+0xc2>
 8003368:	2201      	movs	r2, #1
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8003372:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003376:	2b00      	cmp	r3, #0
 8003378:	bf14      	ite	ne
 800337a:	2301      	movne	r3, #1
 800337c:	2300      	moveq	r3, #0
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b00      	cmp	r3, #0
 8003382:	d003      	beq.n	800338c <wizphy_getphyconf+0xc2>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	70da      	strb	r2, [r3, #3]
         break;
 800338a:	e003      	b.n	8003394 <wizphy_getphyconf+0xca>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	70da      	strb	r2, [r3, #3]
         break;
 8003392:	bf00      	nop
   }
}
 8003394:	bf00      	nop
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	4603      	mov	r3, r0
 80033a4:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80033a6:	2300      	movs	r3, #0
 80033a8:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80033aa:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80033ae:	f7ff f961 	bl	8002674 <WIZCHIP_READ>
 80033b2:	4603      	mov	r3, r0
 80033b4:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d102      	bne.n	80033c6 <wizphy_setphypmode+0x2a>
 80033c0:	f04f 33ff 	mov.w	r3, #4294967295
 80033c4:	e030      	b.n	8003428 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
 80033c8:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80033cc:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d104      	bne.n	80033de <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80033da:	73fb      	strb	r3, [r7, #15]
 80033dc:	e003      	b.n	80033e6 <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80033de:	7bfb      	ldrb	r3, [r7, #15]
 80033e0:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80033e4:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80033e6:	7bfb      	ldrb	r3, [r7, #15]
 80033e8:	4619      	mov	r1, r3
 80033ea:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80033ee:	f7ff f98d 	bl	800270c <WIZCHIP_WRITE>
   wizphy_reset();
 80033f2:	f7ff ff01 	bl	80031f8 <wizphy_reset>
   tmp = getPHYCFGR();
 80033f6:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80033fa:	f7ff f93b 	bl	8002674 <WIZCHIP_READ>
 80033fe:	4603      	mov	r3, r0
 8003400:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d106      	bne.n	8003416 <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <wizphy_setphypmode+0x88>
 8003412:	2300      	movs	r3, #0
 8003414:	e008      	b.n	8003428 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8003416:	7bfb      	ldrb	r3, [r7, #15]
 8003418:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <wizphy_setphypmode+0x88>
 8003420:	2300      	movs	r3, #0
 8003422:	e001      	b.n	8003428 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8003424:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003428:	4618      	mov	r0, r3
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2206      	movs	r2, #6
 800343c:	4619      	mov	r1, r3
 800343e:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003442:	f7ff fa11 	bl	8002868 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	330e      	adds	r3, #14
 800344a:	2204      	movs	r2, #4
 800344c:	4619      	mov	r1, r3
 800344e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003452:	f7ff fa09 	bl	8002868 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	330a      	adds	r3, #10
 800345a:	2204      	movs	r2, #4
 800345c:	4619      	mov	r1, r3
 800345e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003462:	f7ff fa01 	bl	8002868 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3306      	adds	r3, #6
 800346a:	2204      	movs	r2, #4
 800346c:	4619      	mov	r1, r3
 800346e:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003472:	f7ff f9f9 	bl	8002868 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	7c9a      	ldrb	r2, [r3, #18]
 800347a:	4b0b      	ldr	r3, [pc, #44]	; (80034a8 <wizchip_setnetinfo+0x78>)
 800347c:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	7cda      	ldrb	r2, [r3, #19]
 8003482:	4b09      	ldr	r3, [pc, #36]	; (80034a8 <wizchip_setnetinfo+0x78>)
 8003484:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	7d1a      	ldrb	r2, [r3, #20]
 800348a:	4b07      	ldr	r3, [pc, #28]	; (80034a8 <wizchip_setnetinfo+0x78>)
 800348c:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	7d5a      	ldrb	r2, [r3, #21]
 8003492:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <wizchip_setnetinfo+0x78>)
 8003494:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	7d9a      	ldrb	r2, [r3, #22]
 800349a:	4b04      	ldr	r3, [pc, #16]	; (80034ac <wizchip_setnetinfo+0x7c>)
 800349c:	701a      	strb	r2, [r3, #0]
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20001e34 	.word	0x20001e34
 80034ac:	20001e38 	.word	0x20001e38

080034b0 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2206      	movs	r2, #6
 80034bc:	4619      	mov	r1, r3
 80034be:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80034c2:	f7ff f971 	bl	80027a8 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	330e      	adds	r3, #14
 80034ca:	2204      	movs	r2, #4
 80034cc:	4619      	mov	r1, r3
 80034ce:	f44f 7080 	mov.w	r0, #256	; 0x100
 80034d2:	f7ff f969 	bl	80027a8 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	330a      	adds	r3, #10
 80034da:	2204      	movs	r2, #4
 80034dc:	4619      	mov	r1, r3
 80034de:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80034e2:	f7ff f961 	bl	80027a8 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	3306      	adds	r3, #6
 80034ea:	2204      	movs	r2, #4
 80034ec:	4619      	mov	r1, r3
 80034ee:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80034f2:	f7ff f959 	bl	80027a8 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80034f6:	4b0c      	ldr	r3, [pc, #48]	; (8003528 <wizchip_getnetinfo+0x78>)
 80034f8:	781a      	ldrb	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80034fe:	4b0a      	ldr	r3, [pc, #40]	; (8003528 <wizchip_getnetinfo+0x78>)
 8003500:	785a      	ldrb	r2, [r3, #1]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8003506:	4b08      	ldr	r3, [pc, #32]	; (8003528 <wizchip_getnetinfo+0x78>)
 8003508:	789a      	ldrb	r2, [r3, #2]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 800350e:	4b06      	ldr	r3, [pc, #24]	; (8003528 <wizchip_getnetinfo+0x78>)
 8003510:	78da      	ldrb	r2, [r3, #3]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8003516:	4b05      	ldr	r3, [pc, #20]	; (800352c <wizchip_getnetinfo+0x7c>)
 8003518:	781a      	ldrb	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	759a      	strb	r2, [r3, #22]
}
 800351e:	bf00      	nop
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	20001e34 	.word	0x20001e34
 800352c:	20001e38 	.word	0x20001e38

08003530 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003530:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003568 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003534:	480d      	ldr	r0, [pc, #52]	; (800356c <LoopForever+0x6>)
  ldr r1, =_edata
 8003536:	490e      	ldr	r1, [pc, #56]	; (8003570 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003538:	4a0e      	ldr	r2, [pc, #56]	; (8003574 <LoopForever+0xe>)
  movs r3, #0
 800353a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800353c:	e002      	b.n	8003544 <LoopCopyDataInit>

0800353e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800353e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003540:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003542:	3304      	adds	r3, #4

08003544 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003544:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003546:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003548:	d3f9      	bcc.n	800353e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800354a:	4a0b      	ldr	r2, [pc, #44]	; (8003578 <LoopForever+0x12>)
  ldr r4, =_ebss
 800354c:	4c0b      	ldr	r4, [pc, #44]	; (800357c <LoopForever+0x16>)
  movs r3, #0
 800354e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003550:	e001      	b.n	8003556 <LoopFillZerobss>

08003552 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003552:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003554:	3204      	adds	r2, #4

08003556 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003556:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003558:	d3fb      	bcc.n	8003552 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800355a:	f7ff f879 	bl	8002650 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800355e:	f004 f997 	bl	8007890 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003562:	f7fd fafd 	bl	8000b60 <main>

08003566 <LoopForever>:

LoopForever:
    b LoopForever
 8003566:	e7fe      	b.n	8003566 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003568:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800356c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003570:	200008a8 	.word	0x200008a8
  ldr r2, =_sidata
 8003574:	08007d28 	.word	0x08007d28
  ldr r2, =_sbss
 8003578:	200008a8 	.word	0x200008a8
  ldr r4, =_ebss
 800357c:	20001e50 	.word	0x20001e50

08003580 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003580:	e7fe      	b.n	8003580 <ADC1_IRQHandler>
	...

08003584 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003588:	4b08      	ldr	r3, [pc, #32]	; (80035ac <HAL_Init+0x28>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a07      	ldr	r2, [pc, #28]	; (80035ac <HAL_Init+0x28>)
 800358e:	f043 0310 	orr.w	r3, r3, #16
 8003592:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003594:	2003      	movs	r0, #3
 8003596:	f000 f973 	bl	8003880 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800359a:	2000      	movs	r0, #0
 800359c:	f000 f808 	bl	80035b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80035a0:	f7fe fe42 	bl	8002228 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40022000 	.word	0x40022000

080035b0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80035b8:	4b12      	ldr	r3, [pc, #72]	; (8003604 <HAL_InitTick+0x54>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	4b12      	ldr	r3, [pc, #72]	; (8003608 <HAL_InitTick+0x58>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	4619      	mov	r1, r3
 80035c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80035ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 f999 	bl	8003906 <HAL_SYSTICK_Config>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e00e      	b.n	80035fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b0f      	cmp	r3, #15
 80035e2:	d80a      	bhi.n	80035fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035e4:	2200      	movs	r2, #0
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ec:	f000 f953 	bl	8003896 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035f0:	4a06      	ldr	r2, [pc, #24]	; (800360c <HAL_InitTick+0x5c>)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e000      	b.n	80035fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	2000080c 	.word	0x2000080c
 8003608:	20000840 	.word	0x20000840
 800360c:	2000083c 	.word	0x2000083c

08003610 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003614:	4b06      	ldr	r3, [pc, #24]	; (8003630 <HAL_IncTick+0x20>)
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	461a      	mov	r2, r3
 800361a:	4b06      	ldr	r3, [pc, #24]	; (8003634 <HAL_IncTick+0x24>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4413      	add	r3, r2
 8003620:	4a04      	ldr	r2, [pc, #16]	; (8003634 <HAL_IncTick+0x24>)
 8003622:	6013      	str	r3, [r2, #0]
}
 8003624:	bf00      	nop
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	20000840 	.word	0x20000840
 8003634:	20001e3c 	.word	0x20001e3c

08003638 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  return uwTick;  
 800363c:	4b03      	ldr	r3, [pc, #12]	; (800364c <HAL_GetTick+0x14>)
 800363e:	681b      	ldr	r3, [r3, #0]
}
 8003640:	4618      	mov	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	20001e3c 	.word	0x20001e3c

08003650 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003658:	f7ff ffee 	bl	8003638 <HAL_GetTick>
 800365c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003668:	d005      	beq.n	8003676 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800366a:	4b0a      	ldr	r3, [pc, #40]	; (8003694 <HAL_Delay+0x44>)
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	461a      	mov	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	4413      	add	r3, r2
 8003674:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003676:	bf00      	nop
 8003678:	f7ff ffde 	bl	8003638 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	429a      	cmp	r2, r3
 8003686:	d8f7      	bhi.n	8003678 <HAL_Delay+0x28>
  {
  }
}
 8003688:	bf00      	nop
 800368a:	bf00      	nop
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	20000840 	.word	0x20000840

08003698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036a8:	4b0c      	ldr	r3, [pc, #48]	; (80036dc <__NVIC_SetPriorityGrouping+0x44>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036b4:	4013      	ands	r3, r2
 80036b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ca:	4a04      	ldr	r2, [pc, #16]	; (80036dc <__NVIC_SetPriorityGrouping+0x44>)
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	60d3      	str	r3, [r2, #12]
}
 80036d0:	bf00      	nop
 80036d2:	3714      	adds	r7, #20
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr
 80036dc:	e000ed00 	.word	0xe000ed00

080036e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036e4:	4b04      	ldr	r3, [pc, #16]	; (80036f8 <__NVIC_GetPriorityGrouping+0x18>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	0a1b      	lsrs	r3, r3, #8
 80036ea:	f003 0307 	and.w	r3, r3, #7
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000ed00 	.word	0xe000ed00

080036fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b083      	sub	sp, #12
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370a:	2b00      	cmp	r3, #0
 800370c:	db0b      	blt.n	8003726 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	f003 021f 	and.w	r2, r3, #31
 8003714:	4907      	ldr	r1, [pc, #28]	; (8003734 <__NVIC_EnableIRQ+0x38>)
 8003716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371a:	095b      	lsrs	r3, r3, #5
 800371c:	2001      	movs	r0, #1
 800371e:	fa00 f202 	lsl.w	r2, r0, r2
 8003722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003726:	bf00      	nop
 8003728:	370c      	adds	r7, #12
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	e000e100 	.word	0xe000e100

08003738 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003746:	2b00      	cmp	r3, #0
 8003748:	db12      	blt.n	8003770 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800374a:	79fb      	ldrb	r3, [r7, #7]
 800374c:	f003 021f 	and.w	r2, r3, #31
 8003750:	490a      	ldr	r1, [pc, #40]	; (800377c <__NVIC_DisableIRQ+0x44>)
 8003752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003756:	095b      	lsrs	r3, r3, #5
 8003758:	2001      	movs	r0, #1
 800375a:	fa00 f202 	lsl.w	r2, r0, r2
 800375e:	3320      	adds	r3, #32
 8003760:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003764:	f3bf 8f4f 	dsb	sy
}
 8003768:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800376a:	f3bf 8f6f 	isb	sy
}
 800376e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr
 800377c:	e000e100 	.word	0xe000e100

08003780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	4603      	mov	r3, r0
 8003788:	6039      	str	r1, [r7, #0]
 800378a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800378c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003790:	2b00      	cmp	r3, #0
 8003792:	db0a      	blt.n	80037aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	b2da      	uxtb	r2, r3
 8003798:	490c      	ldr	r1, [pc, #48]	; (80037cc <__NVIC_SetPriority+0x4c>)
 800379a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800379e:	0112      	lsls	r2, r2, #4
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	440b      	add	r3, r1
 80037a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037a8:	e00a      	b.n	80037c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	4908      	ldr	r1, [pc, #32]	; (80037d0 <__NVIC_SetPriority+0x50>)
 80037b0:	79fb      	ldrb	r3, [r7, #7]
 80037b2:	f003 030f 	and.w	r3, r3, #15
 80037b6:	3b04      	subs	r3, #4
 80037b8:	0112      	lsls	r2, r2, #4
 80037ba:	b2d2      	uxtb	r2, r2
 80037bc:	440b      	add	r3, r1
 80037be:	761a      	strb	r2, [r3, #24]
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	e000e100 	.word	0xe000e100
 80037d0:	e000ed00 	.word	0xe000ed00

080037d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b089      	sub	sp, #36	; 0x24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f003 0307 	and.w	r3, r3, #7
 80037e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	f1c3 0307 	rsb	r3, r3, #7
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	bf28      	it	cs
 80037f2:	2304      	movcs	r3, #4
 80037f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	3304      	adds	r3, #4
 80037fa:	2b06      	cmp	r3, #6
 80037fc:	d902      	bls.n	8003804 <NVIC_EncodePriority+0x30>
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	3b03      	subs	r3, #3
 8003802:	e000      	b.n	8003806 <NVIC_EncodePriority+0x32>
 8003804:	2300      	movs	r3, #0
 8003806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003808:	f04f 32ff 	mov.w	r2, #4294967295
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43da      	mvns	r2, r3
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	401a      	ands	r2, r3
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800381c:	f04f 31ff 	mov.w	r1, #4294967295
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	fa01 f303 	lsl.w	r3, r1, r3
 8003826:	43d9      	mvns	r1, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800382c:	4313      	orrs	r3, r2
         );
}
 800382e:	4618      	mov	r0, r3
 8003830:	3724      	adds	r7, #36	; 0x24
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
	...

0800383c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	3b01      	subs	r3, #1
 8003848:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800384c:	d301      	bcc.n	8003852 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800384e:	2301      	movs	r3, #1
 8003850:	e00f      	b.n	8003872 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003852:	4a0a      	ldr	r2, [pc, #40]	; (800387c <SysTick_Config+0x40>)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3b01      	subs	r3, #1
 8003858:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800385a:	210f      	movs	r1, #15
 800385c:	f04f 30ff 	mov.w	r0, #4294967295
 8003860:	f7ff ff8e 	bl	8003780 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003864:	4b05      	ldr	r3, [pc, #20]	; (800387c <SysTick_Config+0x40>)
 8003866:	2200      	movs	r2, #0
 8003868:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800386a:	4b04      	ldr	r3, [pc, #16]	; (800387c <SysTick_Config+0x40>)
 800386c:	2207      	movs	r2, #7
 800386e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3708      	adds	r7, #8
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	e000e010 	.word	0xe000e010

08003880 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f7ff ff05 	bl	8003698 <__NVIC_SetPriorityGrouping>
}
 800388e:	bf00      	nop
 8003890:	3708      	adds	r7, #8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b086      	sub	sp, #24
 800389a:	af00      	add	r7, sp, #0
 800389c:	4603      	mov	r3, r0
 800389e:	60b9      	str	r1, [r7, #8]
 80038a0:	607a      	str	r2, [r7, #4]
 80038a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038a4:	2300      	movs	r3, #0
 80038a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038a8:	f7ff ff1a 	bl	80036e0 <__NVIC_GetPriorityGrouping>
 80038ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	68b9      	ldr	r1, [r7, #8]
 80038b2:	6978      	ldr	r0, [r7, #20]
 80038b4:	f7ff ff8e 	bl	80037d4 <NVIC_EncodePriority>
 80038b8:	4602      	mov	r2, r0
 80038ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038be:	4611      	mov	r1, r2
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff ff5d 	bl	8003780 <__NVIC_SetPriority>
}
 80038c6:	bf00      	nop
 80038c8:	3718      	adds	r7, #24
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b082      	sub	sp, #8
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	4603      	mov	r3, r0
 80038d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff ff0d 	bl	80036fc <__NVIC_EnableIRQ>
}
 80038e2:	bf00      	nop
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b082      	sub	sp, #8
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	4603      	mov	r3, r0
 80038f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80038f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff ff1d 	bl	8003738 <__NVIC_DisableIRQ>
}
 80038fe:	bf00      	nop
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	b082      	sub	sp, #8
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f7ff ff94 	bl	800383c <SysTick_Config>
 8003914:	4603      	mov	r3, r0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
	...

08003920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003920:	b480      	push	{r7}
 8003922:	b087      	sub	sp, #28
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800392e:	e14e      	b.n	8003bce <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	2101      	movs	r1, #1
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	fa01 f303 	lsl.w	r3, r1, r3
 800393c:	4013      	ands	r3, r2
 800393e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 8140 	beq.w	8003bc8 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f003 0303 	and.w	r3, r3, #3
 8003950:	2b01      	cmp	r3, #1
 8003952:	d005      	beq.n	8003960 <HAL_GPIO_Init+0x40>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f003 0303 	and.w	r3, r3, #3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d130      	bne.n	80039c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	005b      	lsls	r3, r3, #1
 800396a:	2203      	movs	r2, #3
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	43db      	mvns	r3, r3
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4013      	ands	r3, r2
 8003976:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	68da      	ldr	r2, [r3, #12]
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	4313      	orrs	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003996:	2201      	movs	r2, #1
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	fa02 f303 	lsl.w	r3, r2, r3
 800399e:	43db      	mvns	r3, r3
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	4013      	ands	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	091b      	lsrs	r3, r3, #4
 80039ac:	f003 0201 	and.w	r2, r3, #1
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	693a      	ldr	r2, [r7, #16]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f003 0303 	and.w	r3, r3, #3
 80039ca:	2b03      	cmp	r3, #3
 80039cc:	d017      	beq.n	80039fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	005b      	lsls	r3, r3, #1
 80039d8:	2203      	movs	r2, #3
 80039da:	fa02 f303 	lsl.w	r3, r2, r3
 80039de:	43db      	mvns	r3, r3
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	4013      	ands	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	005b      	lsls	r3, r3, #1
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	693a      	ldr	r2, [r7, #16]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d123      	bne.n	8003a52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	08da      	lsrs	r2, r3, #3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3208      	adds	r2, #8
 8003a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	220f      	movs	r2, #15
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43db      	mvns	r3, r3
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	691a      	ldr	r2, [r3, #16]
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	f003 0307 	and.w	r3, r3, #7
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	08da      	lsrs	r2, r3, #3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	3208      	adds	r2, #8
 8003a4c:	6939      	ldr	r1, [r7, #16]
 8003a4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	2203      	movs	r2, #3
 8003a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a62:	43db      	mvns	r3, r3
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	4013      	ands	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f003 0203 	and.w	r2, r3, #3
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	f000 809a 	beq.w	8003bc8 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a94:	4b55      	ldr	r3, [pc, #340]	; (8003bec <HAL_GPIO_Init+0x2cc>)
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	4a54      	ldr	r2, [pc, #336]	; (8003bec <HAL_GPIO_Init+0x2cc>)
 8003a9a:	f043 0301 	orr.w	r3, r3, #1
 8003a9e:	6193      	str	r3, [r2, #24]
 8003aa0:	4b52      	ldr	r3, [pc, #328]	; (8003bec <HAL_GPIO_Init+0x2cc>)
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003aac:	4a50      	ldr	r2, [pc, #320]	; (8003bf0 <HAL_GPIO_Init+0x2d0>)
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	089b      	lsrs	r3, r3, #2
 8003ab2:	3302      	adds	r3, #2
 8003ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f003 0303 	and.w	r3, r3, #3
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	220f      	movs	r2, #15
 8003ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac8:	43db      	mvns	r3, r3
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	4013      	ands	r3, r2
 8003ace:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003ad6:	d013      	beq.n	8003b00 <HAL_GPIO_Init+0x1e0>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a46      	ldr	r2, [pc, #280]	; (8003bf4 <HAL_GPIO_Init+0x2d4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d00d      	beq.n	8003afc <HAL_GPIO_Init+0x1dc>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a45      	ldr	r2, [pc, #276]	; (8003bf8 <HAL_GPIO_Init+0x2d8>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d007      	beq.n	8003af8 <HAL_GPIO_Init+0x1d8>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a44      	ldr	r2, [pc, #272]	; (8003bfc <HAL_GPIO_Init+0x2dc>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d101      	bne.n	8003af4 <HAL_GPIO_Init+0x1d4>
 8003af0:	2303      	movs	r3, #3
 8003af2:	e006      	b.n	8003b02 <HAL_GPIO_Init+0x1e2>
 8003af4:	2305      	movs	r3, #5
 8003af6:	e004      	b.n	8003b02 <HAL_GPIO_Init+0x1e2>
 8003af8:	2302      	movs	r3, #2
 8003afa:	e002      	b.n	8003b02 <HAL_GPIO_Init+0x1e2>
 8003afc:	2301      	movs	r3, #1
 8003afe:	e000      	b.n	8003b02 <HAL_GPIO_Init+0x1e2>
 8003b00:	2300      	movs	r3, #0
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	f002 0203 	and.w	r2, r2, #3
 8003b08:	0092      	lsls	r2, r2, #2
 8003b0a:	4093      	lsls	r3, r2
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b12:	4937      	ldr	r1, [pc, #220]	; (8003bf0 <HAL_GPIO_Init+0x2d0>)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	089b      	lsrs	r3, r3, #2
 8003b18:	3302      	adds	r3, #2
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b20:	4b37      	ldr	r3, [pc, #220]	; (8003c00 <HAL_GPIO_Init+0x2e0>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003b44:	4a2e      	ldr	r2, [pc, #184]	; (8003c00 <HAL_GPIO_Init+0x2e0>)
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003b4a:	4b2d      	ldr	r3, [pc, #180]	; (8003c00 <HAL_GPIO_Init+0x2e0>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	43db      	mvns	r3, r3
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4013      	ands	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003b66:	693a      	ldr	r2, [r7, #16]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003b6e:	4a24      	ldr	r2, [pc, #144]	; (8003c00 <HAL_GPIO_Init+0x2e0>)
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b74:	4b22      	ldr	r3, [pc, #136]	; (8003c00 <HAL_GPIO_Init+0x2e0>)
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	4013      	ands	r3, r2
 8003b82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003b98:	4a19      	ldr	r2, [pc, #100]	; (8003c00 <HAL_GPIO_Init+0x2e0>)
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b9e:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <HAL_GPIO_Init+0x2e0>)
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	4013      	ands	r3, r2
 8003bac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d003      	beq.n	8003bc2 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003bc2:	4a0f      	ldr	r2, [pc, #60]	; (8003c00 <HAL_GPIO_Init+0x2e0>)
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f47f aea9 	bne.w	8003930 <HAL_GPIO_Init+0x10>
  }
}
 8003bde:	bf00      	nop
 8003be0:	bf00      	nop
 8003be2:	371c      	adds	r7, #28
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	40010000 	.word	0x40010000
 8003bf4:	48000400 	.word	0x48000400
 8003bf8:	48000800 	.word	0x48000800
 8003bfc:	48000c00 	.word	0x48000c00
 8003c00:	40010400 	.word	0x40010400

08003c04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	460b      	mov	r3, r1
 8003c0e:	807b      	strh	r3, [r7, #2]
 8003c10:	4613      	mov	r3, r2
 8003c12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c14:	787b      	ldrb	r3, [r7, #1]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c1a:	887a      	ldrh	r2, [r7, #2]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c20:	e002      	b.n	8003c28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c22:	887a      	ldrh	r2, [r7, #2]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b082      	sub	sp, #8
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c3e:	4b08      	ldr	r3, [pc, #32]	; (8003c60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c40:	695a      	ldr	r2, [r3, #20]
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	4013      	ands	r3, r2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d006      	beq.n	8003c58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c4a:	4a05      	ldr	r2, [pc, #20]	; (8003c60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c4c:	88fb      	ldrh	r3, [r7, #6]
 8003c4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c50:	88fb      	ldrh	r3, [r7, #6]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fd fb44 	bl	80012e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c58:	bf00      	nop
 8003c5a:	3708      	adds	r7, #8
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40010400 	.word	0x40010400

08003c64 <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003c64:	b480      	push	{r7}
 8003c66:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8003c68:	4b05      	ldr	r3, [pc, #20]	; (8003c80 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a04      	ldr	r2, [pc, #16]	; (8003c80 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003c6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c72:	6013      	str	r3, [r2, #0]
}
 8003c74:	bf00      	nop
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40007000 	.word	0x40007000

08003c84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c94:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003c9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d102      	bne.n	8003caa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	f001 b823 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003caa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003cae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 817d 	beq.w	8003fba <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003cc0:	4bbc      	ldr	r3, [pc, #752]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f003 030c 	and.w	r3, r3, #12
 8003cc8:	2b04      	cmp	r3, #4
 8003cca:	d00c      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ccc:	4bb9      	ldr	r3, [pc, #740]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f003 030c 	and.w	r3, r3, #12
 8003cd4:	2b08      	cmp	r3, #8
 8003cd6:	d15c      	bne.n	8003d92 <HAL_RCC_OscConfig+0x10e>
 8003cd8:	4bb6      	ldr	r3, [pc, #728]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce4:	d155      	bne.n	8003d92 <HAL_RCC_OscConfig+0x10e>
 8003ce6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cea:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cee:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003cf2:	fa93 f3a3 	rbit	r3, r3
 8003cf6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8003cfa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cfe:	fab3 f383 	clz	r3, r3
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	095b      	lsrs	r3, r3, #5
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	f043 0301 	orr.w	r3, r3, #1
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d102      	bne.n	8003d18 <HAL_RCC_OscConfig+0x94>
 8003d12:	4ba8      	ldr	r3, [pc, #672]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	e015      	b.n	8003d44 <HAL_RCC_OscConfig+0xc0>
 8003d18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d1c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d20:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003d24:	fa93 f3a3 	rbit	r3, r3
 8003d28:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003d2c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d30:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003d34:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003d38:	fa93 f3a3 	rbit	r3, r3
 8003d3c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003d40:	4b9c      	ldr	r3, [pc, #624]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d44:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d48:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003d4c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003d50:	fa92 f2a2 	rbit	r2, r2
 8003d54:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8003d58:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003d5c:	fab2 f282 	clz	r2, r2
 8003d60:	b2d2      	uxtb	r2, r2
 8003d62:	f042 0220 	orr.w	r2, r2, #32
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	f002 021f 	and.w	r2, r2, #31
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d72:	4013      	ands	r3, r2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	f000 811f 	beq.w	8003fb8 <HAL_RCC_OscConfig+0x334>
 8003d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f040 8116 	bne.w	8003fb8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	f000 bfaf 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003d96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003da2:	d106      	bne.n	8003db2 <HAL_RCC_OscConfig+0x12e>
 8003da4:	4b83      	ldr	r3, [pc, #524]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a82      	ldr	r2, [pc, #520]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003daa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dae:	6013      	str	r3, [r2, #0]
 8003db0:	e036      	b.n	8003e20 <HAL_RCC_OscConfig+0x19c>
 8003db2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003db6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10c      	bne.n	8003ddc <HAL_RCC_OscConfig+0x158>
 8003dc2:	4b7c      	ldr	r3, [pc, #496]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a7b      	ldr	r2, [pc, #492]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003dc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dcc:	6013      	str	r3, [r2, #0]
 8003dce:	4b79      	ldr	r3, [pc, #484]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a78      	ldr	r2, [pc, #480]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003dd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	e021      	b.n	8003e20 <HAL_RCC_OscConfig+0x19c>
 8003ddc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003de0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003dec:	d10c      	bne.n	8003e08 <HAL_RCC_OscConfig+0x184>
 8003dee:	4b71      	ldr	r3, [pc, #452]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a70      	ldr	r2, [pc, #448]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003df8:	6013      	str	r3, [r2, #0]
 8003dfa:	4b6e      	ldr	r3, [pc, #440]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a6d      	ldr	r2, [pc, #436]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003e00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e04:	6013      	str	r3, [r2, #0]
 8003e06:	e00b      	b.n	8003e20 <HAL_RCC_OscConfig+0x19c>
 8003e08:	4b6a      	ldr	r3, [pc, #424]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a69      	ldr	r2, [pc, #420]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003e0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e12:	6013      	str	r3, [r2, #0]
 8003e14:	4b67      	ldr	r3, [pc, #412]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a66      	ldr	r2, [pc, #408]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003e1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e1e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e20:	4b64      	ldr	r3, [pc, #400]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e24:	f023 020f 	bic.w	r2, r3, #15
 8003e28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e2c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	495f      	ldr	r1, [pc, #380]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003e3e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d059      	beq.n	8003efe <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e4a:	f7ff fbf5 	bl	8003638 <HAL_GetTick>
 8003e4e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e52:	e00a      	b.n	8003e6a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e54:	f7ff fbf0 	bl	8003638 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b64      	cmp	r3, #100	; 0x64
 8003e62:	d902      	bls.n	8003e6a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	f000 bf43 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>
 8003e6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e6e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e72:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003e76:	fa93 f3a3 	rbit	r3, r3
 8003e7a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003e7e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e82:	fab3 f383 	clz	r3, r3
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	095b      	lsrs	r3, r3, #5
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	f043 0301 	orr.w	r3, r3, #1
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b01      	cmp	r3, #1
 8003e94:	d102      	bne.n	8003e9c <HAL_RCC_OscConfig+0x218>
 8003e96:	4b47      	ldr	r3, [pc, #284]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	e015      	b.n	8003ec8 <HAL_RCC_OscConfig+0x244>
 8003e9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ea0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8003ea8:	fa93 f3a3 	rbit	r3, r3
 8003eac:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003eb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003eb4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003eb8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8003ebc:	fa93 f3a3 	rbit	r3, r3
 8003ec0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003ec4:	4b3b      	ldr	r3, [pc, #236]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003ecc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003ed0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003ed4:	fa92 f2a2 	rbit	r2, r2
 8003ed8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003edc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003ee0:	fab2 f282 	clz	r2, r2
 8003ee4:	b2d2      	uxtb	r2, r2
 8003ee6:	f042 0220 	orr.w	r2, r2, #32
 8003eea:	b2d2      	uxtb	r2, r2
 8003eec:	f002 021f 	and.w	r2, r2, #31
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0ab      	beq.n	8003e54 <HAL_RCC_OscConfig+0x1d0>
 8003efc:	e05d      	b.n	8003fba <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efe:	f7ff fb9b 	bl	8003638 <HAL_GetTick>
 8003f02:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f06:	e00a      	b.n	8003f1e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f08:	f7ff fb96 	bl	8003638 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	2b64      	cmp	r3, #100	; 0x64
 8003f16:	d902      	bls.n	8003f1e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003f18:	2303      	movs	r3, #3
 8003f1a:	f000 bee9 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>
 8003f1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f22:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f26:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003f2a:	fa93 f3a3 	rbit	r3, r3
 8003f2e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003f32:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f36:	fab3 f383 	clz	r3, r3
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	095b      	lsrs	r3, r3, #5
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	f043 0301 	orr.w	r3, r3, #1
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d102      	bne.n	8003f50 <HAL_RCC_OscConfig+0x2cc>
 8003f4a:	4b1a      	ldr	r3, [pc, #104]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	e015      	b.n	8003f7c <HAL_RCC_OscConfig+0x2f8>
 8003f50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f54:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f58:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003f5c:	fa93 f3a3 	rbit	r3, r3
 8003f60:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003f64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f68:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003f6c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003f70:	fa93 f3a3 	rbit	r3, r3
 8003f74:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8003f78:	4b0e      	ldr	r3, [pc, #56]	; (8003fb4 <HAL_RCC_OscConfig+0x330>)
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f80:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003f84:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003f88:	fa92 f2a2 	rbit	r2, r2
 8003f8c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003f90:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003f94:	fab2 f282 	clz	r2, r2
 8003f98:	b2d2      	uxtb	r2, r2
 8003f9a:	f042 0220 	orr.w	r2, r2, #32
 8003f9e:	b2d2      	uxtb	r2, r2
 8003fa0:	f002 021f 	and.w	r2, r2, #31
 8003fa4:	2101      	movs	r1, #1
 8003fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8003faa:	4013      	ands	r3, r2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1ab      	bne.n	8003f08 <HAL_RCC_OscConfig+0x284>
 8003fb0:	e003      	b.n	8003fba <HAL_RCC_OscConfig+0x336>
 8003fb2:	bf00      	nop
 8003fb4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003fbe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f000 817d 	beq.w	80042ca <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003fd0:	4ba6      	ldr	r3, [pc, #664]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f003 030c 	and.w	r3, r3, #12
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00b      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003fdc:	4ba3      	ldr	r3, [pc, #652]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f003 030c 	and.w	r3, r3, #12
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d172      	bne.n	80040ce <HAL_RCC_OscConfig+0x44a>
 8003fe8:	4ba0      	ldr	r3, [pc, #640]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d16c      	bne.n	80040ce <HAL_RCC_OscConfig+0x44a>
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ffa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8003ffe:	fa93 f3a3 	rbit	r3, r3
 8004002:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004006:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800400a:	fab3 f383 	clz	r3, r3
 800400e:	b2db      	uxtb	r3, r3
 8004010:	095b      	lsrs	r3, r3, #5
 8004012:	b2db      	uxtb	r3, r3
 8004014:	f043 0301 	orr.w	r3, r3, #1
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b01      	cmp	r3, #1
 800401c:	d102      	bne.n	8004024 <HAL_RCC_OscConfig+0x3a0>
 800401e:	4b93      	ldr	r3, [pc, #588]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	e013      	b.n	800404c <HAL_RCC_OscConfig+0x3c8>
 8004024:	2302      	movs	r3, #2
 8004026:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800402e:	fa93 f3a3 	rbit	r3, r3
 8004032:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004036:	2302      	movs	r3, #2
 8004038:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800403c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004040:	fa93 f3a3 	rbit	r3, r3
 8004044:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004048:	4b88      	ldr	r3, [pc, #544]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 800404a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404c:	2202      	movs	r2, #2
 800404e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004052:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004056:	fa92 f2a2 	rbit	r2, r2
 800405a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800405e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004062:	fab2 f282 	clz	r2, r2
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	f042 0220 	orr.w	r2, r2, #32
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	f002 021f 	and.w	r2, r2, #31
 8004072:	2101      	movs	r1, #1
 8004074:	fa01 f202 	lsl.w	r2, r1, r2
 8004078:	4013      	ands	r3, r2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00a      	beq.n	8004094 <HAL_RCC_OscConfig+0x410>
 800407e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004082:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d002      	beq.n	8004094 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	f000 be2e 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004094:	4b75      	ldr	r3, [pc, #468]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800409c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	21f8      	movs	r1, #248	; 0xf8
 80040aa:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ae:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80040b2:	fa91 f1a1 	rbit	r1, r1
 80040b6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80040ba:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80040be:	fab1 f181 	clz	r1, r1
 80040c2:	b2c9      	uxtb	r1, r1
 80040c4:	408b      	lsls	r3, r1
 80040c6:	4969      	ldr	r1, [pc, #420]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040cc:	e0fd      	b.n	80042ca <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80040d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 8088 	beq.w	80041f0 <HAL_RCC_OscConfig+0x56c>
 80040e0:	2301      	movs	r3, #1
 80040e2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80040ea:	fa93 f3a3 	rbit	r3, r3
 80040ee:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80040f2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040f6:	fab3 f383 	clz	r3, r3
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004100:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	461a      	mov	r2, r3
 8004108:	2301      	movs	r3, #1
 800410a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800410c:	f7ff fa94 	bl	8003638 <HAL_GetTick>
 8004110:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004114:	e00a      	b.n	800412c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004116:	f7ff fa8f 	bl	8003638 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d902      	bls.n	800412c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	f000 bde2 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>
 800412c:	2302      	movs	r3, #2
 800412e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004132:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004136:	fa93 f3a3 	rbit	r3, r3
 800413a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800413e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004142:	fab3 f383 	clz	r3, r3
 8004146:	b2db      	uxtb	r3, r3
 8004148:	095b      	lsrs	r3, r3, #5
 800414a:	b2db      	uxtb	r3, r3
 800414c:	f043 0301 	orr.w	r3, r3, #1
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b01      	cmp	r3, #1
 8004154:	d102      	bne.n	800415c <HAL_RCC_OscConfig+0x4d8>
 8004156:	4b45      	ldr	r3, [pc, #276]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	e013      	b.n	8004184 <HAL_RCC_OscConfig+0x500>
 800415c:	2302      	movs	r3, #2
 800415e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004162:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004166:	fa93 f3a3 	rbit	r3, r3
 800416a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800416e:	2302      	movs	r3, #2
 8004170:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004174:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004178:	fa93 f3a3 	rbit	r3, r3
 800417c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004180:	4b3a      	ldr	r3, [pc, #232]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 8004182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004184:	2202      	movs	r2, #2
 8004186:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800418a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800418e:	fa92 f2a2 	rbit	r2, r2
 8004192:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004196:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800419a:	fab2 f282 	clz	r2, r2
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	f042 0220 	orr.w	r2, r2, #32
 80041a4:	b2d2      	uxtb	r2, r2
 80041a6:	f002 021f 	and.w	r2, r2, #31
 80041aa:	2101      	movs	r1, #1
 80041ac:	fa01 f202 	lsl.w	r2, r1, r2
 80041b0:	4013      	ands	r3, r2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d0af      	beq.n	8004116 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b6:	4b2d      	ldr	r3, [pc, #180]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80041c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	21f8      	movs	r1, #248	; 0xf8
 80041cc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80041d4:	fa91 f1a1 	rbit	r1, r1
 80041d8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80041dc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80041e0:	fab1 f181 	clz	r1, r1
 80041e4:	b2c9      	uxtb	r1, r1
 80041e6:	408b      	lsls	r3, r1
 80041e8:	4920      	ldr	r1, [pc, #128]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	600b      	str	r3, [r1, #0]
 80041ee:	e06c      	b.n	80042ca <HAL_RCC_OscConfig+0x646>
 80041f0:	2301      	movs	r3, #1
 80041f2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041f6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80041fa:	fa93 f3a3 	rbit	r3, r3
 80041fe:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004202:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004206:	fab3 f383 	clz	r3, r3
 800420a:	b2db      	uxtb	r3, r3
 800420c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004210:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	461a      	mov	r2, r3
 8004218:	2300      	movs	r3, #0
 800421a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421c:	f7ff fa0c 	bl	8003638 <HAL_GetTick>
 8004220:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004224:	e00a      	b.n	800423c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004226:	f7ff fa07 	bl	8003638 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d902      	bls.n	800423c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	f000 bd5a 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>
 800423c:	2302      	movs	r3, #2
 800423e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004242:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004246:	fa93 f3a3 	rbit	r3, r3
 800424a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800424e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004252:	fab3 f383 	clz	r3, r3
 8004256:	b2db      	uxtb	r3, r3
 8004258:	095b      	lsrs	r3, r3, #5
 800425a:	b2db      	uxtb	r3, r3
 800425c:	f043 0301 	orr.w	r3, r3, #1
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b01      	cmp	r3, #1
 8004264:	d104      	bne.n	8004270 <HAL_RCC_OscConfig+0x5ec>
 8004266:	4b01      	ldr	r3, [pc, #4]	; (800426c <HAL_RCC_OscConfig+0x5e8>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	e015      	b.n	8004298 <HAL_RCC_OscConfig+0x614>
 800426c:	40021000 	.word	0x40021000
 8004270:	2302      	movs	r3, #2
 8004272:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004276:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800427a:	fa93 f3a3 	rbit	r3, r3
 800427e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004282:	2302      	movs	r3, #2
 8004284:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004288:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800428c:	fa93 f3a3 	rbit	r3, r3
 8004290:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004294:	4bc8      	ldr	r3, [pc, #800]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	2202      	movs	r2, #2
 800429a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800429e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80042a2:	fa92 f2a2 	rbit	r2, r2
 80042a6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80042aa:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80042ae:	fab2 f282 	clz	r2, r2
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	f042 0220 	orr.w	r2, r2, #32
 80042b8:	b2d2      	uxtb	r2, r2
 80042ba:	f002 021f 	and.w	r2, r2, #31
 80042be:	2101      	movs	r1, #1
 80042c0:	fa01 f202 	lsl.w	r2, r1, r2
 80042c4:	4013      	ands	r3, r2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d1ad      	bne.n	8004226 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0308 	and.w	r3, r3, #8
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f000 8110 	beq.w	8004500 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d079      	beq.n	80043e4 <HAL_RCC_OscConfig+0x760>
 80042f0:	2301      	movs	r3, #1
 80042f2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80042fa:	fa93 f3a3 	rbit	r3, r3
 80042fe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004302:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004306:	fab3 f383 	clz	r3, r3
 800430a:	b2db      	uxtb	r3, r3
 800430c:	461a      	mov	r2, r3
 800430e:	4bab      	ldr	r3, [pc, #684]	; (80045bc <HAL_RCC_OscConfig+0x938>)
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	461a      	mov	r2, r3
 8004316:	2301      	movs	r3, #1
 8004318:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800431a:	f7ff f98d 	bl	8003638 <HAL_GetTick>
 800431e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004322:	e00a      	b.n	800433a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004324:	f7ff f988 	bl	8003638 <HAL_GetTick>
 8004328:	4602      	mov	r2, r0
 800432a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d902      	bls.n	800433a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	f000 bcdb 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>
 800433a:	2302      	movs	r3, #2
 800433c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004340:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004344:	fa93 f3a3 	rbit	r3, r3
 8004348:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800434c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004350:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004354:	2202      	movs	r2, #2
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800435c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	fa93 f2a3 	rbit	r2, r3
 8004366:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800436a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004374:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004378:	2202      	movs	r2, #2
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004380:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	fa93 f2a3 	rbit	r2, r3
 800438a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800438e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004392:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004394:	4b88      	ldr	r3, [pc, #544]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 8004396:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004398:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800439c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80043a0:	2102      	movs	r1, #2
 80043a2:	6019      	str	r1, [r3, #0]
 80043a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043a8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	fa93 f1a3 	rbit	r1, r3
 80043b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043b6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80043ba:	6019      	str	r1, [r3, #0]
  return result;
 80043bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043c0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	fab3 f383 	clz	r3, r3
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80043d0:	b2db      	uxtb	r3, r3
 80043d2:	f003 031f 	and.w	r3, r3, #31
 80043d6:	2101      	movs	r1, #1
 80043d8:	fa01 f303 	lsl.w	r3, r1, r3
 80043dc:	4013      	ands	r3, r2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0a0      	beq.n	8004324 <HAL_RCC_OscConfig+0x6a0>
 80043e2:	e08d      	b.n	8004500 <HAL_RCC_OscConfig+0x87c>
 80043e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043e8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80043ec:	2201      	movs	r2, #1
 80043ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043f4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	fa93 f2a3 	rbit	r2, r3
 80043fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004402:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004406:	601a      	str	r2, [r3, #0]
  return result;
 8004408:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800440c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004410:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004412:	fab3 f383 	clz	r3, r3
 8004416:	b2db      	uxtb	r3, r3
 8004418:	461a      	mov	r2, r3
 800441a:	4b68      	ldr	r3, [pc, #416]	; (80045bc <HAL_RCC_OscConfig+0x938>)
 800441c:	4413      	add	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	461a      	mov	r2, r3
 8004422:	2300      	movs	r3, #0
 8004424:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004426:	f7ff f907 	bl	8003638 <HAL_GetTick>
 800442a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800442e:	e00a      	b.n	8004446 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004430:	f7ff f902 	bl	8003638 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d902      	bls.n	8004446 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	f000 bc55 	b.w	8004cf0 <HAL_RCC_OscConfig+0x106c>
 8004446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800444a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800444e:	2202      	movs	r2, #2
 8004450:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004452:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004456:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	fa93 f2a3 	rbit	r2, r3
 8004460:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004464:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800446e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004472:	2202      	movs	r2, #2
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800447a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	fa93 f2a3 	rbit	r2, r3
 8004484:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004488:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800448c:	601a      	str	r2, [r3, #0]
 800448e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004492:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004496:	2202      	movs	r2, #2
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800449e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	fa93 f2a3 	rbit	r2, r3
 80044a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ac:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80044b0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044b2:	4b41      	ldr	r3, [pc, #260]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 80044b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044ba:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80044be:	2102      	movs	r1, #2
 80044c0:	6019      	str	r1, [r3, #0]
 80044c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044c6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	fa93 f1a3 	rbit	r1, r3
 80044d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044d4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80044d8:	6019      	str	r1, [r3, #0]
  return result;
 80044da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044de:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	fab3 f383 	clz	r3, r3
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	f003 031f 	and.w	r3, r3, #31
 80044f4:	2101      	movs	r1, #1
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	4013      	ands	r3, r2
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d197      	bne.n	8004430 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004504:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 81a1 	beq.w	8004858 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004516:	2300      	movs	r3, #0
 8004518:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800451c:	4b26      	ldr	r3, [pc, #152]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 800451e:	69db      	ldr	r3, [r3, #28]
 8004520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d116      	bne.n	8004556 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004528:	4b23      	ldr	r3, [pc, #140]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 800452a:	69db      	ldr	r3, [r3, #28]
 800452c:	4a22      	ldr	r2, [pc, #136]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 800452e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004532:	61d3      	str	r3, [r2, #28]
 8004534:	4b20      	ldr	r3, [pc, #128]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 8004536:	69db      	ldr	r3, [r3, #28]
 8004538:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800453c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004540:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004544:	601a      	str	r2, [r3, #0]
 8004546:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800454a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800454e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004550:	2301      	movs	r3, #1
 8004552:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004556:	4b1a      	ldr	r3, [pc, #104]	; (80045c0 <HAL_RCC_OscConfig+0x93c>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800455e:	2b00      	cmp	r3, #0
 8004560:	d11a      	bne.n	8004598 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004562:	4b17      	ldr	r3, [pc, #92]	; (80045c0 <HAL_RCC_OscConfig+0x93c>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a16      	ldr	r2, [pc, #88]	; (80045c0 <HAL_RCC_OscConfig+0x93c>)
 8004568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800456c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800456e:	f7ff f863 	bl	8003638 <HAL_GetTick>
 8004572:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004576:	e009      	b.n	800458c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004578:	f7ff f85e 	bl	8003638 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004582:	1ad3      	subs	r3, r2, r3
 8004584:	2b64      	cmp	r3, #100	; 0x64
 8004586:	d901      	bls.n	800458c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004588:	2303      	movs	r3, #3
 800458a:	e3b1      	b.n	8004cf0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800458c:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <HAL_RCC_OscConfig+0x93c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004594:	2b00      	cmp	r3, #0
 8004596:	d0ef      	beq.n	8004578 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800459c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d10d      	bne.n	80045c4 <HAL_RCC_OscConfig+0x940>
 80045a8:	4b03      	ldr	r3, [pc, #12]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	4a02      	ldr	r2, [pc, #8]	; (80045b8 <HAL_RCC_OscConfig+0x934>)
 80045ae:	f043 0301 	orr.w	r3, r3, #1
 80045b2:	6213      	str	r3, [r2, #32]
 80045b4:	e03c      	b.n	8004630 <HAL_RCC_OscConfig+0x9ac>
 80045b6:	bf00      	nop
 80045b8:	40021000 	.word	0x40021000
 80045bc:	10908120 	.word	0x10908120
 80045c0:	40007000 	.word	0x40007000
 80045c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10c      	bne.n	80045ee <HAL_RCC_OscConfig+0x96a>
 80045d4:	4bc1      	ldr	r3, [pc, #772]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	4ac0      	ldr	r2, [pc, #768]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 80045da:	f023 0301 	bic.w	r3, r3, #1
 80045de:	6213      	str	r3, [r2, #32]
 80045e0:	4bbe      	ldr	r3, [pc, #760]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	4abd      	ldr	r2, [pc, #756]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 80045e6:	f023 0304 	bic.w	r3, r3, #4
 80045ea:	6213      	str	r3, [r2, #32]
 80045ec:	e020      	b.n	8004630 <HAL_RCC_OscConfig+0x9ac>
 80045ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	2b05      	cmp	r3, #5
 80045fc:	d10c      	bne.n	8004618 <HAL_RCC_OscConfig+0x994>
 80045fe:	4bb7      	ldr	r3, [pc, #732]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	4ab6      	ldr	r2, [pc, #728]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 8004604:	f043 0304 	orr.w	r3, r3, #4
 8004608:	6213      	str	r3, [r2, #32]
 800460a:	4bb4      	ldr	r3, [pc, #720]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	4ab3      	ldr	r2, [pc, #716]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 8004610:	f043 0301 	orr.w	r3, r3, #1
 8004614:	6213      	str	r3, [r2, #32]
 8004616:	e00b      	b.n	8004630 <HAL_RCC_OscConfig+0x9ac>
 8004618:	4bb0      	ldr	r3, [pc, #704]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	4aaf      	ldr	r2, [pc, #700]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 800461e:	f023 0301 	bic.w	r3, r3, #1
 8004622:	6213      	str	r3, [r2, #32]
 8004624:	4bad      	ldr	r3, [pc, #692]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	4aac      	ldr	r2, [pc, #688]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 800462a:	f023 0304 	bic.w	r3, r3, #4
 800462e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004630:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004634:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 8081 	beq.w	8004744 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004642:	f7fe fff9 	bl	8003638 <HAL_GetTick>
 8004646:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800464a:	e00b      	b.n	8004664 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800464c:	f7fe fff4 	bl	8003638 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	f241 3288 	movw	r2, #5000	; 0x1388
 800465c:	4293      	cmp	r3, r2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e345      	b.n	8004cf0 <HAL_RCC_OscConfig+0x106c>
 8004664:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004668:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800466c:	2202      	movs	r2, #2
 800466e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004670:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004674:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	fa93 f2a3 	rbit	r2, r3
 800467e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004682:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800468c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004690:	2202      	movs	r2, #2
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004698:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	fa93 f2a3 	rbit	r2, r3
 80046a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046a6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80046aa:	601a      	str	r2, [r3, #0]
  return result;
 80046ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046b0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80046b4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046b6:	fab3 f383 	clz	r3, r3
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	095b      	lsrs	r3, r3, #5
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	f043 0302 	orr.w	r3, r3, #2
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d102      	bne.n	80046d0 <HAL_RCC_OscConfig+0xa4c>
 80046ca:	4b84      	ldr	r3, [pc, #528]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	e013      	b.n	80046f8 <HAL_RCC_OscConfig+0xa74>
 80046d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046d4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80046d8:	2202      	movs	r2, #2
 80046da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046e0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	fa93 f2a3 	rbit	r2, r3
 80046ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ee:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	4b79      	ldr	r3, [pc, #484]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80046fc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004700:	2102      	movs	r1, #2
 8004702:	6011      	str	r1, [r2, #0]
 8004704:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004708:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800470c:	6812      	ldr	r2, [r2, #0]
 800470e:	fa92 f1a2 	rbit	r1, r2
 8004712:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004716:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800471a:	6011      	str	r1, [r2, #0]
  return result;
 800471c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004720:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004724:	6812      	ldr	r2, [r2, #0]
 8004726:	fab2 f282 	clz	r2, r2
 800472a:	b2d2      	uxtb	r2, r2
 800472c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004730:	b2d2      	uxtb	r2, r2
 8004732:	f002 021f 	and.w	r2, r2, #31
 8004736:	2101      	movs	r1, #1
 8004738:	fa01 f202 	lsl.w	r2, r1, r2
 800473c:	4013      	ands	r3, r2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d084      	beq.n	800464c <HAL_RCC_OscConfig+0x9c8>
 8004742:	e07f      	b.n	8004844 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004744:	f7fe ff78 	bl	8003638 <HAL_GetTick>
 8004748:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800474c:	e00b      	b.n	8004766 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800474e:	f7fe ff73 	bl	8003638 <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	f241 3288 	movw	r2, #5000	; 0x1388
 800475e:	4293      	cmp	r3, r2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e2c4      	b.n	8004cf0 <HAL_RCC_OscConfig+0x106c>
 8004766:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800476a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800476e:	2202      	movs	r2, #2
 8004770:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004772:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004776:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	fa93 f2a3 	rbit	r2, r3
 8004780:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004784:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004788:	601a      	str	r2, [r3, #0]
 800478a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800478e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004792:	2202      	movs	r2, #2
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800479a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	fa93 f2a3 	rbit	r2, r3
 80047a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047a8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80047ac:	601a      	str	r2, [r3, #0]
  return result;
 80047ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047b2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80047b6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047b8:	fab3 f383 	clz	r3, r3
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	095b      	lsrs	r3, r3, #5
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	f043 0302 	orr.w	r3, r3, #2
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d102      	bne.n	80047d2 <HAL_RCC_OscConfig+0xb4e>
 80047cc:	4b43      	ldr	r3, [pc, #268]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 80047ce:	6a1b      	ldr	r3, [r3, #32]
 80047d0:	e013      	b.n	80047fa <HAL_RCC_OscConfig+0xb76>
 80047d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047d6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80047da:	2202      	movs	r2, #2
 80047dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047e2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	fa93 f2a3 	rbit	r2, r3
 80047ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80047f0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	4b39      	ldr	r3, [pc, #228]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 80047f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80047fe:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004802:	2102      	movs	r1, #2
 8004804:	6011      	str	r1, [r2, #0]
 8004806:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800480a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800480e:	6812      	ldr	r2, [r2, #0]
 8004810:	fa92 f1a2 	rbit	r1, r2
 8004814:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004818:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800481c:	6011      	str	r1, [r2, #0]
  return result;
 800481e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004822:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004826:	6812      	ldr	r2, [r2, #0]
 8004828:	fab2 f282 	clz	r2, r2
 800482c:	b2d2      	uxtb	r2, r2
 800482e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	f002 021f 	and.w	r2, r2, #31
 8004838:	2101      	movs	r1, #1
 800483a:	fa01 f202 	lsl.w	r2, r1, r2
 800483e:	4013      	ands	r3, r2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d184      	bne.n	800474e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004844:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004848:	2b01      	cmp	r3, #1
 800484a:	d105      	bne.n	8004858 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800484c:	4b23      	ldr	r3, [pc, #140]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 800484e:	69db      	ldr	r3, [r3, #28]
 8004850:	4a22      	ldr	r2, [pc, #136]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 8004852:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004856:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004858:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800485c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	2b00      	cmp	r3, #0
 8004866:	f000 8242 	beq.w	8004cee <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800486a:	4b1c      	ldr	r3, [pc, #112]	; (80048dc <HAL_RCC_OscConfig+0xc58>)
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	f003 030c 	and.w	r3, r3, #12
 8004872:	2b08      	cmp	r3, #8
 8004874:	f000 8213 	beq.w	8004c9e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004878:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800487c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	2b02      	cmp	r3, #2
 8004886:	f040 8162 	bne.w	8004b4e <HAL_RCC_OscConfig+0xeca>
 800488a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800488e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004892:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004896:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004898:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800489c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	fa93 f2a3 	rbit	r2, r3
 80048a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048aa:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80048ae:	601a      	str	r2, [r3, #0]
  return result;
 80048b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048b4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80048b8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ba:	fab3 f383 	clz	r3, r3
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80048c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	461a      	mov	r2, r3
 80048cc:	2300      	movs	r3, #0
 80048ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d0:	f7fe feb2 	bl	8003638 <HAL_GetTick>
 80048d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048d8:	e00c      	b.n	80048f4 <HAL_RCC_OscConfig+0xc70>
 80048da:	bf00      	nop
 80048dc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048e0:	f7fe feaa 	bl	8003638 <HAL_GetTick>
 80048e4:	4602      	mov	r2, r0
 80048e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e1fd      	b.n	8004cf0 <HAL_RCC_OscConfig+0x106c>
 80048f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80048fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004900:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004902:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004906:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	fa93 f2a3 	rbit	r2, r3
 8004910:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004914:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004918:	601a      	str	r2, [r3, #0]
  return result;
 800491a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800491e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004922:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004924:	fab3 f383 	clz	r3, r3
 8004928:	b2db      	uxtb	r3, r3
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	b2db      	uxtb	r3, r3
 800492e:	f043 0301 	orr.w	r3, r3, #1
 8004932:	b2db      	uxtb	r3, r3
 8004934:	2b01      	cmp	r3, #1
 8004936:	d102      	bne.n	800493e <HAL_RCC_OscConfig+0xcba>
 8004938:	4bb0      	ldr	r3, [pc, #704]	; (8004bfc <HAL_RCC_OscConfig+0xf78>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	e027      	b.n	800498e <HAL_RCC_OscConfig+0xd0a>
 800493e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004942:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004946:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800494a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800494c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004950:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	fa93 f2a3 	rbit	r2, r3
 800495a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800495e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004962:	601a      	str	r2, [r3, #0]
 8004964:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004968:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800496c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004976:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	fa93 f2a3 	rbit	r2, r3
 8004980:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004984:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	4b9c      	ldr	r3, [pc, #624]	; (8004bfc <HAL_RCC_OscConfig+0xf78>)
 800498c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004992:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004996:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800499a:	6011      	str	r1, [r2, #0]
 800499c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80049a0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80049a4:	6812      	ldr	r2, [r2, #0]
 80049a6:	fa92 f1a2 	rbit	r1, r2
 80049aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80049ae:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80049b2:	6011      	str	r1, [r2, #0]
  return result;
 80049b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80049b8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80049bc:	6812      	ldr	r2, [r2, #0]
 80049be:	fab2 f282 	clz	r2, r2
 80049c2:	b2d2      	uxtb	r2, r2
 80049c4:	f042 0220 	orr.w	r2, r2, #32
 80049c8:	b2d2      	uxtb	r2, r2
 80049ca:	f002 021f 	and.w	r2, r2, #31
 80049ce:	2101      	movs	r1, #1
 80049d0:	fa01 f202 	lsl.w	r2, r1, r2
 80049d4:	4013      	ands	r3, r2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d182      	bne.n	80048e0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049da:	4b88      	ldr	r3, [pc, #544]	; (8004bfc <HAL_RCC_OscConfig+0xf78>)
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80049ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	430b      	orrs	r3, r1
 80049fc:	497f      	ldr	r1, [pc, #508]	; (8004bfc <HAL_RCC_OscConfig+0xf78>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	604b      	str	r3, [r1, #4]
 8004a02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a06:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004a0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004a0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a14:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	fa93 f2a3 	rbit	r2, r3
 8004a1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a22:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004a26:	601a      	str	r2, [r3, #0]
  return result;
 8004a28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a2c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004a30:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a32:	fab3 f383 	clz	r3, r3
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004a3c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	461a      	mov	r2, r3
 8004a44:	2301      	movs	r3, #1
 8004a46:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a48:	f7fe fdf6 	bl	8003638 <HAL_GetTick>
 8004a4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a50:	e009      	b.n	8004a66 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a52:	f7fe fdf1 	bl	8003638 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e144      	b.n	8004cf0 <HAL_RCC_OscConfig+0x106c>
 8004a66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a6a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004a6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004a72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a78:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	fa93 f2a3 	rbit	r2, r3
 8004a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a86:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004a8a:	601a      	str	r2, [r3, #0]
  return result;
 8004a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a90:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8004a94:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a96:	fab3 f383 	clz	r3, r3
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	095b      	lsrs	r3, r3, #5
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	f043 0301 	orr.w	r3, r3, #1
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d102      	bne.n	8004ab0 <HAL_RCC_OscConfig+0xe2c>
 8004aaa:	4b54      	ldr	r3, [pc, #336]	; (8004bfc <HAL_RCC_OscConfig+0xf78>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	e027      	b.n	8004b00 <HAL_RCC_OscConfig+0xe7c>
 8004ab0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ab4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004ab8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004abc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ac2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	fa93 f2a3 	rbit	r2, r3
 8004acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ad0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8004ad4:	601a      	str	r2, [r3, #0]
 8004ad6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ada:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004ade:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ae8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	fa93 f2a3 	rbit	r2, r3
 8004af2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004af6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8004afa:	601a      	str	r2, [r3, #0]
 8004afc:	4b3f      	ldr	r3, [pc, #252]	; (8004bfc <HAL_RCC_OscConfig+0xf78>)
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b04:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004b08:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004b0c:	6011      	str	r1, [r2, #0]
 8004b0e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b12:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8004b16:	6812      	ldr	r2, [r2, #0]
 8004b18:	fa92 f1a2 	rbit	r1, r2
 8004b1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b20:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004b24:	6011      	str	r1, [r2, #0]
  return result;
 8004b26:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004b2a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8004b2e:	6812      	ldr	r2, [r2, #0]
 8004b30:	fab2 f282 	clz	r2, r2
 8004b34:	b2d2      	uxtb	r2, r2
 8004b36:	f042 0220 	orr.w	r2, r2, #32
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	f002 021f 	and.w	r2, r2, #31
 8004b40:	2101      	movs	r1, #1
 8004b42:	fa01 f202 	lsl.w	r2, r1, r2
 8004b46:	4013      	ands	r3, r2
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d082      	beq.n	8004a52 <HAL_RCC_OscConfig+0xdce>
 8004b4c:	e0cf      	b.n	8004cee <HAL_RCC_OscConfig+0x106a>
 8004b4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b52:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004b56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004b5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b60:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	fa93 f2a3 	rbit	r2, r3
 8004b6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b6e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004b72:	601a      	str	r2, [r3, #0]
  return result;
 8004b74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b78:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8004b7c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b7e:	fab3 f383 	clz	r3, r3
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004b88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	461a      	mov	r2, r3
 8004b90:	2300      	movs	r3, #0
 8004b92:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b94:	f7fe fd50 	bl	8003638 <HAL_GetTick>
 8004b98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b9c:	e009      	b.n	8004bb2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b9e:	f7fe fd4b 	bl	8003638 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	2b02      	cmp	r3, #2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e09e      	b.n	8004cf0 <HAL_RCC_OscConfig+0x106c>
 8004bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bb6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004bba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004bbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bc4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	fa93 f2a3 	rbit	r2, r3
 8004bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bd2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004bd6:	601a      	str	r2, [r3, #0]
  return result;
 8004bd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bdc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8004be0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004be2:	fab3 f383 	clz	r3, r3
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	095b      	lsrs	r3, r3, #5
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	f043 0301 	orr.w	r3, r3, #1
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d104      	bne.n	8004c00 <HAL_RCC_OscConfig+0xf7c>
 8004bf6:	4b01      	ldr	r3, [pc, #4]	; (8004bfc <HAL_RCC_OscConfig+0xf78>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	e029      	b.n	8004c50 <HAL_RCC_OscConfig+0xfcc>
 8004bfc:	40021000 	.word	0x40021000
 8004c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c04:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004c08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c12:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	fa93 f2a3 	rbit	r2, r3
 8004c1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c20:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8004c24:	601a      	str	r2, [r3, #0]
 8004c26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c2a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004c2e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c32:	601a      	str	r2, [r3, #0]
 8004c34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c38:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	fa93 f2a3 	rbit	r2, r3
 8004c42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c46:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8004c4a:	601a      	str	r2, [r3, #0]
 8004c4c:	4b2b      	ldr	r3, [pc, #172]	; (8004cfc <HAL_RCC_OscConfig+0x1078>)
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c50:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c54:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004c58:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004c5c:	6011      	str	r1, [r2, #0]
 8004c5e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c62:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8004c66:	6812      	ldr	r2, [r2, #0]
 8004c68:	fa92 f1a2 	rbit	r1, r2
 8004c6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c70:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004c74:	6011      	str	r1, [r2, #0]
  return result;
 8004c76:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c7a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004c7e:	6812      	ldr	r2, [r2, #0]
 8004c80:	fab2 f282 	clz	r2, r2
 8004c84:	b2d2      	uxtb	r2, r2
 8004c86:	f042 0220 	orr.w	r2, r2, #32
 8004c8a:	b2d2      	uxtb	r2, r2
 8004c8c:	f002 021f 	and.w	r2, r2, #31
 8004c90:	2101      	movs	r1, #1
 8004c92:	fa01 f202 	lsl.w	r2, r1, r2
 8004c96:	4013      	ands	r3, r2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d180      	bne.n	8004b9e <HAL_RCC_OscConfig+0xf1a>
 8004c9c:	e027      	b.n	8004cee <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ca2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d101      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e01e      	b.n	8004cf0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004cb2:	4b12      	ldr	r3, [pc, #72]	; (8004cfc <HAL_RCC_OscConfig+0x1078>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004cba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004cbe:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004cc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cc6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d10b      	bne.n	8004cea <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004cd2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8004cd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004cda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cde:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d001      	beq.n	8004cee <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	40021000 	.word	0x40021000

08004d00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b09e      	sub	sp, #120	; 0x78
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d101      	bne.n	8004d18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e162      	b.n	8004fde <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d18:	4b90      	ldr	r3, [pc, #576]	; (8004f5c <HAL_RCC_ClockConfig+0x25c>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0307 	and.w	r3, r3, #7
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d910      	bls.n	8004d48 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d26:	4b8d      	ldr	r3, [pc, #564]	; (8004f5c <HAL_RCC_ClockConfig+0x25c>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f023 0207 	bic.w	r2, r3, #7
 8004d2e:	498b      	ldr	r1, [pc, #556]	; (8004f5c <HAL_RCC_ClockConfig+0x25c>)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d36:	4b89      	ldr	r3, [pc, #548]	; (8004f5c <HAL_RCC_ClockConfig+0x25c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0307 	and.w	r3, r3, #7
 8004d3e:	683a      	ldr	r2, [r7, #0]
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d001      	beq.n	8004d48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e14a      	b.n	8004fde <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0302 	and.w	r3, r3, #2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d008      	beq.n	8004d66 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d54:	4b82      	ldr	r3, [pc, #520]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	497f      	ldr	r1, [pc, #508]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0301 	and.w	r3, r3, #1
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f000 80dc 	beq.w	8004f2c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d13c      	bne.n	8004df6 <HAL_RCC_ClockConfig+0xf6>
 8004d7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d80:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d84:	fa93 f3a3 	rbit	r3, r3
 8004d88:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d8c:	fab3 f383 	clz	r3, r3
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	095b      	lsrs	r3, r3, #5
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	f043 0301 	orr.w	r3, r3, #1
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d102      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xa6>
 8004da0:	4b6f      	ldr	r3, [pc, #444]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	e00f      	b.n	8004dc6 <HAL_RCC_ClockConfig+0xc6>
 8004da6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004daa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004dae:	fa93 f3a3 	rbit	r3, r3
 8004db2:	667b      	str	r3, [r7, #100]	; 0x64
 8004db4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004db8:	663b      	str	r3, [r7, #96]	; 0x60
 8004dba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dbc:	fa93 f3a3 	rbit	r3, r3
 8004dc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004dc2:	4b67      	ldr	r3, [pc, #412]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004dca:	65ba      	str	r2, [r7, #88]	; 0x58
 8004dcc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004dce:	fa92 f2a2 	rbit	r2, r2
 8004dd2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004dd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004dd6:	fab2 f282 	clz	r2, r2
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	f042 0220 	orr.w	r2, r2, #32
 8004de0:	b2d2      	uxtb	r2, r2
 8004de2:	f002 021f 	and.w	r2, r2, #31
 8004de6:	2101      	movs	r1, #1
 8004de8:	fa01 f202 	lsl.w	r2, r1, r2
 8004dec:	4013      	ands	r3, r2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d17b      	bne.n	8004eea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e0f3      	b.n	8004fde <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d13c      	bne.n	8004e78 <HAL_RCC_ClockConfig+0x178>
 8004dfe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e02:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e06:	fa93 f3a3 	rbit	r3, r3
 8004e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004e0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e0e:	fab3 f383 	clz	r3, r3
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	095b      	lsrs	r3, r3, #5
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	f043 0301 	orr.w	r3, r3, #1
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d102      	bne.n	8004e28 <HAL_RCC_ClockConfig+0x128>
 8004e22:	4b4f      	ldr	r3, [pc, #316]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	e00f      	b.n	8004e48 <HAL_RCC_ClockConfig+0x148>
 8004e28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e2c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e30:	fa93 f3a3 	rbit	r3, r3
 8004e34:	647b      	str	r3, [r7, #68]	; 0x44
 8004e36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e3a:	643b      	str	r3, [r7, #64]	; 0x40
 8004e3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e3e:	fa93 f3a3 	rbit	r3, r3
 8004e42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e44:	4b46      	ldr	r3, [pc, #280]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e4c:	63ba      	str	r2, [r7, #56]	; 0x38
 8004e4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e50:	fa92 f2a2 	rbit	r2, r2
 8004e54:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004e56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e58:	fab2 f282 	clz	r2, r2
 8004e5c:	b2d2      	uxtb	r2, r2
 8004e5e:	f042 0220 	orr.w	r2, r2, #32
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	f002 021f 	and.w	r2, r2, #31
 8004e68:	2101      	movs	r1, #1
 8004e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e6e:	4013      	ands	r3, r2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d13a      	bne.n	8004eea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e0b2      	b.n	8004fde <HAL_RCC_ClockConfig+0x2de>
 8004e78:	2302      	movs	r3, #2
 8004e7a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e7e:	fa93 f3a3 	rbit	r3, r3
 8004e82:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e86:	fab3 f383 	clz	r3, r3
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	095b      	lsrs	r3, r3, #5
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	f043 0301 	orr.w	r3, r3, #1
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d102      	bne.n	8004ea0 <HAL_RCC_ClockConfig+0x1a0>
 8004e9a:	4b31      	ldr	r3, [pc, #196]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	e00d      	b.n	8004ebc <HAL_RCC_ClockConfig+0x1bc>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea6:	fa93 f3a3 	rbit	r3, r3
 8004eaa:	627b      	str	r3, [r7, #36]	; 0x24
 8004eac:	2302      	movs	r3, #2
 8004eae:	623b      	str	r3, [r7, #32]
 8004eb0:	6a3b      	ldr	r3, [r7, #32]
 8004eb2:	fa93 f3a3 	rbit	r3, r3
 8004eb6:	61fb      	str	r3, [r7, #28]
 8004eb8:	4b29      	ldr	r3, [pc, #164]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ebc:	2202      	movs	r2, #2
 8004ebe:	61ba      	str	r2, [r7, #24]
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	fa92 f2a2 	rbit	r2, r2
 8004ec6:	617a      	str	r2, [r7, #20]
  return result;
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	fab2 f282 	clz	r2, r2
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	f042 0220 	orr.w	r2, r2, #32
 8004ed4:	b2d2      	uxtb	r2, r2
 8004ed6:	f002 021f 	and.w	r2, r2, #31
 8004eda:	2101      	movs	r1, #1
 8004edc:	fa01 f202 	lsl.w	r2, r1, r2
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d101      	bne.n	8004eea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e079      	b.n	8004fde <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004eea:	4b1d      	ldr	r3, [pc, #116]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f023 0203 	bic.w	r2, r3, #3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	491a      	ldr	r1, [pc, #104]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004efc:	f7fe fb9c 	bl	8003638 <HAL_GetTick>
 8004f00:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f02:	e00a      	b.n	8004f1a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f04:	f7fe fb98 	bl	8003638 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e061      	b.n	8004fde <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f1a:	4b11      	ldr	r3, [pc, #68]	; (8004f60 <HAL_RCC_ClockConfig+0x260>)
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f003 020c 	and.w	r2, r3, #12
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d1eb      	bne.n	8004f04 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	; (8004f5c <HAL_RCC_ClockConfig+0x25c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	683a      	ldr	r2, [r7, #0]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d214      	bcs.n	8004f64 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f3a:	4b08      	ldr	r3, [pc, #32]	; (8004f5c <HAL_RCC_ClockConfig+0x25c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f023 0207 	bic.w	r2, r3, #7
 8004f42:	4906      	ldr	r1, [pc, #24]	; (8004f5c <HAL_RCC_ClockConfig+0x25c>)
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f4a:	4b04      	ldr	r3, [pc, #16]	; (8004f5c <HAL_RCC_ClockConfig+0x25c>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0307 	and.w	r3, r3, #7
 8004f52:	683a      	ldr	r2, [r7, #0]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d005      	beq.n	8004f64 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e040      	b.n	8004fde <HAL_RCC_ClockConfig+0x2de>
 8004f5c:	40022000 	.word	0x40022000
 8004f60:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0304 	and.w	r3, r3, #4
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d008      	beq.n	8004f82 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f70:	4b1d      	ldr	r3, [pc, #116]	; (8004fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	491a      	ldr	r1, [pc, #104]	; (8004fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0308 	and.w	r3, r3, #8
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d009      	beq.n	8004fa2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f8e:	4b16      	ldr	r3, [pc, #88]	; (8004fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	4912      	ldr	r1, [pc, #72]	; (8004fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004fa2:	f000 f829 	bl	8004ff8 <HAL_RCC_GetSysClockFreq>
 8004fa6:	4601      	mov	r1, r0
 8004fa8:	4b0f      	ldr	r3, [pc, #60]	; (8004fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fb0:	22f0      	movs	r2, #240	; 0xf0
 8004fb2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	fa92 f2a2 	rbit	r2, r2
 8004fba:	60fa      	str	r2, [r7, #12]
  return result;
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	fab2 f282 	clz	r2, r2
 8004fc2:	b2d2      	uxtb	r2, r2
 8004fc4:	40d3      	lsrs	r3, r2
 8004fc6:	4a09      	ldr	r2, [pc, #36]	; (8004fec <HAL_RCC_ClockConfig+0x2ec>)
 8004fc8:	5cd3      	ldrb	r3, [r2, r3]
 8004fca:	fa21 f303 	lsr.w	r3, r1, r3
 8004fce:	4a08      	ldr	r2, [pc, #32]	; (8004ff0 <HAL_RCC_ClockConfig+0x2f0>)
 8004fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004fd2:	4b08      	ldr	r3, [pc, #32]	; (8004ff4 <HAL_RCC_ClockConfig+0x2f4>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7fe faea 	bl	80035b0 <HAL_InitTick>
  
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3778      	adds	r7, #120	; 0x78
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	40021000 	.word	0x40021000
 8004fec:	08007cc0 	.word	0x08007cc0
 8004ff0:	2000080c 	.word	0x2000080c
 8004ff4:	2000083c 	.word	0x2000083c

08004ff8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b08b      	sub	sp, #44	; 0x2c
 8004ffc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ffe:	2300      	movs	r3, #0
 8005000:	61fb      	str	r3, [r7, #28]
 8005002:	2300      	movs	r3, #0
 8005004:	61bb      	str	r3, [r7, #24]
 8005006:	2300      	movs	r3, #0
 8005008:	627b      	str	r3, [r7, #36]	; 0x24
 800500a:	2300      	movs	r3, #0
 800500c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800500e:	2300      	movs	r3, #0
 8005010:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005012:	4b29      	ldr	r3, [pc, #164]	; (80050b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	f003 030c 	and.w	r3, r3, #12
 800501e:	2b04      	cmp	r3, #4
 8005020:	d002      	beq.n	8005028 <HAL_RCC_GetSysClockFreq+0x30>
 8005022:	2b08      	cmp	r3, #8
 8005024:	d003      	beq.n	800502e <HAL_RCC_GetSysClockFreq+0x36>
 8005026:	e03c      	b.n	80050a2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005028:	4b24      	ldr	r3, [pc, #144]	; (80050bc <HAL_RCC_GetSysClockFreq+0xc4>)
 800502a:	623b      	str	r3, [r7, #32]
      break;
 800502c:	e03c      	b.n	80050a8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005034:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005038:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	fa92 f2a2 	rbit	r2, r2
 8005040:	607a      	str	r2, [r7, #4]
  return result;
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	fab2 f282 	clz	r2, r2
 8005048:	b2d2      	uxtb	r2, r2
 800504a:	40d3      	lsrs	r3, r2
 800504c:	4a1c      	ldr	r2, [pc, #112]	; (80050c0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800504e:	5cd3      	ldrb	r3, [r2, r3]
 8005050:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005052:	4b19      	ldr	r3, [pc, #100]	; (80050b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005056:	f003 030f 	and.w	r3, r3, #15
 800505a:	220f      	movs	r2, #15
 800505c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	fa92 f2a2 	rbit	r2, r2
 8005064:	60fa      	str	r2, [r7, #12]
  return result;
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	fab2 f282 	clz	r2, r2
 800506c:	b2d2      	uxtb	r2, r2
 800506e:	40d3      	lsrs	r3, r2
 8005070:	4a14      	ldr	r2, [pc, #80]	; (80050c4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005072:	5cd3      	ldrb	r3, [r2, r3]
 8005074:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d008      	beq.n	8005092 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005080:	4a0e      	ldr	r2, [pc, #56]	; (80050bc <HAL_RCC_GetSysClockFreq+0xc4>)
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	fbb2 f2f3 	udiv	r2, r2, r3
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	fb02 f303 	mul.w	r3, r2, r3
 800508e:	627b      	str	r3, [r7, #36]	; 0x24
 8005090:	e004      	b.n	800509c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	4a0c      	ldr	r2, [pc, #48]	; (80050c8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005096:	fb02 f303 	mul.w	r3, r2, r3
 800509a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800509c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509e:	623b      	str	r3, [r7, #32]
      break;
 80050a0:	e002      	b.n	80050a8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80050a2:	4b0a      	ldr	r3, [pc, #40]	; (80050cc <HAL_RCC_GetSysClockFreq+0xd4>)
 80050a4:	623b      	str	r3, [r7, #32]
      break;
 80050a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050a8:	6a3b      	ldr	r3, [r7, #32]
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	372c      	adds	r7, #44	; 0x2c
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	40021000 	.word	0x40021000
 80050bc:	017d7840 	.word	0x017d7840
 80050c0:	08007cd8 	.word	0x08007cd8
 80050c4:	08007ce8 	.word	0x08007ce8
 80050c8:	003d0900 	.word	0x003d0900
 80050cc:	007a1200 	.word	0x007a1200

080050d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050d4:	4b03      	ldr	r3, [pc, #12]	; (80050e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80050d6:	681b      	ldr	r3, [r3, #0]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	2000080c 	.word	0x2000080c

080050e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80050ee:	f7ff ffef 	bl	80050d0 <HAL_RCC_GetHCLKFreq>
 80050f2:	4601      	mov	r1, r0
 80050f4:	4b0b      	ldr	r3, [pc, #44]	; (8005124 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80050fc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005100:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	fa92 f2a2 	rbit	r2, r2
 8005108:	603a      	str	r2, [r7, #0]
  return result;
 800510a:	683a      	ldr	r2, [r7, #0]
 800510c:	fab2 f282 	clz	r2, r2
 8005110:	b2d2      	uxtb	r2, r2
 8005112:	40d3      	lsrs	r3, r2
 8005114:	4a04      	ldr	r2, [pc, #16]	; (8005128 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005116:	5cd3      	ldrb	r3, [r2, r3]
 8005118:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800511c:	4618      	mov	r0, r3
 800511e:	3708      	adds	r7, #8
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	40021000 	.word	0x40021000
 8005128:	08007cd0 	.word	0x08007cd0

0800512c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005132:	f7ff ffcd 	bl	80050d0 <HAL_RCC_GetHCLKFreq>
 8005136:	4601      	mov	r1, r0
 8005138:	4b0b      	ldr	r3, [pc, #44]	; (8005168 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005140:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005144:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	fa92 f2a2 	rbit	r2, r2
 800514c:	603a      	str	r2, [r7, #0]
  return result;
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	fab2 f282 	clz	r2, r2
 8005154:	b2d2      	uxtb	r2, r2
 8005156:	40d3      	lsrs	r3, r2
 8005158:	4a04      	ldr	r2, [pc, #16]	; (800516c <HAL_RCC_GetPCLK2Freq+0x40>)
 800515a:	5cd3      	ldrb	r3, [r2, r3]
 800515c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005160:	4618      	mov	r0, r3
 8005162:	3708      	adds	r7, #8
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	40021000 	.word	0x40021000
 800516c:	08007cd0 	.word	0x08007cd0

08005170 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b092      	sub	sp, #72	; 0x48
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005178:	2300      	movs	r3, #0
 800517a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800517c:	2300      	movs	r3, #0
 800517e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005180:	2300      	movs	r3, #0
 8005182:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800518e:	2b00      	cmp	r3, #0
 8005190:	f000 80d4 	beq.w	800533c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005194:	4b4e      	ldr	r3, [pc, #312]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005196:	69db      	ldr	r3, [r3, #28]
 8005198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10e      	bne.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051a0:	4b4b      	ldr	r3, [pc, #300]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051a2:	69db      	ldr	r3, [r3, #28]
 80051a4:	4a4a      	ldr	r2, [pc, #296]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051aa:	61d3      	str	r3, [r2, #28]
 80051ac:	4b48      	ldr	r3, [pc, #288]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ae:	69db      	ldr	r3, [r3, #28]
 80051b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051b4:	60bb      	str	r3, [r7, #8]
 80051b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051b8:	2301      	movs	r3, #1
 80051ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051be:	4b45      	ldr	r3, [pc, #276]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d118      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051ca:	4b42      	ldr	r3, [pc, #264]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a41      	ldr	r2, [pc, #260]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051d6:	f7fe fa2f 	bl	8003638 <HAL_GetTick>
 80051da:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051dc:	e008      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051de:	f7fe fa2b 	bl	8003638 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b64      	cmp	r3, #100	; 0x64
 80051ea:	d901      	bls.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e13c      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f0:	4b38      	ldr	r3, [pc, #224]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d0f0      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80051fc:	4b34      	ldr	r3, [pc, #208]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005204:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005206:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 8084 	beq.w	8005316 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005216:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005218:	429a      	cmp	r2, r3
 800521a:	d07c      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800521c:	4b2c      	ldr	r3, [pc, #176]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005224:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005226:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800522a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800522c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522e:	fa93 f3a3 	rbit	r3, r3
 8005232:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005236:	fab3 f383 	clz	r3, r3
 800523a:	b2db      	uxtb	r3, r3
 800523c:	461a      	mov	r2, r3
 800523e:	4b26      	ldr	r3, [pc, #152]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005240:	4413      	add	r3, r2
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	461a      	mov	r2, r3
 8005246:	2301      	movs	r3, #1
 8005248:	6013      	str	r3, [r2, #0]
 800524a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800524e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005252:	fa93 f3a3 	rbit	r3, r3
 8005256:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800525a:	fab3 f383 	clz	r3, r3
 800525e:	b2db      	uxtb	r3, r3
 8005260:	461a      	mov	r2, r3
 8005262:	4b1d      	ldr	r3, [pc, #116]	; (80052d8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005264:	4413      	add	r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	461a      	mov	r2, r3
 800526a:	2300      	movs	r3, #0
 800526c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800526e:	4a18      	ldr	r2, [pc, #96]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005270:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005272:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	2b00      	cmp	r3, #0
 800527c:	d04b      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800527e:	f7fe f9db 	bl	8003638 <HAL_GetTick>
 8005282:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005284:	e00a      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005286:	f7fe f9d7 	bl	8003638 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	f241 3288 	movw	r2, #5000	; 0x1388
 8005294:	4293      	cmp	r3, r2
 8005296:	d901      	bls.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e0e6      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 800529c:	2302      	movs	r3, #2
 800529e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a2:	fa93 f3a3 	rbit	r3, r3
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
 80052a8:	2302      	movs	r3, #2
 80052aa:	623b      	str	r3, [r7, #32]
 80052ac:	6a3b      	ldr	r3, [r7, #32]
 80052ae:	fa93 f3a3 	rbit	r3, r3
 80052b2:	61fb      	str	r3, [r7, #28]
  return result;
 80052b4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052b6:	fab3 f383 	clz	r3, r3
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	095b      	lsrs	r3, r3, #5
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	f043 0302 	orr.w	r3, r3, #2
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b02      	cmp	r3, #2
 80052c8:	d108      	bne.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80052ca:	4b01      	ldr	r3, [pc, #4]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	e00d      	b.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80052d0:	40021000 	.word	0x40021000
 80052d4:	40007000 	.word	0x40007000
 80052d8:	10908100 	.word	0x10908100
 80052dc:	2302      	movs	r3, #2
 80052de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	fa93 f3a3 	rbit	r3, r3
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	4b62      	ldr	r3, [pc, #392]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	2202      	movs	r2, #2
 80052ee:	613a      	str	r2, [r7, #16]
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	fa92 f2a2 	rbit	r2, r2
 80052f6:	60fa      	str	r2, [r7, #12]
  return result;
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	fab2 f282 	clz	r2, r2
 80052fe:	b2d2      	uxtb	r2, r2
 8005300:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	f002 021f 	and.w	r2, r2, #31
 800530a:	2101      	movs	r1, #1
 800530c:	fa01 f202 	lsl.w	r2, r1, r2
 8005310:	4013      	ands	r3, r2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0b7      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005316:	4b57      	ldr	r3, [pc, #348]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	4954      	ldr	r1, [pc, #336]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005324:	4313      	orrs	r3, r2
 8005326:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005328:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800532c:	2b01      	cmp	r3, #1
 800532e:	d105      	bne.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005330:	4b50      	ldr	r3, [pc, #320]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005332:	69db      	ldr	r3, [r3, #28]
 8005334:	4a4f      	ldr	r2, [pc, #316]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005336:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800533a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b00      	cmp	r3, #0
 8005346:	d008      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005348:	4b4a      	ldr	r3, [pc, #296]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800534a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534c:	f023 0203 	bic.w	r2, r3, #3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	4947      	ldr	r1, [pc, #284]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005356:	4313      	orrs	r3, r2
 8005358:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0320 	and.w	r3, r3, #32
 8005362:	2b00      	cmp	r3, #0
 8005364:	d008      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005366:	4b43      	ldr	r3, [pc, #268]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800536a:	f023 0210 	bic.w	r2, r3, #16
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	4940      	ldr	r1, [pc, #256]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005374:	4313      	orrs	r3, r2
 8005376:	630b      	str	r3, [r1, #48]	; 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005380:	2b00      	cmp	r3, #0
 8005382:	d008      	beq.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005384:	4b3b      	ldr	r3, [pc, #236]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005388:	f023 0220 	bic.w	r2, r3, #32
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	4938      	ldr	r1, [pc, #224]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005392:	4313      	orrs	r3, r2
 8005394:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d008      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053a2:	4b34      	ldr	r3, [pc, #208]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	4931      	ldr	r1, [pc, #196]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053b0:	4313      	orrs	r3, r2
 80053b2:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d008      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80053c0:	4b2c      	ldr	r3, [pc, #176]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	69db      	ldr	r3, [r3, #28]
 80053cc:	4929      	ldr	r1, [pc, #164]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d008      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80053de:	4b25      	ldr	r3, [pc, #148]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e2:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	4922      	ldr	r1, [pc, #136]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d008      	beq.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80053fc:	4b1d      	ldr	r3, [pc, #116]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80053fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005400:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	491a      	ldr	r1, [pc, #104]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800540a:	4313      	orrs	r3, r2
 800540c:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d008      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800541a:	4b16      	ldr	r3, [pc, #88]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800541c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800541e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005426:	4913      	ldr	r1, [pc, #76]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005428:	4313      	orrs	r3, r2
 800542a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005434:	2b00      	cmp	r3, #0
 8005436:	d008      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005438:	4b0e      	ldr	r3, [pc, #56]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800543a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005444:	490b      	ldr	r1, [pc, #44]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005446:	4313      	orrs	r3, r2
 8005448:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d008      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005456:	4b07      	ldr	r3, [pc, #28]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800545a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005462:	4904      	ldr	r1, [pc, #16]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005464:	4313      	orrs	r3, r2
 8005466:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3748      	adds	r7, #72	; 0x48
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	40021000 	.word	0x40021000

08005478 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b082      	sub	sp, #8
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d101      	bne.n	800548a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e083      	b.n	8005592 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	7f5b      	ldrb	r3, [r3, #29]
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b00      	cmp	r3, #0
 8005492:	d105      	bne.n	80054a0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f7fc fee8 	bl	8002270 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	22ca      	movs	r2, #202	; 0xca
 80054ac:	625a      	str	r2, [r3, #36]	; 0x24
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2253      	movs	r2, #83	; 0x53
 80054b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 f9fb 	bl	80058b2 <RTC_EnterInitMode>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d008      	beq.n	80054d4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	22ff      	movs	r2, #255	; 0xff
 80054c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2204      	movs	r2, #4
 80054ce:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e05e      	b.n	8005592 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6812      	ldr	r2, [r2, #0]
 80054de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80054e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054e6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6899      	ldr	r1, [r3, #8]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685a      	ldr	r2, [r3, #4]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	431a      	orrs	r2, r3
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	431a      	orrs	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	430a      	orrs	r2, r1
 8005504:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	68d2      	ldr	r2, [r2, #12]
 800550e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6919      	ldr	r1, [r3, #16]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	041a      	lsls	r2, r3, #16
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	430a      	orrs	r2, r1
 8005522:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005532:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	f003 0320 	and.w	r3, r3, #32
 800553e:	2b00      	cmp	r3, #0
 8005540:	d10e      	bne.n	8005560 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f98d 	bl	8005862 <HAL_RTC_WaitForSynchro>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d008      	beq.n	8005560 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	22ff      	movs	r2, #255	; 0xff
 8005554:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2204      	movs	r2, #4
 800555a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e018      	b.n	8005592 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800556e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	699a      	ldr	r2, [r3, #24]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	22ff      	movs	r2, #255	; 0xff
 8005588:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2201      	movs	r2, #1
 800558e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005590:	2300      	movs	r3, #0
  }
}
 8005592:	4618      	mov	r0, r3
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800559a:	b590      	push	{r4, r7, lr}
 800559c:	b087      	sub	sp, #28
 800559e:	af00      	add	r7, sp, #0
 80055a0:	60f8      	str	r0, [r7, #12]
 80055a2:	60b9      	str	r1, [r7, #8]
 80055a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80055a6:	2300      	movs	r3, #0
 80055a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	7f1b      	ldrb	r3, [r3, #28]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d101      	bne.n	80055b6 <HAL_RTC_SetTime+0x1c>
 80055b2:	2302      	movs	r3, #2
 80055b4:	e0aa      	b.n	800570c <HAL_RTC_SetTime+0x172>
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2201      	movs	r2, #1
 80055ba:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2202      	movs	r2, #2
 80055c0:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d126      	bne.n	8005616 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d102      	bne.n	80055dc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	2200      	movs	r2, #0
 80055da:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 f992 	bl	800590a <RTC_ByteToBcd2>
 80055e6:	4603      	mov	r3, r0
 80055e8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	785b      	ldrb	r3, [r3, #1]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 f98b 	bl	800590a <RTC_ByteToBcd2>
 80055f4:	4603      	mov	r3, r0
 80055f6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80055f8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	789b      	ldrb	r3, [r3, #2]
 80055fe:	4618      	mov	r0, r3
 8005600:	f000 f983 	bl	800590a <RTC_ByteToBcd2>
 8005604:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005606:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	78db      	ldrb	r3, [r3, #3]
 800560e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005610:	4313      	orrs	r3, r2
 8005612:	617b      	str	r3, [r7, #20]
 8005614:	e018      	b.n	8005648 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005620:	2b00      	cmp	r3, #0
 8005622:	d102      	bne.n	800562a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	2200      	movs	r2, #0
 8005628:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	785b      	ldrb	r3, [r3, #1]
 8005634:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005636:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005638:	68ba      	ldr	r2, [r7, #8]
 800563a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800563c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	78db      	ldrb	r3, [r3, #3]
 8005642:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005644:	4313      	orrs	r3, r2
 8005646:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	22ca      	movs	r2, #202	; 0xca
 800564e:	625a      	str	r2, [r3, #36]	; 0x24
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2253      	movs	r2, #83	; 0x53
 8005656:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f000 f92a 	bl	80058b2 <RTC_EnterInitMode>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00b      	beq.n	800567c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	22ff      	movs	r2, #255	; 0xff
 800566a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2204      	movs	r2, #4
 8005670:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e047      	b.n	800570c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005686:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800568a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689a      	ldr	r2, [r3, #8]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800569a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6899      	ldr	r1, [r3, #8]
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	68da      	ldr	r2, [r3, #12]
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	431a      	orrs	r2, r3
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056c2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 0320 	and.w	r3, r3, #32
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d111      	bne.n	80056f6 <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80056d2:	68f8      	ldr	r0, [r7, #12]
 80056d4:	f000 f8c5 	bl	8005862 <HAL_RTC_WaitForSynchro>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00b      	beq.n	80056f6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	22ff      	movs	r2, #255	; 0xff
 80056e4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2204      	movs	r2, #4
 80056ea:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e00a      	b.n	800570c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	22ff      	movs	r2, #255	; 0xff
 80056fc:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2201      	movs	r2, #1
 8005702:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800570a:	2300      	movs	r3, #0
  }
}
 800570c:	4618      	mov	r0, r3
 800570e:	371c      	adds	r7, #28
 8005710:	46bd      	mov	sp, r7
 8005712:	bd90      	pop	{r4, r7, pc}

08005714 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005714:	b590      	push	{r4, r7, lr}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005720:	2300      	movs	r3, #0
 8005722:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	7f1b      	ldrb	r3, [r3, #28]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d101      	bne.n	8005730 <HAL_RTC_SetDate+0x1c>
 800572c:	2302      	movs	r3, #2
 800572e:	e094      	b.n	800585a <HAL_RTC_SetDate+0x146>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2201      	movs	r2, #1
 8005734:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2202      	movs	r2, #2
 800573a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10e      	bne.n	8005760 <HAL_RTC_SetDate+0x4c>
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	785b      	ldrb	r3, [r3, #1]
 8005746:	f003 0310 	and.w	r3, r3, #16
 800574a:	2b00      	cmp	r3, #0
 800574c:	d008      	beq.n	8005760 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	785b      	ldrb	r3, [r3, #1]
 8005752:	f023 0310 	bic.w	r3, r3, #16
 8005756:	b2db      	uxtb	r3, r3
 8005758:	330a      	adds	r3, #10
 800575a:	b2da      	uxtb	r2, r3
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d11c      	bne.n	80057a0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	78db      	ldrb	r3, [r3, #3]
 800576a:	4618      	mov	r0, r3
 800576c:	f000 f8cd 	bl	800590a <RTC_ByteToBcd2>
 8005770:	4603      	mov	r3, r0
 8005772:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	785b      	ldrb	r3, [r3, #1]
 8005778:	4618      	mov	r0, r3
 800577a:	f000 f8c6 	bl	800590a <RTC_ByteToBcd2>
 800577e:	4603      	mov	r3, r0
 8005780:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005782:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	789b      	ldrb	r3, [r3, #2]
 8005788:	4618      	mov	r0, r3
 800578a:	f000 f8be 	bl	800590a <RTC_ByteToBcd2>
 800578e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005790:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800579a:	4313      	orrs	r3, r2
 800579c:	617b      	str	r3, [r7, #20]
 800579e:	e00e      	b.n	80057be <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	78db      	ldrb	r3, [r3, #3]
 80057a4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	785b      	ldrb	r3, [r3, #1]
 80057aa:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80057ac:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80057ae:	68ba      	ldr	r2, [r7, #8]
 80057b0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80057b2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80057ba:	4313      	orrs	r3, r2
 80057bc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	22ca      	movs	r2, #202	; 0xca
 80057c4:	625a      	str	r2, [r3, #36]	; 0x24
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2253      	movs	r2, #83	; 0x53
 80057cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f000 f86f 	bl	80058b2 <RTC_EnterInitMode>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d00b      	beq.n	80057f2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	22ff      	movs	r2, #255	; 0xff
 80057e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2204      	movs	r2, #4
 80057e6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e033      	b.n	800585a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80057fc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005800:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68da      	ldr	r2, [r3, #12]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005810:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	f003 0320 	and.w	r3, r3, #32
 800581c:	2b00      	cmp	r3, #0
 800581e:	d111      	bne.n	8005844 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005820:	68f8      	ldr	r0, [r7, #12]
 8005822:	f000 f81e 	bl	8005862 <HAL_RTC_WaitForSynchro>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00b      	beq.n	8005844 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	22ff      	movs	r2, #255	; 0xff
 8005832:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2204      	movs	r2, #4
 8005838:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e00a      	b.n	800585a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	22ff      	movs	r2, #255	; 0xff
 800584a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2201      	movs	r2, #1
 8005850:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005858:	2300      	movs	r3, #0
  }
}
 800585a:	4618      	mov	r0, r3
 800585c:	371c      	adds	r7, #28
 800585e:	46bd      	mov	sp, r7
 8005860:	bd90      	pop	{r4, r7, pc}

08005862 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005862:	b580      	push	{r7, lr}
 8005864:	b084      	sub	sp, #16
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	68da      	ldr	r2, [r3, #12]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800587c:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800587e:	f7fd fedb 	bl	8003638 <HAL_GetTick>
 8005882:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005884:	e009      	b.n	800589a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005886:	f7fd fed7 	bl	8003638 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005894:	d901      	bls.n	800589a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e007      	b.n	80058aa <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	f003 0320 	and.w	r3, r3, #32
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d0ee      	beq.n	8005886 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3710      	adds	r7, #16
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80058b2:	b580      	push	{r7, lr}
 80058b4:	b084      	sub	sp, #16
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058ba:	2300      	movs	r3, #0
 80058bc:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d119      	bne.n	8005900 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f04f 32ff 	mov.w	r2, #4294967295
 80058d4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80058d6:	f7fd feaf 	bl	8003638 <HAL_GetTick>
 80058da:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80058dc:	e009      	b.n	80058f2 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80058de:	f7fd feab 	bl	8003638 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058ec:	d901      	bls.n	80058f2 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e007      	b.n	8005902 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0ee      	beq.n	80058de <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800590a:	b480      	push	{r7}
 800590c:	b085      	sub	sp, #20
 800590e:	af00      	add	r7, sp, #0
 8005910:	4603      	mov	r3, r0
 8005912:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005914:	2300      	movs	r3, #0
 8005916:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8005918:	e005      	b.n	8005926 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	3301      	adds	r3, #1
 800591e:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005920:	79fb      	ldrb	r3, [r7, #7]
 8005922:	3b0a      	subs	r3, #10
 8005924:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005926:	79fb      	ldrb	r3, [r7, #7]
 8005928:	2b09      	cmp	r3, #9
 800592a:	d8f6      	bhi.n	800591a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	b2db      	uxtb	r3, r3
 8005930:	011b      	lsls	r3, r3, #4
 8005932:	b2da      	uxtb	r2, r3
 8005934:	79fb      	ldrb	r3, [r7, #7]
 8005936:	4313      	orrs	r3, r2
 8005938:	b2db      	uxtb	r3, r3
}
 800593a:	4618      	mov	r0, r3
 800593c:	3714      	adds	r7, #20
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr

08005946 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b084      	sub	sp, #16
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d101      	bne.n	8005958 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e09d      	b.n	8005a94 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595c:	2b00      	cmp	r3, #0
 800595e:	d108      	bne.n	8005972 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005968:	d009      	beq.n	800597e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2200      	movs	r2, #0
 800596e:	61da      	str	r2, [r3, #28]
 8005970:	e005      	b.n	800597e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2200      	movs	r2, #0
 800597c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d106      	bne.n	800599e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f7fc fc8f 	bl	80022bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2202      	movs	r2, #2
 80059a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059b4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059be:	d902      	bls.n	80059c6 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80059c0:	2300      	movs	r3, #0
 80059c2:	60fb      	str	r3, [r7, #12]
 80059c4:	e002      	b.n	80059cc <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80059c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059ca:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80059d4:	d007      	beq.n	80059e6 <HAL_SPI_Init+0xa0>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059de:	d002      	beq.n	80059e6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80059f6:	431a      	orrs	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	691b      	ldr	r3, [r3, #16]
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	431a      	orrs	r2, r3
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	695b      	ldr	r3, [r3, #20]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	431a      	orrs	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a14:	431a      	orrs	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a28:	ea42 0103 	orr.w	r1, r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a30:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	0c1b      	lsrs	r3, r3, #16
 8005a42:	f003 0204 	and.w	r2, r3, #4
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	f003 0310 	and.w	r3, r3, #16
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005a62:	ea42 0103 	orr.w	r1, r2, r3
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	430a      	orrs	r2, r1
 8005a72:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	69da      	ldr	r2, [r3, #28]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a82:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b088      	sub	sp, #32
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	603b      	str	r3, [r7, #0]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005aac:	2300      	movs	r3, #0
 8005aae:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d101      	bne.n	8005abe <HAL_SPI_Transmit+0x22>
 8005aba:	2302      	movs	r3, #2
 8005abc:	e158      	b.n	8005d70 <HAL_SPI_Transmit+0x2d4>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ac6:	f7fd fdb7 	bl	8003638 <HAL_GetTick>
 8005aca:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005acc:	88fb      	ldrh	r3, [r7, #6]
 8005ace:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d002      	beq.n	8005ae2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005adc:	2302      	movs	r3, #2
 8005ade:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ae0:	e13d      	b.n	8005d5e <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d002      	beq.n	8005aee <HAL_SPI_Transmit+0x52>
 8005ae8:	88fb      	ldrh	r3, [r7, #6]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d102      	bne.n	8005af4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005af2:	e134      	b.n	8005d5e <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2203      	movs	r2, #3
 8005af8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	68ba      	ldr	r2, [r7, #8]
 8005b06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	88fa      	ldrh	r2, [r7, #6]
 8005b0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	88fa      	ldrh	r2, [r7, #6]
 8005b12:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b3e:	d10f      	bne.n	8005b60 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b5e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6a:	2b40      	cmp	r3, #64	; 0x40
 8005b6c:	d007      	beq.n	8005b7e <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b7c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b86:	d94b      	bls.n	8005c20 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d002      	beq.n	8005b96 <HAL_SPI_Transmit+0xfa>
 8005b90:	8afb      	ldrh	r3, [r7, #22]
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d13e      	bne.n	8005c14 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9a:	881a      	ldrh	r2, [r3, #0]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba6:	1c9a      	adds	r2, r3, #2
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	3b01      	subs	r3, #1
 8005bb4:	b29a      	uxth	r2, r3
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bba:	e02b      	b.n	8005c14 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b02      	cmp	r3, #2
 8005bc8:	d112      	bne.n	8005bf0 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bce:	881a      	ldrh	r2, [r3, #0]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bda:	1c9a      	adds	r2, r3, #2
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	3b01      	subs	r3, #1
 8005be8:	b29a      	uxth	r2, r3
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bee:	e011      	b.n	8005c14 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bf0:	f7fd fd22 	bl	8003638 <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d803      	bhi.n	8005c08 <HAL_SPI_Transmit+0x16c>
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c06:	d102      	bne.n	8005c0e <HAL_SPI_Transmit+0x172>
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d102      	bne.n	8005c14 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c12:	e0a4      	b.n	8005d5e <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1ce      	bne.n	8005bbc <HAL_SPI_Transmit+0x120>
 8005c1e:	e07c      	b.n	8005d1a <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <HAL_SPI_Transmit+0x192>
 8005c28:	8afb      	ldrh	r3, [r7, #22]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d170      	bne.n	8005d10 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d912      	bls.n	8005c5e <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3c:	881a      	ldrh	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c48:	1c9a      	adds	r2, r3, #2
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	3b02      	subs	r3, #2
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c5c:	e058      	b.n	8005d10 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	330c      	adds	r3, #12
 8005c68:	7812      	ldrb	r2, [r2, #0]
 8005c6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c70:	1c5a      	adds	r2, r3, #1
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005c84:	e044      	b.n	8005d10 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f003 0302 	and.w	r3, r3, #2
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d12b      	bne.n	8005cec <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d912      	bls.n	8005cc4 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca2:	881a      	ldrh	r2, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cae:	1c9a      	adds	r2, r3, #2
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	3b02      	subs	r3, #2
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cc2:	e025      	b.n	8005d10 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	330c      	adds	r3, #12
 8005cce:	7812      	ldrb	r2, [r2, #0]
 8005cd0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd6:	1c5a      	adds	r2, r3, #1
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	b29a      	uxth	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005cea:	e011      	b.n	8005d10 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cec:	f7fd fca4 	bl	8003638 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	683a      	ldr	r2, [r7, #0]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d803      	bhi.n	8005d04 <HAL_SPI_Transmit+0x268>
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d02:	d102      	bne.n	8005d0a <HAL_SPI_Transmit+0x26e>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d102      	bne.n	8005d10 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d0e:	e026      	b.n	8005d5e <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1b5      	bne.n	8005c86 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d1a:	69ba      	ldr	r2, [r7, #24]
 8005d1c:	6839      	ldr	r1, [r7, #0]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 fce4 	bl	80066ec <SPI_EndRxTxTransaction>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d002      	beq.n	8005d30 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2220      	movs	r2, #32
 8005d2e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d10a      	bne.n	8005d4e <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d38:	2300      	movs	r3, #0
 8005d3a:	613b      	str	r3, [r7, #16]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	613b      	str	r3, [r7, #16]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	613b      	str	r3, [r7, #16]
 8005d4c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d002      	beq.n	8005d5c <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	77fb      	strb	r3, [r7, #31]
 8005d5a:	e000      	b.n	8005d5e <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005d5c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005d6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3720      	adds	r7, #32
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b088      	sub	sp, #32
 8005d7c:	af02      	add	r7, sp, #8
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	603b      	str	r3, [r7, #0]
 8005d84:	4613      	mov	r3, r2
 8005d86:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d94:	d112      	bne.n	8005dbc <HAL_SPI_Receive+0x44>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10e      	bne.n	8005dbc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2204      	movs	r2, #4
 8005da2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005da6:	88fa      	ldrh	r2, [r7, #6]
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	9300      	str	r3, [sp, #0]
 8005dac:	4613      	mov	r3, r2
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f000 f910 	bl	8005fd8 <HAL_SPI_TransmitReceive>
 8005db8:	4603      	mov	r3, r0
 8005dba:	e109      	b.n	8005fd0 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d101      	bne.n	8005dca <HAL_SPI_Receive+0x52>
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	e102      	b.n	8005fd0 <HAL_SPI_Receive+0x258>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dd2:	f7fd fc31 	bl	8003638 <HAL_GetTick>
 8005dd6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d002      	beq.n	8005dea <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005de4:	2302      	movs	r3, #2
 8005de6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005de8:	e0e9      	b.n	8005fbe <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d002      	beq.n	8005df6 <HAL_SPI_Receive+0x7e>
 8005df0:	88fb      	ldrh	r3, [r7, #6]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d102      	bne.n	8005dfc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005dfa:	e0e0      	b.n	8005fbe <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2204      	movs	r2, #4
 8005e00:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	68ba      	ldr	r2, [r7, #8]
 8005e0e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	88fa      	ldrh	r2, [r7, #6]
 8005e14:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	88fa      	ldrh	r2, [r7, #6]
 8005e1c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005e46:	d908      	bls.n	8005e5a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	685a      	ldr	r2, [r3, #4]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005e56:	605a      	str	r2, [r3, #4]
 8005e58:	e007      	b.n	8005e6a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	685a      	ldr	r2, [r3, #4]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e68:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e72:	d10f      	bne.n	8005e94 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e82:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e92:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9e:	2b40      	cmp	r3, #64	; 0x40
 8005ea0:	d007      	beq.n	8005eb2 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005eb0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005eba:	d867      	bhi.n	8005f8c <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005ebc:	e030      	b.n	8005f20 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f003 0301 	and.w	r3, r3, #1
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d117      	bne.n	8005efc <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f103 020c 	add.w	r2, r3, #12
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed8:	7812      	ldrb	r2, [r2, #0]
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee2:	1c5a      	adds	r2, r3, #1
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	b29a      	uxth	r2, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005efa:	e011      	b.n	8005f20 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005efc:	f7fd fb9c 	bl	8003638 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d803      	bhi.n	8005f14 <HAL_SPI_Receive+0x19c>
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f12:	d102      	bne.n	8005f1a <HAL_SPI_Receive+0x1a2>
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d102      	bne.n	8005f20 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8005f1a:	2303      	movs	r3, #3
 8005f1c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005f1e:	e04e      	b.n	8005fbe <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f26:	b29b      	uxth	r3, r3
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1c8      	bne.n	8005ebe <HAL_SPI_Receive+0x146>
 8005f2c:	e034      	b.n	8005f98 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	f003 0301 	and.w	r3, r3, #1
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d115      	bne.n	8005f68 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	68da      	ldr	r2, [r3, #12]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f46:	b292      	uxth	r2, r2
 8005f48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4e:	1c9a      	adds	r2, r3, #2
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	b29a      	uxth	r2, r3
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005f66:	e011      	b.n	8005f8c <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f68:	f7fd fb66 	bl	8003638 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	683a      	ldr	r2, [r7, #0]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d803      	bhi.n	8005f80 <HAL_SPI_Receive+0x208>
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f7e:	d102      	bne.n	8005f86 <HAL_SPI_Receive+0x20e>
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d102      	bne.n	8005f8c <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005f8a:	e018      	b.n	8005fbe <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1ca      	bne.n	8005f2e <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	6839      	ldr	r1, [r7, #0]
 8005f9c:	68f8      	ldr	r0, [r7, #12]
 8005f9e:	f000 fb4d 	bl	800663c <SPI_EndRxTransaction>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d002      	beq.n	8005fae <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2220      	movs	r2, #32
 8005fac:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	75fb      	strb	r3, [r7, #23]
 8005fba:	e000      	b.n	8005fbe <HAL_SPI_Receive+0x246>
  }

error :
 8005fbc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005fce:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3718      	adds	r7, #24
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b08a      	sub	sp, #40	; 0x28
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
 8005fe4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005fea:	2300      	movs	r3, #0
 8005fec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d101      	bne.n	8005ffe <HAL_SPI_TransmitReceive+0x26>
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	e1fb      	b.n	80063f6 <HAL_SPI_TransmitReceive+0x41e>
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2201      	movs	r2, #1
 8006002:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006006:	f7fd fb17 	bl	8003638 <HAL_GetTick>
 800600a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006012:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800601a:	887b      	ldrh	r3, [r7, #2]
 800601c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800601e:	887b      	ldrh	r3, [r7, #2]
 8006020:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006022:	7efb      	ldrb	r3, [r7, #27]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d00e      	beq.n	8006046 <HAL_SPI_TransmitReceive+0x6e>
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800602e:	d106      	bne.n	800603e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d102      	bne.n	800603e <HAL_SPI_TransmitReceive+0x66>
 8006038:	7efb      	ldrb	r3, [r7, #27]
 800603a:	2b04      	cmp	r3, #4
 800603c:	d003      	beq.n	8006046 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800603e:	2302      	movs	r3, #2
 8006040:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006044:	e1cd      	b.n	80063e2 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d005      	beq.n	8006058 <HAL_SPI_TransmitReceive+0x80>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d002      	beq.n	8006058 <HAL_SPI_TransmitReceive+0x80>
 8006052:	887b      	ldrh	r3, [r7, #2]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d103      	bne.n	8006060 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800605e:	e1c0      	b.n	80063e2 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006066:	b2db      	uxtb	r3, r3
 8006068:	2b04      	cmp	r3, #4
 800606a:	d003      	beq.n	8006074 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2205      	movs	r2, #5
 8006070:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	887a      	ldrh	r2, [r7, #2]
 8006084:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	887a      	ldrh	r2, [r7, #2]
 800608c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	887a      	ldrh	r2, [r7, #2]
 800609a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	887a      	ldrh	r2, [r7, #2]
 80060a0:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80060b6:	d802      	bhi.n	80060be <HAL_SPI_TransmitReceive+0xe6>
 80060b8:	8a3b      	ldrh	r3, [r7, #16]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d908      	bls.n	80060d0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80060cc:	605a      	str	r2, [r3, #4]
 80060ce:	e007      	b.n	80060e0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80060de:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ea:	2b40      	cmp	r3, #64	; 0x40
 80060ec:	d007      	beq.n	80060fe <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006106:	d97c      	bls.n	8006202 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d002      	beq.n	8006116 <HAL_SPI_TransmitReceive+0x13e>
 8006110:	8a7b      	ldrh	r3, [r7, #18]
 8006112:	2b01      	cmp	r3, #1
 8006114:	d169      	bne.n	80061ea <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800611a:	881a      	ldrh	r2, [r3, #0]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006126:	1c9a      	adds	r2, r3, #2
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006130:	b29b      	uxth	r3, r3
 8006132:	3b01      	subs	r3, #1
 8006134:	b29a      	uxth	r2, r3
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800613a:	e056      	b.n	80061ea <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b02      	cmp	r3, #2
 8006148:	d11b      	bne.n	8006182 <HAL_SPI_TransmitReceive+0x1aa>
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800614e:	b29b      	uxth	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d016      	beq.n	8006182 <HAL_SPI_TransmitReceive+0x1aa>
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	2b01      	cmp	r3, #1
 8006158:	d113      	bne.n	8006182 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800615e:	881a      	ldrh	r2, [r3, #0]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616a:	1c9a      	adds	r2, r3, #2
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006174:	b29b      	uxth	r3, r3
 8006176:	3b01      	subs	r3, #1
 8006178:	b29a      	uxth	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800617e:	2300      	movs	r3, #0
 8006180:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	2b01      	cmp	r3, #1
 800618e:	d11c      	bne.n	80061ca <HAL_SPI_TransmitReceive+0x1f2>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006196:	b29b      	uxth	r3, r3
 8006198:	2b00      	cmp	r3, #0
 800619a:	d016      	beq.n	80061ca <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68da      	ldr	r2, [r3, #12]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061a6:	b292      	uxth	r2, r2
 80061a8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ae:	1c9a      	adds	r2, r3, #2
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	3b01      	subs	r3, #1
 80061be:	b29a      	uxth	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061c6:	2301      	movs	r3, #1
 80061c8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80061ca:	f7fd fa35 	bl	8003638 <HAL_GetTick>
 80061ce:	4602      	mov	r2, r0
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061d6:	429a      	cmp	r2, r3
 80061d8:	d807      	bhi.n	80061ea <HAL_SPI_TransmitReceive+0x212>
 80061da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e0:	d003      	beq.n	80061ea <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80061e2:	2303      	movs	r3, #3
 80061e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80061e8:	e0fb      	b.n	80063e2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1a3      	bne.n	800613c <HAL_SPI_TransmitReceive+0x164>
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d19d      	bne.n	800613c <HAL_SPI_TransmitReceive+0x164>
 8006200:	e0df      	b.n	80063c2 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <HAL_SPI_TransmitReceive+0x23a>
 800620a:	8a7b      	ldrh	r3, [r7, #18]
 800620c:	2b01      	cmp	r3, #1
 800620e:	f040 80cb 	bne.w	80063a8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006216:	b29b      	uxth	r3, r3
 8006218:	2b01      	cmp	r3, #1
 800621a:	d912      	bls.n	8006242 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006220:	881a      	ldrh	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622c:	1c9a      	adds	r2, r3, #2
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006236:	b29b      	uxth	r3, r3
 8006238:	3b02      	subs	r3, #2
 800623a:	b29a      	uxth	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006240:	e0b2      	b.n	80063a8 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	330c      	adds	r3, #12
 800624c:	7812      	ldrb	r2, [r2, #0]
 800624e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006254:	1c5a      	adds	r2, r3, #1
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800625e:	b29b      	uxth	r3, r3
 8006260:	3b01      	subs	r3, #1
 8006262:	b29a      	uxth	r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006268:	e09e      	b.n	80063a8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f003 0302 	and.w	r3, r3, #2
 8006274:	2b02      	cmp	r3, #2
 8006276:	d134      	bne.n	80062e2 <HAL_SPI_TransmitReceive+0x30a>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d02f      	beq.n	80062e2 <HAL_SPI_TransmitReceive+0x30a>
 8006282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006284:	2b01      	cmp	r3, #1
 8006286:	d12c      	bne.n	80062e2 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b01      	cmp	r3, #1
 8006290:	d912      	bls.n	80062b8 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006296:	881a      	ldrh	r2, [r3, #0]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a2:	1c9a      	adds	r2, r3, #2
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	3b02      	subs	r3, #2
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80062b6:	e012      	b.n	80062de <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	330c      	adds	r3, #12
 80062c2:	7812      	ldrb	r2, [r2, #0]
 80062c4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	3b01      	subs	r3, #1
 80062d8:	b29a      	uxth	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062de:	2300      	movs	r3, #0
 80062e0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d148      	bne.n	8006382 <HAL_SPI_TransmitReceive+0x3aa>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d042      	beq.n	8006382 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006302:	b29b      	uxth	r3, r3
 8006304:	2b01      	cmp	r3, #1
 8006306:	d923      	bls.n	8006350 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68da      	ldr	r2, [r3, #12]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006312:	b292      	uxth	r2, r2
 8006314:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631a:	1c9a      	adds	r2, r3, #2
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006326:	b29b      	uxth	r3, r3
 8006328:	3b02      	subs	r3, #2
 800632a:	b29a      	uxth	r2, r3
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006338:	b29b      	uxth	r3, r3
 800633a:	2b01      	cmp	r3, #1
 800633c:	d81f      	bhi.n	800637e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800634c:	605a      	str	r2, [r3, #4]
 800634e:	e016      	b.n	800637e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f103 020c 	add.w	r2, r3, #12
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635c:	7812      	ldrb	r2, [r2, #0]
 800635e:	b2d2      	uxtb	r2, r2
 8006360:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006366:	1c5a      	adds	r2, r3, #1
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006372:	b29b      	uxth	r3, r3
 8006374:	3b01      	subs	r3, #1
 8006376:	b29a      	uxth	r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800637e:	2301      	movs	r3, #1
 8006380:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006382:	f7fd f959 	bl	8003638 <HAL_GetTick>
 8006386:	4602      	mov	r2, r0
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	1ad3      	subs	r3, r2, r3
 800638c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800638e:	429a      	cmp	r2, r3
 8006390:	d803      	bhi.n	800639a <HAL_SPI_TransmitReceive+0x3c2>
 8006392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006398:	d102      	bne.n	80063a0 <HAL_SPI_TransmitReceive+0x3c8>
 800639a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800639c:	2b00      	cmp	r3, #0
 800639e:	d103      	bne.n	80063a8 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80063a6:	e01c      	b.n	80063e2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f47f af5b 	bne.w	800626a <HAL_SPI_TransmitReceive+0x292>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f47f af54 	bne.w	800626a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063c2:	69fa      	ldr	r2, [r7, #28]
 80063c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	f000 f990 	bl	80066ec <SPI_EndRxTxTransaction>
 80063cc:	4603      	mov	r3, r0
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d006      	beq.n	80063e0 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2220      	movs	r2, #32
 80063dc:	661a      	str	r2, [r3, #96]	; 0x60
 80063de:	e000      	b.n	80063e2 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80063e0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80063f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3728      	adds	r7, #40	; 0x28
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}
	...

08006400 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b088      	sub	sp, #32
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	603b      	str	r3, [r7, #0]
 800640c:	4613      	mov	r3, r2
 800640e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006410:	f7fd f912 	bl	8003638 <HAL_GetTick>
 8006414:	4602      	mov	r2, r0
 8006416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006418:	1a9b      	subs	r3, r3, r2
 800641a:	683a      	ldr	r2, [r7, #0]
 800641c:	4413      	add	r3, r2
 800641e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006420:	f7fd f90a 	bl	8003638 <HAL_GetTick>
 8006424:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006426:	4b39      	ldr	r3, [pc, #228]	; (800650c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	015b      	lsls	r3, r3, #5
 800642c:	0d1b      	lsrs	r3, r3, #20
 800642e:	69fa      	ldr	r2, [r7, #28]
 8006430:	fb02 f303 	mul.w	r3, r2, r3
 8006434:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006436:	e054      	b.n	80064e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643e:	d050      	beq.n	80064e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006440:	f7fd f8fa 	bl	8003638 <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	69fa      	ldr	r2, [r7, #28]
 800644c:	429a      	cmp	r2, r3
 800644e:	d902      	bls.n	8006456 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d13d      	bne.n	80064d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006464:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800646e:	d111      	bne.n	8006494 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006478:	d004      	beq.n	8006484 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006482:	d107      	bne.n	8006494 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006492:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006498:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800649c:	d10f      	bne.n	80064be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064ac:	601a      	str	r2, [r3, #0]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e017      	b.n	8006502 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d101      	bne.n	80064dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80064d8:	2300      	movs	r3, #0
 80064da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	3b01      	subs	r3, #1
 80064e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	689a      	ldr	r2, [r3, #8]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	4013      	ands	r3, r2
 80064ec:	68ba      	ldr	r2, [r7, #8]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	bf0c      	ite	eq
 80064f2:	2301      	moveq	r3, #1
 80064f4:	2300      	movne	r3, #0
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	461a      	mov	r2, r3
 80064fa:	79fb      	ldrb	r3, [r7, #7]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d19b      	bne.n	8006438 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3720      	adds	r7, #32
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	2000080c 	.word	0x2000080c

08006510 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b08a      	sub	sp, #40	; 0x28
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	607a      	str	r2, [r7, #4]
 800651c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800651e:	2300      	movs	r3, #0
 8006520:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006522:	f7fd f889 	bl	8003638 <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652a:	1a9b      	subs	r3, r3, r2
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	4413      	add	r3, r2
 8006530:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006532:	f7fd f881 	bl	8003638 <HAL_GetTick>
 8006536:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	330c      	adds	r3, #12
 800653e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006540:	4b3d      	ldr	r3, [pc, #244]	; (8006638 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	4613      	mov	r3, r2
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	4413      	add	r3, r2
 800654a:	00da      	lsls	r2, r3, #3
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	0d1b      	lsrs	r3, r3, #20
 8006550:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006552:	fb02 f303 	mul.w	r3, r2, r3
 8006556:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006558:	e060      	b.n	800661c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006560:	d107      	bne.n	8006572 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d104      	bne.n	8006572 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	b2db      	uxtb	r3, r3
 800656e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006570:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006578:	d050      	beq.n	800661c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800657a:	f7fd f85d 	bl	8003638 <HAL_GetTick>
 800657e:	4602      	mov	r2, r0
 8006580:	6a3b      	ldr	r3, [r7, #32]
 8006582:	1ad3      	subs	r3, r2, r3
 8006584:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006586:	429a      	cmp	r2, r3
 8006588:	d902      	bls.n	8006590 <SPI_WaitFifoStateUntilTimeout+0x80>
 800658a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658c:	2b00      	cmp	r3, #0
 800658e:	d13d      	bne.n	800660c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	685a      	ldr	r2, [r3, #4]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800659e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065a8:	d111      	bne.n	80065ce <SPI_WaitFifoStateUntilTimeout+0xbe>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065b2:	d004      	beq.n	80065be <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065bc:	d107      	bne.n	80065ce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065d6:	d10f      	bne.n	80065f8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065e6:	601a      	str	r2, [r3, #0]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e010      	b.n	800662e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006612:	2300      	movs	r3, #0
 8006614:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	3b01      	subs	r3, #1
 800661a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689a      	ldr	r2, [r3, #8]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	4013      	ands	r3, r2
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	429a      	cmp	r2, r3
 800662a:	d196      	bne.n	800655a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3728      	adds	r7, #40	; 0x28
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	2000080c 	.word	0x2000080c

0800663c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b086      	sub	sp, #24
 8006640:	af02      	add	r7, sp, #8
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006650:	d111      	bne.n	8006676 <SPI_EndRxTransaction+0x3a>
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800665a:	d004      	beq.n	8006666 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006664:	d107      	bne.n	8006676 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006674:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	9300      	str	r3, [sp, #0]
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	2200      	movs	r2, #0
 800667e:	2180      	movs	r1, #128	; 0x80
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f7ff febd 	bl	8006400 <SPI_WaitFlagStateUntilTimeout>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d007      	beq.n	800669c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006690:	f043 0220 	orr.w	r2, r3, #32
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e023      	b.n	80066e4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066a4:	d11d      	bne.n	80066e2 <SPI_EndRxTransaction+0xa6>
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066ae:	d004      	beq.n	80066ba <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066b8:	d113      	bne.n	80066e2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	2200      	movs	r2, #0
 80066c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f7ff ff22 	bl	8006510 <SPI_WaitFifoStateUntilTimeout>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d007      	beq.n	80066e2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066d6:	f043 0220 	orr.w	r2, r3, #32
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e000      	b.n	80066e4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80066e2:	2300      	movs	r3, #0
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3710      	adds	r7, #16
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b086      	sub	sp, #24
 80066f0:	af02      	add	r7, sp, #8
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	2200      	movs	r2, #0
 8006700:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	f7ff ff03 	bl	8006510 <SPI_WaitFifoStateUntilTimeout>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d007      	beq.n	8006720 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006714:	f043 0220 	orr.w	r2, r3, #32
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800671c:	2303      	movs	r3, #3
 800671e:	e027      	b.n	8006770 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	9300      	str	r3, [sp, #0]
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	2200      	movs	r2, #0
 8006728:	2180      	movs	r1, #128	; 0x80
 800672a:	68f8      	ldr	r0, [r7, #12]
 800672c:	f7ff fe68 	bl	8006400 <SPI_WaitFlagStateUntilTimeout>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d007      	beq.n	8006746 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800673a:	f043 0220 	orr.w	r2, r3, #32
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e014      	b.n	8006770 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	2200      	movs	r2, #0
 800674e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f7ff fedc 	bl	8006510 <SPI_WaitFifoStateUntilTimeout>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d007      	beq.n	800676e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006762:	f043 0220 	orr.w	r2, r3, #32
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800676a:	2303      	movs	r3, #3
 800676c:	e000      	b.n	8006770 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e049      	b.n	800681e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d106      	bne.n	80067a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f7fb fe1e 	bl	80023e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2202      	movs	r2, #2
 80067a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	3304      	adds	r3, #4
 80067b4:	4619      	mov	r1, r3
 80067b6:	4610      	mov	r0, r2
 80067b8:	f000 fba4 	bl	8006f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2201      	movs	r2, #1
 80067c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2201      	movs	r2, #1
 8006808:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2201      	movs	r2, #1
 8006810:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800681c:	2300      	movs	r3, #0
}
 800681e:	4618      	mov	r0, r3
 8006820:	3708      	adds	r7, #8
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b082      	sub	sp, #8
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2202      	movs	r2, #2
 8006832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6a1a      	ldr	r2, [r3, #32]
 800683c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006840:	4013      	ands	r3, r2
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10f      	bne.n	8006866 <HAL_TIM_Base_DeInit+0x40>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6a1a      	ldr	r2, [r3, #32]
 800684c:	f240 4344 	movw	r3, #1092	; 0x444
 8006850:	4013      	ands	r3, r2
 8006852:	2b00      	cmp	r3, #0
 8006854:	d107      	bne.n	8006866 <HAL_TIM_Base_DeInit+0x40>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f022 0201 	bic.w	r2, r2, #1
 8006864:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7fb fdf2 	bl	8002450 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2200      	movs	r2, #0
 8006898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2200      	movs	r2, #0
 80068b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3708      	adds	r7, #8
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
	...

080068e0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b085      	sub	sp, #20
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d001      	beq.n	80068f8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	e033      	b.n	8006960 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2202      	movs	r2, #2
 80068fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a19      	ldr	r2, [pc, #100]	; (800696c <HAL_TIM_Base_Start+0x8c>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d009      	beq.n	800691e <HAL_TIM_Base_Start+0x3e>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006912:	d004      	beq.n	800691e <HAL_TIM_Base_Start+0x3e>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a15      	ldr	r2, [pc, #84]	; (8006970 <HAL_TIM_Base_Start+0x90>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d115      	bne.n	800694a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689a      	ldr	r2, [r3, #8]
 8006924:	4b13      	ldr	r3, [pc, #76]	; (8006974 <HAL_TIM_Base_Start+0x94>)
 8006926:	4013      	ands	r3, r2
 8006928:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2b06      	cmp	r3, #6
 800692e:	d015      	beq.n	800695c <HAL_TIM_Base_Start+0x7c>
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006936:	d011      	beq.n	800695c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f042 0201 	orr.w	r2, r2, #1
 8006946:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006948:	e008      	b.n	800695c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f042 0201 	orr.w	r2, r2, #1
 8006958:	601a      	str	r2, [r3, #0]
 800695a:	e000      	b.n	800695e <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800695c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3714      	adds	r7, #20
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr
 800696c:	40012c00 	.word	0x40012c00
 8006970:	40014000 	.word	0x40014000
 8006974:	00010007 	.word	0x00010007

08006978 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6a1a      	ldr	r2, [r3, #32]
 8006986:	f241 1311 	movw	r3, #4369	; 0x1111
 800698a:	4013      	ands	r3, r2
 800698c:	2b00      	cmp	r3, #0
 800698e:	d10f      	bne.n	80069b0 <HAL_TIM_Base_Stop+0x38>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6a1a      	ldr	r2, [r3, #32]
 8006996:	f240 4344 	movw	r3, #1092	; 0x444
 800699a:	4013      	ands	r3, r2
 800699c:	2b00      	cmp	r3, #0
 800699e:	d107      	bne.n	80069b0 <HAL_TIM_Base_Stop+0x38>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f022 0201 	bic.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
	...

080069c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069d6:	b2db      	uxtb	r3, r3
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d001      	beq.n	80069e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e03b      	b.n	8006a58 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2202      	movs	r2, #2
 80069e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68da      	ldr	r2, [r3, #12]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0201 	orr.w	r2, r2, #1
 80069f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a19      	ldr	r2, [pc, #100]	; (8006a64 <HAL_TIM_Base_Start_IT+0x9c>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d009      	beq.n	8006a16 <HAL_TIM_Base_Start_IT+0x4e>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a0a:	d004      	beq.n	8006a16 <HAL_TIM_Base_Start_IT+0x4e>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a15      	ldr	r2, [pc, #84]	; (8006a68 <HAL_TIM_Base_Start_IT+0xa0>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d115      	bne.n	8006a42 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	689a      	ldr	r2, [r3, #8]
 8006a1c:	4b13      	ldr	r3, [pc, #76]	; (8006a6c <HAL_TIM_Base_Start_IT+0xa4>)
 8006a1e:	4013      	ands	r3, r2
 8006a20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2b06      	cmp	r3, #6
 8006a26:	d015      	beq.n	8006a54 <HAL_TIM_Base_Start_IT+0x8c>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a2e:	d011      	beq.n	8006a54 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f042 0201 	orr.w	r2, r2, #1
 8006a3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a40:	e008      	b.n	8006a54 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f042 0201 	orr.w	r2, r2, #1
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	e000      	b.n	8006a56 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a54:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr
 8006a64:	40012c00 	.word	0x40012c00
 8006a68:	40014000 	.word	0x40014000
 8006a6c:	00010007 	.word	0x00010007

08006a70 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68da      	ldr	r2, [r3, #12]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 0201 	bic.w	r2, r2, #1
 8006a86:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6a1a      	ldr	r2, [r3, #32]
 8006a8e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006a92:	4013      	ands	r3, r2
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10f      	bne.n	8006ab8 <HAL_TIM_Base_Stop_IT+0x48>
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6a1a      	ldr	r2, [r3, #32]
 8006a9e:	f240 4344 	movw	r3, #1092	; 0x444
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d107      	bne.n	8006ab8 <HAL_TIM_Base_Stop_IT+0x48>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f022 0201 	bic.w	r2, r2, #1
 8006ab6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2201      	movs	r2, #1
 8006abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006ac0:	2300      	movs	r3, #0
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	370c      	adds	r7, #12
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr

08006ace <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b082      	sub	sp, #8
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	f003 0302 	and.w	r3, r3, #2
 8006ae0:	2b02      	cmp	r3, #2
 8006ae2:	d122      	bne.n	8006b2a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b02      	cmp	r3, #2
 8006af0:	d11b      	bne.n	8006b2a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f06f 0202 	mvn.w	r2, #2
 8006afa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	f003 0303 	and.w	r3, r3, #3
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d003      	beq.n	8006b18 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f9d8 	bl	8006ec6 <HAL_TIM_IC_CaptureCallback>
 8006b16:	e005      	b.n	8006b24 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 f9ca 	bl	8006eb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f000 f9db 	bl	8006eda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b04      	cmp	r3, #4
 8006b36:	d122      	bne.n	8006b7e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	f003 0304 	and.w	r3, r3, #4
 8006b42:	2b04      	cmp	r3, #4
 8006b44:	d11b      	bne.n	8006b7e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f06f 0204 	mvn.w	r2, #4
 8006b4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d003      	beq.n	8006b6c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	f000 f9ae 	bl	8006ec6 <HAL_TIM_IC_CaptureCallback>
 8006b6a:	e005      	b.n	8006b78 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f9a0 	bl	8006eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f9b1 	bl	8006eda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	691b      	ldr	r3, [r3, #16]
 8006b84:	f003 0308 	and.w	r3, r3, #8
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d122      	bne.n	8006bd2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	f003 0308 	and.w	r3, r3, #8
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d11b      	bne.n	8006bd2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f06f 0208 	mvn.w	r2, #8
 8006ba2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2204      	movs	r2, #4
 8006ba8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	69db      	ldr	r3, [r3, #28]
 8006bb0:	f003 0303 	and.w	r3, r3, #3
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d003      	beq.n	8006bc0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f984 	bl	8006ec6 <HAL_TIM_IC_CaptureCallback>
 8006bbe:	e005      	b.n	8006bcc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f976 	bl	8006eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f987 	bl	8006eda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	f003 0310 	and.w	r3, r3, #16
 8006bdc:	2b10      	cmp	r3, #16
 8006bde:	d122      	bne.n	8006c26 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	f003 0310 	and.w	r3, r3, #16
 8006bea:	2b10      	cmp	r3, #16
 8006bec:	d11b      	bne.n	8006c26 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f06f 0210 	mvn.w	r2, #16
 8006bf6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2208      	movs	r2, #8
 8006bfc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	69db      	ldr	r3, [r3, #28]
 8006c04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d003      	beq.n	8006c14 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 f95a 	bl	8006ec6 <HAL_TIM_IC_CaptureCallback>
 8006c12:	e005      	b.n	8006c20 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f000 f94c 	bl	8006eb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f95d 	bl	8006eda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	f003 0301 	and.w	r3, r3, #1
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d10e      	bne.n	8006c52 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	f003 0301 	and.w	r3, r3, #1
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d107      	bne.n	8006c52 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f06f 0201 	mvn.w	r2, #1
 8006c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f926 	bl	8006e9e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c5c:	2b80      	cmp	r3, #128	; 0x80
 8006c5e:	d10e      	bne.n	8006c7e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c6a:	2b80      	cmp	r3, #128	; 0x80
 8006c6c:	d107      	bne.n	8006c7e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 fabb 	bl	80071f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c8c:	d10e      	bne.n	8006cac <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c98:	2b80      	cmp	r3, #128	; 0x80
 8006c9a:	d107      	bne.n	8006cac <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f000 faae 	bl	8007208 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	691b      	ldr	r3, [r3, #16]
 8006cb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb6:	2b40      	cmp	r3, #64	; 0x40
 8006cb8:	d10e      	bne.n	8006cd8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cc4:	2b40      	cmp	r3, #64	; 0x40
 8006cc6:	d107      	bne.n	8006cd8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 f90b 	bl	8006eee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	691b      	ldr	r3, [r3, #16]
 8006cde:	f003 0320 	and.w	r3, r3, #32
 8006ce2:	2b20      	cmp	r3, #32
 8006ce4:	d10e      	bne.n	8006d04 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	f003 0320 	and.w	r3, r3, #32
 8006cf0:	2b20      	cmp	r3, #32
 8006cf2:	d107      	bne.n	8006d04 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f06f 0220 	mvn.w	r2, #32
 8006cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 fa6e 	bl	80071e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d04:	bf00      	nop
 8006d06:	3708      	adds	r7, #8
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d16:	2300      	movs	r3, #0
 8006d18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d101      	bne.n	8006d28 <HAL_TIM_ConfigClockSource+0x1c>
 8006d24:	2302      	movs	r3, #2
 8006d26:	e0b6      	b.n	8006e96 <HAL_TIM_ConfigClockSource+0x18a>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2201      	movs	r2, #1
 8006d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2202      	movs	r2, #2
 8006d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d64:	d03e      	beq.n	8006de4 <HAL_TIM_ConfigClockSource+0xd8>
 8006d66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d6a:	f200 8087 	bhi.w	8006e7c <HAL_TIM_ConfigClockSource+0x170>
 8006d6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d72:	f000 8086 	beq.w	8006e82 <HAL_TIM_ConfigClockSource+0x176>
 8006d76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d7a:	d87f      	bhi.n	8006e7c <HAL_TIM_ConfigClockSource+0x170>
 8006d7c:	2b70      	cmp	r3, #112	; 0x70
 8006d7e:	d01a      	beq.n	8006db6 <HAL_TIM_ConfigClockSource+0xaa>
 8006d80:	2b70      	cmp	r3, #112	; 0x70
 8006d82:	d87b      	bhi.n	8006e7c <HAL_TIM_ConfigClockSource+0x170>
 8006d84:	2b60      	cmp	r3, #96	; 0x60
 8006d86:	d050      	beq.n	8006e2a <HAL_TIM_ConfigClockSource+0x11e>
 8006d88:	2b60      	cmp	r3, #96	; 0x60
 8006d8a:	d877      	bhi.n	8006e7c <HAL_TIM_ConfigClockSource+0x170>
 8006d8c:	2b50      	cmp	r3, #80	; 0x50
 8006d8e:	d03c      	beq.n	8006e0a <HAL_TIM_ConfigClockSource+0xfe>
 8006d90:	2b50      	cmp	r3, #80	; 0x50
 8006d92:	d873      	bhi.n	8006e7c <HAL_TIM_ConfigClockSource+0x170>
 8006d94:	2b40      	cmp	r3, #64	; 0x40
 8006d96:	d058      	beq.n	8006e4a <HAL_TIM_ConfigClockSource+0x13e>
 8006d98:	2b40      	cmp	r3, #64	; 0x40
 8006d9a:	d86f      	bhi.n	8006e7c <HAL_TIM_ConfigClockSource+0x170>
 8006d9c:	2b30      	cmp	r3, #48	; 0x30
 8006d9e:	d064      	beq.n	8006e6a <HAL_TIM_ConfigClockSource+0x15e>
 8006da0:	2b30      	cmp	r3, #48	; 0x30
 8006da2:	d86b      	bhi.n	8006e7c <HAL_TIM_ConfigClockSource+0x170>
 8006da4:	2b20      	cmp	r3, #32
 8006da6:	d060      	beq.n	8006e6a <HAL_TIM_ConfigClockSource+0x15e>
 8006da8:	2b20      	cmp	r3, #32
 8006daa:	d867      	bhi.n	8006e7c <HAL_TIM_ConfigClockSource+0x170>
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d05c      	beq.n	8006e6a <HAL_TIM_ConfigClockSource+0x15e>
 8006db0:	2b10      	cmp	r3, #16
 8006db2:	d05a      	beq.n	8006e6a <HAL_TIM_ConfigClockSource+0x15e>
 8006db4:	e062      	b.n	8006e7c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6818      	ldr	r0, [r3, #0]
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	6899      	ldr	r1, [r3, #8]
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	685a      	ldr	r2, [r3, #4]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	f000 f985 	bl	80070d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006dd8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	68ba      	ldr	r2, [r7, #8]
 8006de0:	609a      	str	r2, [r3, #8]
      break;
 8006de2:	e04f      	b.n	8006e84 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6818      	ldr	r0, [r3, #0]
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	6899      	ldr	r1, [r3, #8]
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	685a      	ldr	r2, [r3, #4]
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	f000 f96e 	bl	80070d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689a      	ldr	r2, [r3, #8]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e06:	609a      	str	r2, [r3, #8]
      break;
 8006e08:	e03c      	b.n	8006e84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6818      	ldr	r0, [r3, #0]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	6859      	ldr	r1, [r3, #4]
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	461a      	mov	r2, r3
 8006e18:	f000 f8e2 	bl	8006fe0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2150      	movs	r1, #80	; 0x50
 8006e22:	4618      	mov	r0, r3
 8006e24:	f000 f93b 	bl	800709e <TIM_ITRx_SetConfig>
      break;
 8006e28:	e02c      	b.n	8006e84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6818      	ldr	r0, [r3, #0]
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	6859      	ldr	r1, [r3, #4]
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	461a      	mov	r2, r3
 8006e38:	f000 f901 	bl	800703e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2160      	movs	r1, #96	; 0x60
 8006e42:	4618      	mov	r0, r3
 8006e44:	f000 f92b 	bl	800709e <TIM_ITRx_SetConfig>
      break;
 8006e48:	e01c      	b.n	8006e84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6818      	ldr	r0, [r3, #0]
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	6859      	ldr	r1, [r3, #4]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	461a      	mov	r2, r3
 8006e58:	f000 f8c2 	bl	8006fe0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2140      	movs	r1, #64	; 0x40
 8006e62:	4618      	mov	r0, r3
 8006e64:	f000 f91b 	bl	800709e <TIM_ITRx_SetConfig>
      break;
 8006e68:	e00c      	b.n	8006e84 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4619      	mov	r1, r3
 8006e74:	4610      	mov	r0, r2
 8006e76:	f000 f912 	bl	800709e <TIM_ITRx_SetConfig>
      break;
 8006e7a:	e003      	b.n	8006e84 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e80:	e000      	b.n	8006e84 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006e82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}

08006e9e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b083      	sub	sp, #12
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006ea6:	bf00      	nop
 8006ea8:	370c      	adds	r7, #12
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr

08006eb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006eb2:	b480      	push	{r7}
 8006eb4:	b083      	sub	sp, #12
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006eba:	bf00      	nop
 8006ebc:	370c      	adds	r7, #12
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr

08006ec6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ec6:	b480      	push	{r7}
 8006ec8:	b083      	sub	sp, #12
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ece:	bf00      	nop
 8006ed0:	370c      	adds	r7, #12
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr

08006eda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006eda:	b480      	push	{r7}
 8006edc:	b083      	sub	sp, #12
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ee2:	bf00      	nop
 8006ee4:	370c      	adds	r7, #12
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr

08006eee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006eee:	b480      	push	{r7}
 8006ef0:	b083      	sub	sp, #12
 8006ef2:	af00      	add	r7, sp, #0
 8006ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ef6:	bf00      	nop
 8006ef8:	370c      	adds	r7, #12
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
	...

08006f04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	4a2e      	ldr	r2, [pc, #184]	; (8006fd0 <TIM_Base_SetConfig+0xcc>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d003      	beq.n	8006f24 <TIM_Base_SetConfig+0x20>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f22:	d108      	bne.n	8006f36 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	68fa      	ldr	r2, [r7, #12]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a25      	ldr	r2, [pc, #148]	; (8006fd0 <TIM_Base_SetConfig+0xcc>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d00f      	beq.n	8006f5e <TIM_Base_SetConfig+0x5a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f44:	d00b      	beq.n	8006f5e <TIM_Base_SetConfig+0x5a>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a22      	ldr	r2, [pc, #136]	; (8006fd4 <TIM_Base_SetConfig+0xd0>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d007      	beq.n	8006f5e <TIM_Base_SetConfig+0x5a>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a21      	ldr	r2, [pc, #132]	; (8006fd8 <TIM_Base_SetConfig+0xd4>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d003      	beq.n	8006f5e <TIM_Base_SetConfig+0x5a>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a20      	ldr	r2, [pc, #128]	; (8006fdc <TIM_Base_SetConfig+0xd8>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d108      	bne.n	8006f70 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	68fa      	ldr	r2, [r7, #12]
 8006f82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	689a      	ldr	r2, [r3, #8]
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a0e      	ldr	r2, [pc, #56]	; (8006fd0 <TIM_Base_SetConfig+0xcc>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d00b      	beq.n	8006fb4 <TIM_Base_SetConfig+0xb0>
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a0d      	ldr	r2, [pc, #52]	; (8006fd4 <TIM_Base_SetConfig+0xd0>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d007      	beq.n	8006fb4 <TIM_Base_SetConfig+0xb0>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a0c      	ldr	r2, [pc, #48]	; (8006fd8 <TIM_Base_SetConfig+0xd4>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d003      	beq.n	8006fb4 <TIM_Base_SetConfig+0xb0>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	4a0b      	ldr	r2, [pc, #44]	; (8006fdc <TIM_Base_SetConfig+0xd8>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d103      	bne.n	8006fbc <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	691a      	ldr	r2, [r3, #16]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	615a      	str	r2, [r3, #20]
}
 8006fc2:	bf00      	nop
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	40012c00 	.word	0x40012c00
 8006fd4:	40014000 	.word	0x40014000
 8006fd8:	40014400 	.word	0x40014400
 8006fdc:	40014800 	.word	0x40014800

08006fe0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b087      	sub	sp, #28
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	f023 0201 	bic.w	r2, r3, #1
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	699b      	ldr	r3, [r3, #24]
 8007002:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800700a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	011b      	lsls	r3, r3, #4
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	4313      	orrs	r3, r2
 8007014:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	f023 030a 	bic.w	r3, r3, #10
 800701c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800701e:	697a      	ldr	r2, [r7, #20]
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	4313      	orrs	r3, r2
 8007024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	693a      	ldr	r2, [r7, #16]
 800702a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	697a      	ldr	r2, [r7, #20]
 8007030:	621a      	str	r2, [r3, #32]
}
 8007032:	bf00      	nop
 8007034:	371c      	adds	r7, #28
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr

0800703e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800703e:	b480      	push	{r7}
 8007040:	b087      	sub	sp, #28
 8007042:	af00      	add	r7, sp, #0
 8007044:	60f8      	str	r0, [r7, #12]
 8007046:	60b9      	str	r1, [r7, #8]
 8007048:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	f023 0210 	bic.w	r2, r3, #16
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	699b      	ldr	r3, [r3, #24]
 800705a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6a1b      	ldr	r3, [r3, #32]
 8007060:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007068:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	031b      	lsls	r3, r3, #12
 800706e:	697a      	ldr	r2, [r7, #20]
 8007070:	4313      	orrs	r3, r2
 8007072:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800707a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	011b      	lsls	r3, r3, #4
 8007080:	693a      	ldr	r2, [r7, #16]
 8007082:	4313      	orrs	r3, r2
 8007084:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	697a      	ldr	r2, [r7, #20]
 800708a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	693a      	ldr	r2, [r7, #16]
 8007090:	621a      	str	r2, [r3, #32]
}
 8007092:	bf00      	nop
 8007094:	371c      	adds	r7, #28
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr

0800709e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800709e:	b480      	push	{r7}
 80070a0:	b085      	sub	sp, #20
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
 80070a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	f043 0307 	orr.w	r3, r3, #7
 80070c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	609a      	str	r2, [r3, #8]
}
 80070c8:	bf00      	nop
 80070ca:	3714      	adds	r7, #20
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b087      	sub	sp, #28
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	607a      	str	r2, [r7, #4]
 80070e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070e8:	697b      	ldr	r3, [r7, #20]
 80070ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80070ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	021a      	lsls	r2, r3, #8
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	431a      	orrs	r2, r3
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	697a      	ldr	r2, [r7, #20]
 80070fe:	4313      	orrs	r3, r2
 8007100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	697a      	ldr	r2, [r7, #20]
 8007106:	609a      	str	r2, [r3, #8]
}
 8007108:	bf00      	nop
 800710a:	371c      	adds	r7, #28
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007114:	b480      	push	{r7}
 8007116:	b085      	sub	sp, #20
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007124:	2b01      	cmp	r3, #1
 8007126:	d101      	bne.n	800712c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007128:	2302      	movs	r3, #2
 800712a:	e04f      	b.n	80071cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2202      	movs	r2, #2
 8007138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a21      	ldr	r2, [pc, #132]	; (80071d8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d108      	bne.n	8007168 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800715c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	4313      	orrs	r3, r2
 8007166:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800716e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	4313      	orrs	r3, r2
 8007178:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68fa      	ldr	r2, [r7, #12]
 8007180:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a14      	ldr	r2, [pc, #80]	; (80071d8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d009      	beq.n	80071a0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007194:	d004      	beq.n	80071a0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a10      	ldr	r2, [pc, #64]	; (80071dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d10c      	bne.n	80071ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	689b      	ldr	r3, [r3, #8]
 80071ac:	68ba      	ldr	r2, [r7, #8]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68ba      	ldr	r2, [r7, #8]
 80071b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3714      	adds	r7, #20
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr
 80071d8:	40012c00 	.word	0x40012c00
 80071dc:	40014000 	.word	0x40014000

080071e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80071e8:	bf00      	nop
 80071ea:	370c      	adds	r7, #12
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr

080071f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071fc:	bf00      	nop
 80071fe:	370c      	adds	r7, #12
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d101      	bne.n	800722e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	e040      	b.n	80072b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007232:	2b00      	cmp	r3, #0
 8007234:	d106      	bne.n	8007244 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7fb f92c 	bl	800249c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2224      	movs	r2, #36	; 0x24
 8007248:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f022 0201 	bic.w	r2, r2, #1
 8007258:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f82c 	bl	80072b8 <UART_SetConfig>
 8007260:	4603      	mov	r3, r0
 8007262:	2b01      	cmp	r3, #1
 8007264:	d101      	bne.n	800726a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e022      	b.n	80072b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726e:	2b00      	cmp	r3, #0
 8007270:	d002      	beq.n	8007278 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f000 f956 	bl	8007524 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007286:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	689a      	ldr	r2, [r3, #8]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007296:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f042 0201 	orr.w	r2, r2, #1
 80072a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f000 f9dd 	bl	8007668 <UART_CheckIdleState>
 80072ae:	4603      	mov	r3, r0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3708      	adds	r7, #8
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b088      	sub	sp, #32
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072c0:	2300      	movs	r3, #0
 80072c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689a      	ldr	r2, [r3, #8]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	691b      	ldr	r3, [r3, #16]
 80072cc:	431a      	orrs	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	695b      	ldr	r3, [r3, #20]
 80072d2:	431a      	orrs	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	69db      	ldr	r3, [r3, #28]
 80072d8:	4313      	orrs	r3, r2
 80072da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	681a      	ldr	r2, [r3, #0]
 80072e2:	4b8a      	ldr	r3, [pc, #552]	; (800750c <UART_SetConfig+0x254>)
 80072e4:	4013      	ands	r3, r2
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	6812      	ldr	r2, [r2, #0]
 80072ea:	6979      	ldr	r1, [r7, #20]
 80072ec:	430b      	orrs	r3, r1
 80072ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68da      	ldr	r2, [r3, #12]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	430a      	orrs	r2, r1
 8007304:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	699b      	ldr	r3, [r3, #24]
 800730a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a1b      	ldr	r3, [r3, #32]
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	4313      	orrs	r3, r2
 8007314:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	697a      	ldr	r2, [r7, #20]
 8007326:	430a      	orrs	r2, r1
 8007328:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4a78      	ldr	r2, [pc, #480]	; (8007510 <UART_SetConfig+0x258>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d120      	bne.n	8007376 <UART_SetConfig+0xbe>
 8007334:	4b77      	ldr	r3, [pc, #476]	; (8007514 <UART_SetConfig+0x25c>)
 8007336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007338:	f003 0303 	and.w	r3, r3, #3
 800733c:	2b03      	cmp	r3, #3
 800733e:	d817      	bhi.n	8007370 <UART_SetConfig+0xb8>
 8007340:	a201      	add	r2, pc, #4	; (adr r2, 8007348 <UART_SetConfig+0x90>)
 8007342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007346:	bf00      	nop
 8007348:	08007359 	.word	0x08007359
 800734c:	08007365 	.word	0x08007365
 8007350:	0800736b 	.word	0x0800736b
 8007354:	0800735f 	.word	0x0800735f
 8007358:	2300      	movs	r3, #0
 800735a:	77fb      	strb	r3, [r7, #31]
 800735c:	e01d      	b.n	800739a <UART_SetConfig+0xe2>
 800735e:	2302      	movs	r3, #2
 8007360:	77fb      	strb	r3, [r7, #31]
 8007362:	e01a      	b.n	800739a <UART_SetConfig+0xe2>
 8007364:	2304      	movs	r3, #4
 8007366:	77fb      	strb	r3, [r7, #31]
 8007368:	e017      	b.n	800739a <UART_SetConfig+0xe2>
 800736a:	2308      	movs	r3, #8
 800736c:	77fb      	strb	r3, [r7, #31]
 800736e:	e014      	b.n	800739a <UART_SetConfig+0xe2>
 8007370:	2310      	movs	r3, #16
 8007372:	77fb      	strb	r3, [r7, #31]
 8007374:	e011      	b.n	800739a <UART_SetConfig+0xe2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a67      	ldr	r2, [pc, #412]	; (8007518 <UART_SetConfig+0x260>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d102      	bne.n	8007386 <UART_SetConfig+0xce>
 8007380:	2300      	movs	r3, #0
 8007382:	77fb      	strb	r3, [r7, #31]
 8007384:	e009      	b.n	800739a <UART_SetConfig+0xe2>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a64      	ldr	r2, [pc, #400]	; (800751c <UART_SetConfig+0x264>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d102      	bne.n	8007396 <UART_SetConfig+0xde>
 8007390:	2300      	movs	r3, #0
 8007392:	77fb      	strb	r3, [r7, #31]
 8007394:	e001      	b.n	800739a <UART_SetConfig+0xe2>
 8007396:	2310      	movs	r3, #16
 8007398:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	69db      	ldr	r3, [r3, #28]
 800739e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073a2:	d15b      	bne.n	800745c <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80073a4:	7ffb      	ldrb	r3, [r7, #31]
 80073a6:	2b08      	cmp	r3, #8
 80073a8:	d827      	bhi.n	80073fa <UART_SetConfig+0x142>
 80073aa:	a201      	add	r2, pc, #4	; (adr r2, 80073b0 <UART_SetConfig+0xf8>)
 80073ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b0:	080073d5 	.word	0x080073d5
 80073b4:	080073dd 	.word	0x080073dd
 80073b8:	080073e5 	.word	0x080073e5
 80073bc:	080073fb 	.word	0x080073fb
 80073c0:	080073eb 	.word	0x080073eb
 80073c4:	080073fb 	.word	0x080073fb
 80073c8:	080073fb 	.word	0x080073fb
 80073cc:	080073fb 	.word	0x080073fb
 80073d0:	080073f3 	.word	0x080073f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073d4:	f7fd fe88 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 80073d8:	61b8      	str	r0, [r7, #24]
        break;
 80073da:	e013      	b.n	8007404 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073dc:	f7fd fea6 	bl	800512c <HAL_RCC_GetPCLK2Freq>
 80073e0:	61b8      	str	r0, [r7, #24]
        break;
 80073e2:	e00f      	b.n	8007404 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073e4:	4b4e      	ldr	r3, [pc, #312]	; (8007520 <UART_SetConfig+0x268>)
 80073e6:	61bb      	str	r3, [r7, #24]
        break;
 80073e8:	e00c      	b.n	8007404 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ea:	f7fd fe05 	bl	8004ff8 <HAL_RCC_GetSysClockFreq>
 80073ee:	61b8      	str	r0, [r7, #24]
        break;
 80073f0:	e008      	b.n	8007404 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073f6:	61bb      	str	r3, [r7, #24]
        break;
 80073f8:	e004      	b.n	8007404 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80073fa:	2300      	movs	r3, #0
 80073fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	77bb      	strb	r3, [r7, #30]
        break;
 8007402:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007404:	69bb      	ldr	r3, [r7, #24]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d074      	beq.n	80074f4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	005a      	lsls	r2, r3, #1
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	685b      	ldr	r3, [r3, #4]
 8007412:	085b      	lsrs	r3, r3, #1
 8007414:	441a      	add	r2, r3
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	fbb2 f3f3 	udiv	r3, r2, r3
 800741e:	b29b      	uxth	r3, r3
 8007420:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	2b0f      	cmp	r3, #15
 8007426:	d916      	bls.n	8007456 <UART_SetConfig+0x19e>
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800742e:	d212      	bcs.n	8007456 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	b29b      	uxth	r3, r3
 8007434:	f023 030f 	bic.w	r3, r3, #15
 8007438:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	085b      	lsrs	r3, r3, #1
 800743e:	b29b      	uxth	r3, r3
 8007440:	f003 0307 	and.w	r3, r3, #7
 8007444:	b29a      	uxth	r2, r3
 8007446:	89fb      	ldrh	r3, [r7, #14]
 8007448:	4313      	orrs	r3, r2
 800744a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	89fa      	ldrh	r2, [r7, #14]
 8007452:	60da      	str	r2, [r3, #12]
 8007454:	e04e      	b.n	80074f4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	77bb      	strb	r3, [r7, #30]
 800745a:	e04b      	b.n	80074f4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800745c:	7ffb      	ldrb	r3, [r7, #31]
 800745e:	2b08      	cmp	r3, #8
 8007460:	d827      	bhi.n	80074b2 <UART_SetConfig+0x1fa>
 8007462:	a201      	add	r2, pc, #4	; (adr r2, 8007468 <UART_SetConfig+0x1b0>)
 8007464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007468:	0800748d 	.word	0x0800748d
 800746c:	08007495 	.word	0x08007495
 8007470:	0800749d 	.word	0x0800749d
 8007474:	080074b3 	.word	0x080074b3
 8007478:	080074a3 	.word	0x080074a3
 800747c:	080074b3 	.word	0x080074b3
 8007480:	080074b3 	.word	0x080074b3
 8007484:	080074b3 	.word	0x080074b3
 8007488:	080074ab 	.word	0x080074ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800748c:	f7fd fe2c 	bl	80050e8 <HAL_RCC_GetPCLK1Freq>
 8007490:	61b8      	str	r0, [r7, #24]
        break;
 8007492:	e013      	b.n	80074bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007494:	f7fd fe4a 	bl	800512c <HAL_RCC_GetPCLK2Freq>
 8007498:	61b8      	str	r0, [r7, #24]
        break;
 800749a:	e00f      	b.n	80074bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800749c:	4b20      	ldr	r3, [pc, #128]	; (8007520 <UART_SetConfig+0x268>)
 800749e:	61bb      	str	r3, [r7, #24]
        break;
 80074a0:	e00c      	b.n	80074bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80074a2:	f7fd fda9 	bl	8004ff8 <HAL_RCC_GetSysClockFreq>
 80074a6:	61b8      	str	r0, [r7, #24]
        break;
 80074a8:	e008      	b.n	80074bc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80074ae:	61bb      	str	r3, [r7, #24]
        break;
 80074b0:	e004      	b.n	80074bc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	77bb      	strb	r3, [r7, #30]
        break;
 80074ba:	bf00      	nop
    }

    if (pclk != 0U)
 80074bc:	69bb      	ldr	r3, [r7, #24]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d018      	beq.n	80074f4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	085a      	lsrs	r2, r3, #1
 80074c8:	69bb      	ldr	r3, [r7, #24]
 80074ca:	441a      	add	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	2b0f      	cmp	r3, #15
 80074dc:	d908      	bls.n	80074f0 <UART_SetConfig+0x238>
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074e4:	d204      	bcs.n	80074f0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	693a      	ldr	r2, [r7, #16]
 80074ec:	60da      	str	r2, [r3, #12]
 80074ee:	e001      	b.n	80074f4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007500:	7fbb      	ldrb	r3, [r7, #30]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3720      	adds	r7, #32
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	efff69f3 	.word	0xefff69f3
 8007510:	40013800 	.word	0x40013800
 8007514:	40021000 	.word	0x40021000
 8007518:	40004400 	.word	0x40004400
 800751c:	40004800 	.word	0x40004800
 8007520:	007a1200 	.word	0x007a1200

08007524 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007524:	b480      	push	{r7}
 8007526:	b083      	sub	sp, #12
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007530:	f003 0301 	and.w	r3, r3, #1
 8007534:	2b00      	cmp	r3, #0
 8007536:	d00a      	beq.n	800754e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007552:	f003 0302 	and.w	r3, r3, #2
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00a      	beq.n	8007570 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	430a      	orrs	r2, r1
 800756e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007574:	f003 0304 	and.w	r3, r3, #4
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00a      	beq.n	8007592 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	430a      	orrs	r2, r1
 8007590:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007596:	f003 0308 	and.w	r3, r3, #8
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00a      	beq.n	80075b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	430a      	orrs	r2, r1
 80075b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b8:	f003 0310 	and.w	r3, r3, #16
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d00a      	beq.n	80075d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	430a      	orrs	r2, r1
 80075d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075da:	f003 0320 	and.w	r3, r3, #32
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00a      	beq.n	80075f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	430a      	orrs	r2, r1
 80075f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007600:	2b00      	cmp	r3, #0
 8007602:	d01a      	beq.n	800763a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	430a      	orrs	r2, r1
 8007618:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007622:	d10a      	bne.n	800763a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	430a      	orrs	r2, r1
 8007638:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00a      	beq.n	800765c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	430a      	orrs	r2, r1
 800765a:	605a      	str	r2, [r3, #4]
  }
}
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007666:	4770      	bx	lr

08007668 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b086      	sub	sp, #24
 800766c:	af02      	add	r7, sp, #8
 800766e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007678:	f7fb ffde 	bl	8003638 <HAL_GetTick>
 800767c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 0308 	and.w	r3, r3, #8
 8007688:	2b08      	cmp	r3, #8
 800768a:	d10e      	bne.n	80076aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800768c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007690:	9300      	str	r3, [sp, #0]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2200      	movs	r2, #0
 8007696:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f000 f82d 	bl	80076fa <UART_WaitOnFlagUntilTimeout>
 80076a0:	4603      	mov	r3, r0
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d001      	beq.n	80076aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e023      	b.n	80076f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0304 	and.w	r3, r3, #4
 80076b4:	2b04      	cmp	r3, #4
 80076b6:	d10e      	bne.n	80076d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2200      	movs	r2, #0
 80076c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 f817 	bl	80076fa <UART_WaitOnFlagUntilTimeout>
 80076cc:	4603      	mov	r3, r0
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d001      	beq.n	80076d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076d2:	2303      	movs	r3, #3
 80076d4:	e00d      	b.n	80076f2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2220      	movs	r2, #32
 80076da:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2220      	movs	r2, #32
 80076e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b09c      	sub	sp, #112	; 0x70
 80076fe:	af00      	add	r7, sp, #0
 8007700:	60f8      	str	r0, [r7, #12]
 8007702:	60b9      	str	r1, [r7, #8]
 8007704:	603b      	str	r3, [r7, #0]
 8007706:	4613      	mov	r3, r2
 8007708:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800770a:	e0a5      	b.n	8007858 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800770c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800770e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007712:	f000 80a1 	beq.w	8007858 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007716:	f7fb ff8f 	bl	8003638 <HAL_GetTick>
 800771a:	4602      	mov	r2, r0
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	1ad3      	subs	r3, r2, r3
 8007720:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007722:	429a      	cmp	r2, r3
 8007724:	d302      	bcc.n	800772c <UART_WaitOnFlagUntilTimeout+0x32>
 8007726:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007728:	2b00      	cmp	r3, #0
 800772a:	d13e      	bne.n	80077aa <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007732:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007734:	e853 3f00 	ldrex	r3, [r3]
 8007738:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800773a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800773c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007740:	667b      	str	r3, [r7, #100]	; 0x64
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	461a      	mov	r2, r3
 8007748:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800774a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800774c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007750:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007758:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e6      	bne.n	800772c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3308      	adds	r3, #8
 8007764:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007766:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007768:	e853 3f00 	ldrex	r3, [r3]
 800776c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800776e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007770:	f023 0301 	bic.w	r3, r3, #1
 8007774:	663b      	str	r3, [r7, #96]	; 0x60
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3308      	adds	r3, #8
 800777c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800777e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007780:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007782:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007784:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007786:	e841 2300 	strex	r3, r2, [r1]
 800778a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800778c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1e5      	bne.n	800775e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2220      	movs	r2, #32
 8007796:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2220      	movs	r2, #32
 800779c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80077a6:	2303      	movs	r3, #3
 80077a8:	e067      	b.n	800787a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 0304 	and.w	r3, r3, #4
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d04f      	beq.n	8007858 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	69db      	ldr	r3, [r3, #28]
 80077be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077c6:	d147      	bne.n	8007858 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80077d0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077da:	e853 3f00 	ldrex	r3, [r3]
 80077de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80077e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80077e6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	461a      	mov	r2, r3
 80077ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80077f0:	637b      	str	r3, [r7, #52]	; 0x34
 80077f2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80077f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077f8:	e841 2300 	strex	r3, r2, [r1]
 80077fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80077fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007800:	2b00      	cmp	r3, #0
 8007802:	d1e6      	bne.n	80077d2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	3308      	adds	r3, #8
 800780a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	e853 3f00 	ldrex	r3, [r3]
 8007812:	613b      	str	r3, [r7, #16]
   return(result);
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	f023 0301 	bic.w	r3, r3, #1
 800781a:	66bb      	str	r3, [r7, #104]	; 0x68
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	3308      	adds	r3, #8
 8007822:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007824:	623a      	str	r2, [r7, #32]
 8007826:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007828:	69f9      	ldr	r1, [r7, #28]
 800782a:	6a3a      	ldr	r2, [r7, #32]
 800782c:	e841 2300 	strex	r3, r2, [r1]
 8007830:	61bb      	str	r3, [r7, #24]
   return(result);
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1e5      	bne.n	8007804 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2220      	movs	r2, #32
 800783c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2220      	movs	r2, #32
 8007842:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2220      	movs	r2, #32
 8007848:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007854:	2303      	movs	r3, #3
 8007856:	e010      	b.n	800787a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	69da      	ldr	r2, [r3, #28]
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	4013      	ands	r3, r2
 8007862:	68ba      	ldr	r2, [r7, #8]
 8007864:	429a      	cmp	r2, r3
 8007866:	bf0c      	ite	eq
 8007868:	2301      	moveq	r3, #1
 800786a:	2300      	movne	r3, #0
 800786c:	b2db      	uxtb	r3, r3
 800786e:	461a      	mov	r2, r3
 8007870:	79fb      	ldrb	r3, [r7, #7]
 8007872:	429a      	cmp	r2, r3
 8007874:	f43f af4a 	beq.w	800770c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3770      	adds	r7, #112	; 0x70
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}
	...

08007884 <__errno>:
 8007884:	4b01      	ldr	r3, [pc, #4]	; (800788c <__errno+0x8>)
 8007886:	6818      	ldr	r0, [r3, #0]
 8007888:	4770      	bx	lr
 800788a:	bf00      	nop
 800788c:	20000844 	.word	0x20000844

08007890 <__libc_init_array>:
 8007890:	b570      	push	{r4, r5, r6, lr}
 8007892:	4d0d      	ldr	r5, [pc, #52]	; (80078c8 <__libc_init_array+0x38>)
 8007894:	4c0d      	ldr	r4, [pc, #52]	; (80078cc <__libc_init_array+0x3c>)
 8007896:	1b64      	subs	r4, r4, r5
 8007898:	10a4      	asrs	r4, r4, #2
 800789a:	2600      	movs	r6, #0
 800789c:	42a6      	cmp	r6, r4
 800789e:	d109      	bne.n	80078b4 <__libc_init_array+0x24>
 80078a0:	4d0b      	ldr	r5, [pc, #44]	; (80078d0 <__libc_init_array+0x40>)
 80078a2:	4c0c      	ldr	r4, [pc, #48]	; (80078d4 <__libc_init_array+0x44>)
 80078a4:	f000 f9a8 	bl	8007bf8 <_init>
 80078a8:	1b64      	subs	r4, r4, r5
 80078aa:	10a4      	asrs	r4, r4, #2
 80078ac:	2600      	movs	r6, #0
 80078ae:	42a6      	cmp	r6, r4
 80078b0:	d105      	bne.n	80078be <__libc_init_array+0x2e>
 80078b2:	bd70      	pop	{r4, r5, r6, pc}
 80078b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80078b8:	4798      	blx	r3
 80078ba:	3601      	adds	r6, #1
 80078bc:	e7ee      	b.n	800789c <__libc_init_array+0xc>
 80078be:	f855 3b04 	ldr.w	r3, [r5], #4
 80078c2:	4798      	blx	r3
 80078c4:	3601      	adds	r6, #1
 80078c6:	e7f2      	b.n	80078ae <__libc_init_array+0x1e>
 80078c8:	08007d20 	.word	0x08007d20
 80078cc:	08007d20 	.word	0x08007d20
 80078d0:	08007d20 	.word	0x08007d20
 80078d4:	08007d24 	.word	0x08007d24

080078d8 <__itoa>:
 80078d8:	1e93      	subs	r3, r2, #2
 80078da:	2b22      	cmp	r3, #34	; 0x22
 80078dc:	b510      	push	{r4, lr}
 80078de:	460c      	mov	r4, r1
 80078e0:	d904      	bls.n	80078ec <__itoa+0x14>
 80078e2:	2300      	movs	r3, #0
 80078e4:	700b      	strb	r3, [r1, #0]
 80078e6:	461c      	mov	r4, r3
 80078e8:	4620      	mov	r0, r4
 80078ea:	bd10      	pop	{r4, pc}
 80078ec:	2a0a      	cmp	r2, #10
 80078ee:	d109      	bne.n	8007904 <__itoa+0x2c>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	da07      	bge.n	8007904 <__itoa+0x2c>
 80078f4:	232d      	movs	r3, #45	; 0x2d
 80078f6:	700b      	strb	r3, [r1, #0]
 80078f8:	4240      	negs	r0, r0
 80078fa:	2101      	movs	r1, #1
 80078fc:	4421      	add	r1, r4
 80078fe:	f000 f92b 	bl	8007b58 <__utoa>
 8007902:	e7f1      	b.n	80078e8 <__itoa+0x10>
 8007904:	2100      	movs	r1, #0
 8007906:	e7f9      	b.n	80078fc <__itoa+0x24>

08007908 <itoa>:
 8007908:	f7ff bfe6 	b.w	80078d8 <__itoa>

0800790c <malloc>:
 800790c:	4b02      	ldr	r3, [pc, #8]	; (8007918 <malloc+0xc>)
 800790e:	4601      	mov	r1, r0
 8007910:	6818      	ldr	r0, [r3, #0]
 8007912:	f000 b88d 	b.w	8007a30 <_malloc_r>
 8007916:	bf00      	nop
 8007918:	20000844 	.word	0x20000844

0800791c <free>:
 800791c:	4b02      	ldr	r3, [pc, #8]	; (8007928 <free+0xc>)
 800791e:	4601      	mov	r1, r0
 8007920:	6818      	ldr	r0, [r3, #0]
 8007922:	f000 b819 	b.w	8007958 <_free_r>
 8007926:	bf00      	nop
 8007928:	20000844 	.word	0x20000844

0800792c <memcpy>:
 800792c:	440a      	add	r2, r1
 800792e:	4291      	cmp	r1, r2
 8007930:	f100 33ff 	add.w	r3, r0, #4294967295
 8007934:	d100      	bne.n	8007938 <memcpy+0xc>
 8007936:	4770      	bx	lr
 8007938:	b510      	push	{r4, lr}
 800793a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800793e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007942:	4291      	cmp	r1, r2
 8007944:	d1f9      	bne.n	800793a <memcpy+0xe>
 8007946:	bd10      	pop	{r4, pc}

08007948 <memset>:
 8007948:	4402      	add	r2, r0
 800794a:	4603      	mov	r3, r0
 800794c:	4293      	cmp	r3, r2
 800794e:	d100      	bne.n	8007952 <memset+0xa>
 8007950:	4770      	bx	lr
 8007952:	f803 1b01 	strb.w	r1, [r3], #1
 8007956:	e7f9      	b.n	800794c <memset+0x4>

08007958 <_free_r>:
 8007958:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800795a:	2900      	cmp	r1, #0
 800795c:	d044      	beq.n	80079e8 <_free_r+0x90>
 800795e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007962:	9001      	str	r0, [sp, #4]
 8007964:	2b00      	cmp	r3, #0
 8007966:	f1a1 0404 	sub.w	r4, r1, #4
 800796a:	bfb8      	it	lt
 800796c:	18e4      	addlt	r4, r4, r3
 800796e:	f000 f935 	bl	8007bdc <__malloc_lock>
 8007972:	4a1e      	ldr	r2, [pc, #120]	; (80079ec <_free_r+0x94>)
 8007974:	9801      	ldr	r0, [sp, #4]
 8007976:	6813      	ldr	r3, [r2, #0]
 8007978:	b933      	cbnz	r3, 8007988 <_free_r+0x30>
 800797a:	6063      	str	r3, [r4, #4]
 800797c:	6014      	str	r4, [r2, #0]
 800797e:	b003      	add	sp, #12
 8007980:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007984:	f000 b930 	b.w	8007be8 <__malloc_unlock>
 8007988:	42a3      	cmp	r3, r4
 800798a:	d908      	bls.n	800799e <_free_r+0x46>
 800798c:	6825      	ldr	r5, [r4, #0]
 800798e:	1961      	adds	r1, r4, r5
 8007990:	428b      	cmp	r3, r1
 8007992:	bf01      	itttt	eq
 8007994:	6819      	ldreq	r1, [r3, #0]
 8007996:	685b      	ldreq	r3, [r3, #4]
 8007998:	1949      	addeq	r1, r1, r5
 800799a:	6021      	streq	r1, [r4, #0]
 800799c:	e7ed      	b.n	800797a <_free_r+0x22>
 800799e:	461a      	mov	r2, r3
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	b10b      	cbz	r3, 80079a8 <_free_r+0x50>
 80079a4:	42a3      	cmp	r3, r4
 80079a6:	d9fa      	bls.n	800799e <_free_r+0x46>
 80079a8:	6811      	ldr	r1, [r2, #0]
 80079aa:	1855      	adds	r5, r2, r1
 80079ac:	42a5      	cmp	r5, r4
 80079ae:	d10b      	bne.n	80079c8 <_free_r+0x70>
 80079b0:	6824      	ldr	r4, [r4, #0]
 80079b2:	4421      	add	r1, r4
 80079b4:	1854      	adds	r4, r2, r1
 80079b6:	42a3      	cmp	r3, r4
 80079b8:	6011      	str	r1, [r2, #0]
 80079ba:	d1e0      	bne.n	800797e <_free_r+0x26>
 80079bc:	681c      	ldr	r4, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	6053      	str	r3, [r2, #4]
 80079c2:	4421      	add	r1, r4
 80079c4:	6011      	str	r1, [r2, #0]
 80079c6:	e7da      	b.n	800797e <_free_r+0x26>
 80079c8:	d902      	bls.n	80079d0 <_free_r+0x78>
 80079ca:	230c      	movs	r3, #12
 80079cc:	6003      	str	r3, [r0, #0]
 80079ce:	e7d6      	b.n	800797e <_free_r+0x26>
 80079d0:	6825      	ldr	r5, [r4, #0]
 80079d2:	1961      	adds	r1, r4, r5
 80079d4:	428b      	cmp	r3, r1
 80079d6:	bf04      	itt	eq
 80079d8:	6819      	ldreq	r1, [r3, #0]
 80079da:	685b      	ldreq	r3, [r3, #4]
 80079dc:	6063      	str	r3, [r4, #4]
 80079de:	bf04      	itt	eq
 80079e0:	1949      	addeq	r1, r1, r5
 80079e2:	6021      	streq	r1, [r4, #0]
 80079e4:	6054      	str	r4, [r2, #4]
 80079e6:	e7ca      	b.n	800797e <_free_r+0x26>
 80079e8:	b003      	add	sp, #12
 80079ea:	bd30      	pop	{r4, r5, pc}
 80079ec:	20001e40 	.word	0x20001e40

080079f0 <sbrk_aligned>:
 80079f0:	b570      	push	{r4, r5, r6, lr}
 80079f2:	4e0e      	ldr	r6, [pc, #56]	; (8007a2c <sbrk_aligned+0x3c>)
 80079f4:	460c      	mov	r4, r1
 80079f6:	6831      	ldr	r1, [r6, #0]
 80079f8:	4605      	mov	r5, r0
 80079fa:	b911      	cbnz	r1, 8007a02 <sbrk_aligned+0x12>
 80079fc:	f000 f88c 	bl	8007b18 <_sbrk_r>
 8007a00:	6030      	str	r0, [r6, #0]
 8007a02:	4621      	mov	r1, r4
 8007a04:	4628      	mov	r0, r5
 8007a06:	f000 f887 	bl	8007b18 <_sbrk_r>
 8007a0a:	1c43      	adds	r3, r0, #1
 8007a0c:	d00a      	beq.n	8007a24 <sbrk_aligned+0x34>
 8007a0e:	1cc4      	adds	r4, r0, #3
 8007a10:	f024 0403 	bic.w	r4, r4, #3
 8007a14:	42a0      	cmp	r0, r4
 8007a16:	d007      	beq.n	8007a28 <sbrk_aligned+0x38>
 8007a18:	1a21      	subs	r1, r4, r0
 8007a1a:	4628      	mov	r0, r5
 8007a1c:	f000 f87c 	bl	8007b18 <_sbrk_r>
 8007a20:	3001      	adds	r0, #1
 8007a22:	d101      	bne.n	8007a28 <sbrk_aligned+0x38>
 8007a24:	f04f 34ff 	mov.w	r4, #4294967295
 8007a28:	4620      	mov	r0, r4
 8007a2a:	bd70      	pop	{r4, r5, r6, pc}
 8007a2c:	20001e44 	.word	0x20001e44

08007a30 <_malloc_r>:
 8007a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a34:	1ccd      	adds	r5, r1, #3
 8007a36:	f025 0503 	bic.w	r5, r5, #3
 8007a3a:	3508      	adds	r5, #8
 8007a3c:	2d0c      	cmp	r5, #12
 8007a3e:	bf38      	it	cc
 8007a40:	250c      	movcc	r5, #12
 8007a42:	2d00      	cmp	r5, #0
 8007a44:	4607      	mov	r7, r0
 8007a46:	db01      	blt.n	8007a4c <_malloc_r+0x1c>
 8007a48:	42a9      	cmp	r1, r5
 8007a4a:	d905      	bls.n	8007a58 <_malloc_r+0x28>
 8007a4c:	230c      	movs	r3, #12
 8007a4e:	603b      	str	r3, [r7, #0]
 8007a50:	2600      	movs	r6, #0
 8007a52:	4630      	mov	r0, r6
 8007a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a58:	4e2e      	ldr	r6, [pc, #184]	; (8007b14 <_malloc_r+0xe4>)
 8007a5a:	f000 f8bf 	bl	8007bdc <__malloc_lock>
 8007a5e:	6833      	ldr	r3, [r6, #0]
 8007a60:	461c      	mov	r4, r3
 8007a62:	bb34      	cbnz	r4, 8007ab2 <_malloc_r+0x82>
 8007a64:	4629      	mov	r1, r5
 8007a66:	4638      	mov	r0, r7
 8007a68:	f7ff ffc2 	bl	80079f0 <sbrk_aligned>
 8007a6c:	1c43      	adds	r3, r0, #1
 8007a6e:	4604      	mov	r4, r0
 8007a70:	d14d      	bne.n	8007b0e <_malloc_r+0xde>
 8007a72:	6834      	ldr	r4, [r6, #0]
 8007a74:	4626      	mov	r6, r4
 8007a76:	2e00      	cmp	r6, #0
 8007a78:	d140      	bne.n	8007afc <_malloc_r+0xcc>
 8007a7a:	6823      	ldr	r3, [r4, #0]
 8007a7c:	4631      	mov	r1, r6
 8007a7e:	4638      	mov	r0, r7
 8007a80:	eb04 0803 	add.w	r8, r4, r3
 8007a84:	f000 f848 	bl	8007b18 <_sbrk_r>
 8007a88:	4580      	cmp	r8, r0
 8007a8a:	d13a      	bne.n	8007b02 <_malloc_r+0xd2>
 8007a8c:	6821      	ldr	r1, [r4, #0]
 8007a8e:	3503      	adds	r5, #3
 8007a90:	1a6d      	subs	r5, r5, r1
 8007a92:	f025 0503 	bic.w	r5, r5, #3
 8007a96:	3508      	adds	r5, #8
 8007a98:	2d0c      	cmp	r5, #12
 8007a9a:	bf38      	it	cc
 8007a9c:	250c      	movcc	r5, #12
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	4638      	mov	r0, r7
 8007aa2:	f7ff ffa5 	bl	80079f0 <sbrk_aligned>
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	d02b      	beq.n	8007b02 <_malloc_r+0xd2>
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	442b      	add	r3, r5
 8007aae:	6023      	str	r3, [r4, #0]
 8007ab0:	e00e      	b.n	8007ad0 <_malloc_r+0xa0>
 8007ab2:	6822      	ldr	r2, [r4, #0]
 8007ab4:	1b52      	subs	r2, r2, r5
 8007ab6:	d41e      	bmi.n	8007af6 <_malloc_r+0xc6>
 8007ab8:	2a0b      	cmp	r2, #11
 8007aba:	d916      	bls.n	8007aea <_malloc_r+0xba>
 8007abc:	1961      	adds	r1, r4, r5
 8007abe:	42a3      	cmp	r3, r4
 8007ac0:	6025      	str	r5, [r4, #0]
 8007ac2:	bf18      	it	ne
 8007ac4:	6059      	strne	r1, [r3, #4]
 8007ac6:	6863      	ldr	r3, [r4, #4]
 8007ac8:	bf08      	it	eq
 8007aca:	6031      	streq	r1, [r6, #0]
 8007acc:	5162      	str	r2, [r4, r5]
 8007ace:	604b      	str	r3, [r1, #4]
 8007ad0:	4638      	mov	r0, r7
 8007ad2:	f104 060b 	add.w	r6, r4, #11
 8007ad6:	f000 f887 	bl	8007be8 <__malloc_unlock>
 8007ada:	f026 0607 	bic.w	r6, r6, #7
 8007ade:	1d23      	adds	r3, r4, #4
 8007ae0:	1af2      	subs	r2, r6, r3
 8007ae2:	d0b6      	beq.n	8007a52 <_malloc_r+0x22>
 8007ae4:	1b9b      	subs	r3, r3, r6
 8007ae6:	50a3      	str	r3, [r4, r2]
 8007ae8:	e7b3      	b.n	8007a52 <_malloc_r+0x22>
 8007aea:	6862      	ldr	r2, [r4, #4]
 8007aec:	42a3      	cmp	r3, r4
 8007aee:	bf0c      	ite	eq
 8007af0:	6032      	streq	r2, [r6, #0]
 8007af2:	605a      	strne	r2, [r3, #4]
 8007af4:	e7ec      	b.n	8007ad0 <_malloc_r+0xa0>
 8007af6:	4623      	mov	r3, r4
 8007af8:	6864      	ldr	r4, [r4, #4]
 8007afa:	e7b2      	b.n	8007a62 <_malloc_r+0x32>
 8007afc:	4634      	mov	r4, r6
 8007afe:	6876      	ldr	r6, [r6, #4]
 8007b00:	e7b9      	b.n	8007a76 <_malloc_r+0x46>
 8007b02:	230c      	movs	r3, #12
 8007b04:	603b      	str	r3, [r7, #0]
 8007b06:	4638      	mov	r0, r7
 8007b08:	f000 f86e 	bl	8007be8 <__malloc_unlock>
 8007b0c:	e7a1      	b.n	8007a52 <_malloc_r+0x22>
 8007b0e:	6025      	str	r5, [r4, #0]
 8007b10:	e7de      	b.n	8007ad0 <_malloc_r+0xa0>
 8007b12:	bf00      	nop
 8007b14:	20001e40 	.word	0x20001e40

08007b18 <_sbrk_r>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	4d06      	ldr	r5, [pc, #24]	; (8007b34 <_sbrk_r+0x1c>)
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	4604      	mov	r4, r0
 8007b20:	4608      	mov	r0, r1
 8007b22:	602b      	str	r3, [r5, #0]
 8007b24:	f7fa fd5e 	bl	80025e4 <_sbrk>
 8007b28:	1c43      	adds	r3, r0, #1
 8007b2a:	d102      	bne.n	8007b32 <_sbrk_r+0x1a>
 8007b2c:	682b      	ldr	r3, [r5, #0]
 8007b2e:	b103      	cbz	r3, 8007b32 <_sbrk_r+0x1a>
 8007b30:	6023      	str	r3, [r4, #0]
 8007b32:	bd38      	pop	{r3, r4, r5, pc}
 8007b34:	20001e48 	.word	0x20001e48

08007b38 <strcat>:
 8007b38:	b510      	push	{r4, lr}
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	7814      	ldrb	r4, [r2, #0]
 8007b3e:	4613      	mov	r3, r2
 8007b40:	3201      	adds	r2, #1
 8007b42:	2c00      	cmp	r4, #0
 8007b44:	d1fa      	bne.n	8007b3c <strcat+0x4>
 8007b46:	3b01      	subs	r3, #1
 8007b48:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b4c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b50:	2a00      	cmp	r2, #0
 8007b52:	d1f9      	bne.n	8007b48 <strcat+0x10>
 8007b54:	bd10      	pop	{r4, pc}
	...

08007b58 <__utoa>:
 8007b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b5a:	4c1f      	ldr	r4, [pc, #124]	; (8007bd8 <__utoa+0x80>)
 8007b5c:	b08b      	sub	sp, #44	; 0x2c
 8007b5e:	4605      	mov	r5, r0
 8007b60:	460b      	mov	r3, r1
 8007b62:	466e      	mov	r6, sp
 8007b64:	f104 0c20 	add.w	ip, r4, #32
 8007b68:	6820      	ldr	r0, [r4, #0]
 8007b6a:	6861      	ldr	r1, [r4, #4]
 8007b6c:	4637      	mov	r7, r6
 8007b6e:	c703      	stmia	r7!, {r0, r1}
 8007b70:	3408      	adds	r4, #8
 8007b72:	4564      	cmp	r4, ip
 8007b74:	463e      	mov	r6, r7
 8007b76:	d1f7      	bne.n	8007b68 <__utoa+0x10>
 8007b78:	7921      	ldrb	r1, [r4, #4]
 8007b7a:	7139      	strb	r1, [r7, #4]
 8007b7c:	1e91      	subs	r1, r2, #2
 8007b7e:	6820      	ldr	r0, [r4, #0]
 8007b80:	6038      	str	r0, [r7, #0]
 8007b82:	2922      	cmp	r1, #34	; 0x22
 8007b84:	f04f 0100 	mov.w	r1, #0
 8007b88:	d904      	bls.n	8007b94 <__utoa+0x3c>
 8007b8a:	7019      	strb	r1, [r3, #0]
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	4618      	mov	r0, r3
 8007b90:	b00b      	add	sp, #44	; 0x2c
 8007b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b94:	1e58      	subs	r0, r3, #1
 8007b96:	4684      	mov	ip, r0
 8007b98:	fbb5 f7f2 	udiv	r7, r5, r2
 8007b9c:	fb02 5617 	mls	r6, r2, r7, r5
 8007ba0:	3628      	adds	r6, #40	; 0x28
 8007ba2:	446e      	add	r6, sp
 8007ba4:	460c      	mov	r4, r1
 8007ba6:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8007baa:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8007bae:	462e      	mov	r6, r5
 8007bb0:	42b2      	cmp	r2, r6
 8007bb2:	f101 0101 	add.w	r1, r1, #1
 8007bb6:	463d      	mov	r5, r7
 8007bb8:	d9ee      	bls.n	8007b98 <__utoa+0x40>
 8007bba:	2200      	movs	r2, #0
 8007bbc:	545a      	strb	r2, [r3, r1]
 8007bbe:	1919      	adds	r1, r3, r4
 8007bc0:	1aa5      	subs	r5, r4, r2
 8007bc2:	42aa      	cmp	r2, r5
 8007bc4:	dae3      	bge.n	8007b8e <__utoa+0x36>
 8007bc6:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8007bca:	780e      	ldrb	r6, [r1, #0]
 8007bcc:	7006      	strb	r6, [r0, #0]
 8007bce:	3201      	adds	r2, #1
 8007bd0:	f801 5901 	strb.w	r5, [r1], #-1
 8007bd4:	e7f4      	b.n	8007bc0 <__utoa+0x68>
 8007bd6:	bf00      	nop
 8007bd8:	08007cf8 	.word	0x08007cf8

08007bdc <__malloc_lock>:
 8007bdc:	4801      	ldr	r0, [pc, #4]	; (8007be4 <__malloc_lock+0x8>)
 8007bde:	f000 b809 	b.w	8007bf4 <__retarget_lock_acquire_recursive>
 8007be2:	bf00      	nop
 8007be4:	20001e4c 	.word	0x20001e4c

08007be8 <__malloc_unlock>:
 8007be8:	4801      	ldr	r0, [pc, #4]	; (8007bf0 <__malloc_unlock+0x8>)
 8007bea:	f000 b804 	b.w	8007bf6 <__retarget_lock_release_recursive>
 8007bee:	bf00      	nop
 8007bf0:	20001e4c 	.word	0x20001e4c

08007bf4 <__retarget_lock_acquire_recursive>:
 8007bf4:	4770      	bx	lr

08007bf6 <__retarget_lock_release_recursive>:
 8007bf6:	4770      	bx	lr

08007bf8 <_init>:
 8007bf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bfa:	bf00      	nop
 8007bfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bfe:	bc08      	pop	{r3}
 8007c00:	469e      	mov	lr, r3
 8007c02:	4770      	bx	lr

08007c04 <_fini>:
 8007c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c06:	bf00      	nop
 8007c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c0a:	bc08      	pop	{r3}
 8007c0c:	469e      	mov	lr, r3
 8007c0e:	4770      	bx	lr
