<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3137' type='bool llvm::TargetLowering::SimplifyDemandedVectorElts(llvm::SDValue Op, const llvm::APInt &amp; DemandedElts, llvm::APInt &amp; KnownUndef, llvm::APInt &amp; KnownZero, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3135'>/// Helper wrapper around SimplifyDemandedVectorElts.
  /// Adds Op back to the worklist upon success.</doc>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='1767' ll='1784' type='bool llvm::TargetLowering::SimplifyDemandedVectorElts(llvm::SDValue Op, const llvm::APInt &amp; DemandedElts, llvm::APInt &amp; KnownUndef, llvm::APInt &amp; KnownZero, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='33443' u='c' c='_ZL14combineShufflePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37383' u='c' c='_ZL21combineVectorShiftVarPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40771' u='c' c='_ZL19combineX86INT_TO_FPPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoE'/>
